#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Aug 11 23:10:28 2021
# Process ID: 24052
# Current directory: C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Programming/SINTEF_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Programming/PESC_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 321.598 ; gain = 16.418
Command: synth_design -top design_1_wrapper -part xc7z030sbg485-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Device 21-403] Loading part xc7z030sbg485-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 816.977 ; gain = 182.289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:52]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:4959' bound to instance 'design_1_i' of component 'design_1' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:91]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:5001]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:2967]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CA5Z32' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CA5Z32' (1#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:242]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_I4GRPB' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:349]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_I4GRPB' (2#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:349]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1BOGR4T' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:454]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1BOGR4T' (3#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:454]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_J0G1J0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_J0G1J0' (4#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:565]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_19YU2FS' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_19YU2FS' (5#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:676]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_KSVY9L' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:781]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_KSVY9L' (6#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:781]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_18J6S0R' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:879]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_18J6S0R' (7#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:879]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_O7FAN0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:1003]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:1186]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' (8#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' (9#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' (10#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' (11#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' (12#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' (13#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' (13#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' (14#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' (15#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' (16#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' (16#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' (16#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' (17#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' (18#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' (18#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' (18#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' (18#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (19#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (20#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' (21#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' (21#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' (21#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' (21#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' (21#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (21#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (21#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' (21#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s' (22#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' (23#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (24#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_O7FAN0' (25#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:1003]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:3890]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000001000000000000000000000000000000000000000000000000000000010000111100001000000000000000000000000000000000000000000000000001000011110000010000000000000000000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000010000101000000000000000000000000000000000000000000000000000000001000011110000110000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 224'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000001000000000000000000000000000000000000000000000000000000010000111100001000000000000000000000000000000000000000000000000001000011110000010000000000000000000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000010000101000000000000000000000000000000000000000000000000000000001000011110000110000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000001001000001111111111111111000000000000000000000000000000000100000001000000111111111111111100000000000000000000000000000000010000111100001011111111111111110000000000000000000000000000000001000011110000011111111111111111000000000000000000000000000000000100001111000000111111111111111100000000000000000000000000000000010000101000000011111111111111110000000000000000000000000000000001000011110000111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 8 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 7'b0000000 
	Parameter P_M_AXILITE_MASK bound to: 7'b0000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 7 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000001000000000000000000000000000000000000000000000000000000010000111100001000000000000000000000000000000000000000000000000001000011110000010000000000000000000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000010000101000000000000000000000000000000000000000000000000000000001000011110000110000000000000000 
	Parameter C_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000001001000001111111111111111000000000000000000000000000000000100000001000000111111111111111100000000000000000000000000000000010000111100001011111111111111110000000000000000000000000000000001000011110000011111111111111111000000000000000000000000000000000100001111000000111111111111111100000000000000000000000000000000010000101000000011111111111111110000000000000000000000000000000001000011110000111111111111111111 
	Parameter C_TARGET_QUAL bound to: 8'b01111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (26#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (27#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000101000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (27#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (27#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (27#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (27#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (27#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (27#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' (28#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' (29#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' (30#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter' (31#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' (31#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (32#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (32#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (32#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' (32#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (32#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' (33#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' (34#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (35#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (36#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:2967]
INFO: [Synth 8-3491] module 'design_1_axi_timer_0_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:59' bound to instance 'axi_timer_0' of component 'design_1_axi_timer_0_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:5685]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:2084' bound to instance 'U0' of component 'axi_timer' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:2139]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tc_core' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1700]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_NB bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (37#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (38#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
	Parameter C_NUM_BITS bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (39#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (40#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'timer_control' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1070]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1080]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (41#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (42#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'PWM_FF_I' to cell 'FDRS' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1906]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (43#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1700]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 5 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (44#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (44#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (44#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (44#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (44#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (44#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (44#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (44#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (45#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (46#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (47#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (48#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:2139]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (49#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'converter_1_imp_WH9O0Y' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:42]
INFO: [Synth 8-3491] module 'design_1_pwm_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_pwm_0/synth/design_1_pwm_0.vhd:56' bound to instance 'pwm' of component 'design_1_pwm_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:146]
INFO: [Synth 8-638] synthesizing module 'design_1_pwm_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_pwm_0/synth/design_1_pwm_0.vhd:97]
	Parameter WIDTH_IN bound to: 16 - type: integer 
	Parameter NUMBER_OF_SIGNAL_SOURCES bound to: 1 - type: integer 
	Parameter HYSTERESIS_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter CARRIER_COUNTER_FRACTIONAL_BITS bound to: 10 - type: integer 
	Parameter CARRIER_INCREMENT_DEFAULT_VALUE bound to: 512 - type: integer 
	Parameter AMPLITUDE_DEFAULT_VALUE bound to: 2000 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 3 - type: integer 
	Parameter NUMBER_OF_CARRIERS bound to: 1 - type: integer 
	Parameter INTERRUPT_DIVISOR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'pulse_width_modulator' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/pulse_width_modulator_axi.vhd:10' bound to instance 'U0' of component 'pulse_width_modulator' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_pwm_0/synth/design_1_pwm_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'pulse_width_modulator' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/pulse_width_modulator_axi.vhd:160]
	Parameter WIDTH_IN bound to: 16 - type: integer 
	Parameter NUMBER_OF_SIGNAL_SOURCES bound to: 1 - type: integer 
	Parameter HYSTERESIS_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter CARRIER_COUNTER_FRACTIONAL_BITS bound to: 10 - type: integer 
	Parameter CARRIER_INCREMENT_DEFAULT_VALUE bound to: 512 - type: integer 
	Parameter AMPLITUDE_DEFAULT_VALUE bound to: 2000 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 3 - type: integer 
	Parameter NUMBER_OF_CARRIERS bound to: 1 - type: integer 
	Parameter INTERRUPT_DIVISOR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pulse_width_modulator_v1_00_a_user_logic' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:124]
	Parameter WIDTH_IN bound to: 16 - type: integer 
	Parameter NUMBER_OF_SIGNAL_SOURCES bound to: 1 - type: integer 
	Parameter HYSTERESIS_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter CARRIER_COUNTER_FRACTIONAL_BITS bound to: 10 - type: integer 
	Parameter CARRIER_INCREMENT_DEFAULT_VALUE bound to: 512 - type: integer 
	Parameter AMPLITUDE_DEFAULT_VALUE bound to: 2000 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 3 - type: integer 
	Parameter NUMBER_OF_CARRIERS bound to: 1 - type: integer 
	Parameter INTERRUPT_DIVISOR_WIDTH bound to: 8 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 8 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[31] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[30] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[29] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[28] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[27] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[26] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[25] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[24] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[23] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[22] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[21] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[20] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[19] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[18] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[17] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[16] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[15] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[13] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[12] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[11] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[7] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element synch_out_flagg_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:568]
WARNING: [Synth 8-6014] Unused sequential element Trekantsgnaler_generate[0].neste_teller_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'pulse_width_modulator_v1_00_a_user_logic' (50#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'pulse_width_modulator' (51#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/pulse_width_modulator_axi.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'design_1_pwm_0' (52#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_pwm_0/synth/design_1_pwm_0.vhd:97]
INFO: [Synth 8-3491] module 'design_1_xlslice_2_6' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_xlslice_2_6/synth/design_1_xlslice_2_6.v:57' bound to instance 'xlslice_2' of component 'design_1_xlslice_2_6' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:185]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_2_6' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_xlslice_2_6/synth/design_1_xlslice_2_6.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 3 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (53#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_2_6' (54#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_xlslice_2_6/synth/design_1_xlslice_2_6.v:57]
INFO: [Synth 8-256] done synthesizing module 'converter_1_imp_WH9O0Y' (55#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:42]
INFO: [Synth 8-638] synthesizing module 'gigabit_block_imp_1LEZ6YO' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:4175]
INFO: [Synth 8-3491] module 'design_1_Aurora_status_concat_0_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_Aurora_status_concat_0_0/synth/design_1_Aurora_status_concat_0_0.v:58' bound to instance 'Aurora_status_concat_0' of component 'design_1_Aurora_status_concat_0_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:4647]
INFO: [Synth 8-6157] synthesizing module 'design_1_Aurora_status_concat_0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_Aurora_status_concat_0_0/synth/design_1_Aurora_status_concat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 6 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 6 - type: integer 
	Parameter IN6_WIDTH bound to: 8 - type: integer 
	Parameter IN7_WIDTH bound to: 8 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (56#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Aurora_status_concat_0_0' (57#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_Aurora_status_concat_0_0/synth/design_1_Aurora_status_concat_0_0.v:58]
INFO: [Synth 8-3491] module 'design_1_Aurora_status_concat_1_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_Aurora_status_concat_1_0/synth/design_1_Aurora_status_concat_1_0.v:58' bound to instance 'Aurora_status_concat_1' of component 'design_1_Aurora_status_concat_1_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:4659]
INFO: [Synth 8-6157] synthesizing module 'design_1_Aurora_status_concat_1_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_Aurora_status_concat_1_0/synth/design_1_Aurora_status_concat_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 32 - type: integer 
	Parameter IN1_WIDTH bound to: 32 - type: integer 
	Parameter IN2_WIDTH bound to: 32 - type: integer 
	Parameter IN3_WIDTH bound to: 32 - type: integer 
	Parameter IN4_WIDTH bound to: 32 - type: integer 
	Parameter IN5_WIDTH bound to: 32 - type: integer 
	Parameter IN6_WIDTH bound to: 32 - type: integer 
	Parameter IN7_WIDTH bound to: 32 - type: integer 
	Parameter IN8_WIDTH bound to: 32 - type: integer 
	Parameter IN9_WIDTH bound to: 32 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 320 - type: integer 
	Parameter NUM_PORTS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized0' (57#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Aurora_status_concat_1_0' (58#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_Aurora_status_concat_1_0/synth/design_1_Aurora_status_concat_1_0.v:58]
INFO: [Synth 8-3491] module 'design_1_c_counter_binary_0_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/synth/design_1_c_counter_binary_0_0.vhd:59' bound to instance 'c_counter_binary_0' of component 'design_1_c_counter_binary_0_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:4673]
INFO: [Synth 8-638] synthesizing module 'design_1_c_counter_binary_0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/synth/design_1_c_counter_binary_0_0.vhd:66]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_13' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/23f1/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2147' bound to instance 'U0' of component 'c_counter_binary_v12_0_13' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/synth/design_1_c_counter_binary_0_0.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_counter_binary_0_0' (66#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/synth/design_1_c_counter_binary_0_0.vhd:66]
INFO: [Synth 8-3491] module 'design_1_capture_pwm_base1_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_capture_pwm_base1_0/synth/design_1_capture_pwm_base1_0.vhd:59' bound to instance 'capture_pwm_base1' of component 'design_1_capture_pwm_base1_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:4678]
INFO: [Synth 8-638] synthesizing module 'design_1_capture_pwm_base1_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_capture_pwm_base1_0/synth/design_1_capture_pwm_base1_0.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 00000000000000000000000000000000 - type: string 
	Parameter C_SINIT_VAL bound to: 00000000000000000000000000000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 00000000000000000000000000000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_13' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/cd8a/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_13' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_capture_pwm_base1_0/synth/design_1_capture_pwm_base1_0.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'design_1_capture_pwm_base1_0' (70#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_capture_pwm_base1_0/synth/design_1_capture_pwm_base1_0.vhd:68]
INFO: [Synth 8-3491] module 'design_1_capture_rx0_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_capture_rx0_0/synth/design_1_capture_rx0_0.vhd:59' bound to instance 'capture_rx0' of component 'design_1_capture_rx0_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:4685]
INFO: [Synth 8-638] synthesizing module 'design_1_capture_rx0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_capture_rx0_0/synth/design_1_capture_rx0_0.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 00000000000000000000000000000000 - type: string 
	Parameter C_SINIT_VAL bound to: 00000000000000000000000000000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 00000000000000000000000000000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_13' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/cd8a/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_13' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_capture_rx0_0/synth/design_1_capture_rx0_0.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'design_1_capture_rx0_0' (71#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_capture_rx0_0/synth/design_1_capture_rx0_0.vhd:68]
INFO: [Synth 8-3491] module 'design_1_capture_rx0_1' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_capture_rx0_1/synth/design_1_capture_rx0_1.vhd:59' bound to instance 'capture_rx1' of component 'design_1_capture_rx0_1' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:4692]
INFO: [Synth 8-638] synthesizing module 'design_1_capture_rx0_1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_capture_rx0_1/synth/design_1_capture_rx0_1.vhd:67]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 00000000000000000000000000000000 - type: string 
	Parameter C_SINIT_VAL bound to: 00000000000000000000000000000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 00000000000000000000000000000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_13' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/cd8a/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_13' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_capture_rx0_1/synth/design_1_capture_rx0_1.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'design_1_capture_rx0_1' (72#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_capture_rx0_1/synth/design_1_capture_rx0_1.vhd:67]
INFO: [Synth 8-3491] module 'design_1_capture_timer_int_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_capture_timer_int_0/synth/design_1_capture_timer_int_0.vhd:59' bound to instance 'capture_timer_int' of component 'design_1_capture_timer_int_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:4729]
INFO: [Synth 8-638] synthesizing module 'design_1_capture_timer_int_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_capture_timer_int_0/synth/design_1_capture_timer_int_0.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 00000000000000000000000000000000 - type: string 
	Parameter C_SINIT_VAL bound to: 00000000000000000000000000000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 00000000000000000000000000000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_13' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/cd8a/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_13' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_capture_timer_int_0/synth/design_1_capture_timer_int_0.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'design_1_capture_timer_int_0' (73#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_capture_timer_int_0/synth/design_1_capture_timer_int_0.vhd:68]
INFO: [Synth 8-3491] module 'design_1_drp_bridge_0_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_drp_bridge_0_0/synth/design_1_drp_bridge_0_0.v:57' bound to instance 'drp_bridge_0' of component 'design_1_drp_bridge_0_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:4736]
INFO: [Synth 8-6157] synthesizing module 'design_1_drp_bridge_0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_drp_bridge_0_0/synth/design_1_drp_bridge_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'drp_bridge' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/47a6/rtl/drp_bridge.v:3]
	Parameter DRP_COUNT bound to: 2 - type: integer 
	Parameter DRP_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DRP_DATA_WIDTH bound to: 16 - type: integer 
	Parameter S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAXDRPs bound to: 32 - type: integer 
	Parameter dly bound to: 1 - type: integer 
	Parameter extra_addr_bits bound to: 1 - type: integer 
	Parameter extra_addr_bits_plusone bound to: 2 - type: integer 
	Parameter idle_state bound to: 3'b000 
	Parameter drp_write_state bound to: 3'b001 
	Parameter drp_write_data_latch bound to: 3'b010 
	Parameter drp_write_wait bound to: 3'b011 
	Parameter write_response bound to: 3'b100 
	Parameter drp_read_state bound to: 3'b101 
	Parameter drp_read_wait bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/47a6/rtl/drp_bridge.v:511]
WARNING: [Synth 8-5788] Register drp_di_reg in module drp_bridge is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/47a6/rtl/drp_bridge.v:356]
INFO: [Synth 8-6155] done synthesizing module 'drp_bridge' (74#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/47a6/rtl/drp_bridge.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_drp_bridge_0_0' (75#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_drp_bridge_0_0/synth/design_1_drp_bridge_0_0.v:57]
INFO: [Synth 8-3491] module 'design_1_gigabit_regarray_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_gigabit_regarray_0/synth/design_1_gigabit_regarray_0.vhd:56' bound to instance 'gigabit_regarray' of component 'design_1_gigabit_regarray_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:4772]
INFO: [Synth 8-638] synthesizing module 'design_1_gigabit_regarray_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_gigabit_regarray_0/synth/design_1_gigabit_regarray_0.vhd:91]
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter REGISTER_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 10 - type: integer 
	Parameter REG_SIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'register_array' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/register_array_axi.vhd:10' bound to instance 'U0' of component 'register_array' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_gigabit_regarray_0/synth/design_1_gigabit_regarray_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'register_array' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/register_array_axi.vhd:117]
	Parameter REGISTER_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 10 - type: integer 
	Parameter REG_SIGNED bound to: 0 - type: integer 
	Parameter C_S_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register_array_v1_00_a_user_logic' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:78]
	Parameter REGISTER_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 10 - type: integer 
	Parameter REG_SIGNED bound to: 0 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 7 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[15] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:163]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[14] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:163]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[13] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:163]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[12] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:163]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[11] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:163]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[10] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'register_array_v1_00_a_user_logic' (76#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'register_array' (77#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/register_array_axi.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'design_1_gigabit_regarray_0' (78#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_gigabit_regarray_0/synth/design_1_gigabit_regarray_0.vhd:91]
INFO: [Synth 8-3491] module 'design_1_internal_reset_timer_aurora0_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_internal_reset_timer_aurora0_0/synth/design_1_internal_reset_timer_aurora0_0.vhd:59' bound to instance 'internal_reset_timer_aurora0' of component 'design_1_internal_reset_timer_aurora0_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:4805]
INFO: [Synth 8-638] synthesizing module 'design_1_internal_reset_timer_aurora0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_internal_reset_timer_aurora0_0/synth/design_1_internal_reset_timer_aurora0_0.vhd:67]
	Parameter RESET_TIME bound to: 1000 - type: integer 
	Parameter RESET_OUT_ACTIVE bound to: 1'b1 
	Parameter RESET_IN_ACTIVE bound to: 1'b1 
INFO: [Synth 8-3491] module 'internal_reset_timer' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/06c8/hdl/vhdl/internal_reset_timer.vhd:8' bound to instance 'U0' of component 'internal_reset_timer' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_internal_reset_timer_aurora0_0/synth/design_1_internal_reset_timer_aurora0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'internal_reset_timer' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/06c8/hdl/vhdl/internal_reset_timer.vhd:24]
	Parameter RESET_TIME bound to: 1000 - type: integer 
	Parameter RESET_OUT_ACTIVE bound to: 1'b1 
	Parameter RESET_IN_ACTIVE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'internal_reset_timer' (79#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/06c8/hdl/vhdl/internal_reset_timer.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_internal_reset_timer_aurora0_0' (80#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_internal_reset_timer_aurora0_0/synth/design_1_internal_reset_timer_aurora0_0.vhd:67]
INFO: [Synth 8-3491] module 'design_1_internal_reset_timer_aurora_gt_0_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_internal_reset_timer_aurora_gt_0_0/synth/design_1_internal_reset_timer_aurora_gt_0_0.vhd:59' bound to instance 'internal_reset_timer_aurora_gt_0' of component 'design_1_internal_reset_timer_aurora_gt_0_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:4811]
INFO: [Synth 8-638] synthesizing module 'design_1_internal_reset_timer_aurora_gt_0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_internal_reset_timer_aurora_gt_0_0/synth/design_1_internal_reset_timer_aurora_gt_0_0.vhd:67]
	Parameter RESET_TIME bound to: 100 - type: integer 
	Parameter RESET_OUT_ACTIVE bound to: 1'b1 
	Parameter RESET_IN_ACTIVE bound to: 1'b1 
INFO: [Synth 8-3491] module 'internal_reset_timer' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/06c8/hdl/vhdl/internal_reset_timer.vhd:8' bound to instance 'U0' of component 'internal_reset_timer' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_internal_reset_timer_aurora_gt_0_0/synth/design_1_internal_reset_timer_aurora_gt_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'internal_reset_timer__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/06c8/hdl/vhdl/internal_reset_timer.vhd:24]
	Parameter RESET_TIME bound to: 100 - type: integer 
	Parameter RESET_OUT_ACTIVE bound to: 1'b1 
	Parameter RESET_IN_ACTIVE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'internal_reset_timer__parameterized1' (80#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/06c8/hdl/vhdl/internal_reset_timer.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_internal_reset_timer_aurora_gt_0_0' (81#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_internal_reset_timer_aurora_gt_0_0/synth/design_1_internal_reset_timer_aurora_gt_0_0.vhd:67]
INFO: [Synth 8-3491] module 'design_1_intr_ce_type_joint_0_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_intr_ce_type_joint_0_0/synth/design_1_intr_ce_type_joint_0_0.v:57' bound to instance 'intr_ce_type_joint_0' of component 'design_1_intr_ce_type_joint_0_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:4817]
INFO: [Synth 8-6157] synthesizing module 'design_1_intr_ce_type_joint_0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_intr_ce_type_joint_0_0/synth/design_1_intr_ce_type_joint_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_reduced_logic_v2_0_4_util_reduced_logic' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4c94/hdl/util_reduced_logic_v2_0_vl_rfs.v:73]
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_reduced_logic_v2_0_4_util_reduced_logic' (82#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4c94/hdl/util_reduced_logic_v2_0_vl_rfs.v:73]
INFO: [Synth 8-6155] done synthesizing module 'design_1_intr_ce_type_joint_0_0' (83#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_intr_ce_type_joint_0_0/synth/design_1_intr_ce_type_joint_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'sfp_0_1_imp_VZXG38' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:1359]
INFO: [Synth 8-3491] module 'design_1_aurora_8b10b_0_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0.vhd:56' bound to instance 'aurora_8b10b_0' of component 'design_1_aurora_8b10b_0_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:2262]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0.vhd:199]
INFO: [Synth 8-3491] module 'design_1_aurora_8b10b_0_0_support' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_support.vhd:61' bound to instance 'U0' of component 'design_1_aurora_8b10b_0_0_support' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0.vhd:342]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_support' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_support.vhd:200]
INFO: [Synth 8-3491] module 'IBUFDS_GTE2' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33009' bound to instance 'IBUFDS_GTE2_CLK1' of component 'IBUFDS_GTE2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_support.vhd:466]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33009]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (84#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33009]
INFO: [Synth 8-3491] module 'design_1_aurora_8b10b_0_0_CLOCK_MODULE' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_clock_module.vhd:69' bound to instance 'clock_module_i' of component 'design_1_aurora_8b10b_0_0_CLOCK_MODULE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_support.vhd:480]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_CLOCK_MODULE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_clock_module.vhd:82]
INFO: [Synth 8-3491] module 'BUFG' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075' bound to instance 'user_clk_buf_i' of component 'BUFG' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_clock_module.vhd:114]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (85#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_CLOCK_MODULE' (86#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_clock_module.vhd:82]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'design_1_aurora_8b10b_0_0_cdc_sync' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:111' bound to instance 'reset_sync_user_clk_cdc_sync' of component 'design_1_aurora_8b10b_0_0_cdc_sync' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_support.vhd:507]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_cdc_sync' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:153]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:300]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:302]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:303]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:304]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:306]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:307]
WARNING: [Synth 8-6014] Unused sequential element GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:380]
WARNING: [Synth 8-3848] Net prmry_ack in module/entity design_1_aurora_8b10b_0_0_cdc_sync does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:135]
WARNING: [Synth 8-3848] Net scndry_vect_out in module/entity design_1_aurora_8b10b_0_0_cdc_sync does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_cdc_sync' (87#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:153]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'design_1_aurora_8b10b_0_0_cdc_sync' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:111' bound to instance 'gt_reset_cdc_sync' of component 'design_1_aurora_8b10b_0_0_cdc_sync' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_support.vhd:530]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_cdc_sync__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:153]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
WARNING: [Synth 8-3848] Net prmry_ack in module/entity design_1_aurora_8b10b_0_0_cdc_sync__parameterized1 does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:135]
WARNING: [Synth 8-3848] Net scndry_vect_out in module/entity design_1_aurora_8b10b_0_0_cdc_sync__parameterized1 does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_cdc_sync__parameterized1' (87#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:153]
INFO: [Synth 8-3491] module 'design_1_aurora_8b10b_0_0_SUPPORT_RESET_LOGIC' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_support_reset_logic.vhd:68' bound to instance 'support_reset_logic_i' of component 'design_1_aurora_8b10b_0_0_SUPPORT_RESET_LOGIC' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_support.vhd:553]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_SUPPORT_RESET_LOGIC' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_support_reset_logic.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_support_reset_logic.vhd:94]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_cdc_sync__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:153]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:380]
WARNING: [Synth 8-3848] Net prmry_ack in module/entity design_1_aurora_8b10b_0_0_cdc_sync__parameterized3 does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:135]
WARNING: [Synth 8-3848] Net scndry_vect_out in module/entity design_1_aurora_8b10b_0_0_cdc_sync__parameterized3 does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_cdc_sync__parameterized3' (87#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_SUPPORT_RESET_LOGIC' (88#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_support_reset_logic.vhd:81]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_gt_common_wrapper' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_gt_common_wrapper.vhd:84]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 32'b00000000000000000000000000000000 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 28'b0000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0010000000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-113] binding component instance 'gtxe2_common_i' to cell 'GTXE2_COMMON' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_gt_common_wrapper.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_gt_common_wrapper' (89#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_gt_common_wrapper.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_core' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0_core.vhd:211]
	Parameter SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter CC_FREQ_FACTOR bound to: 12 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_RESET_LOGIC' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_reset_logic.vhd:83]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 5 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_RESET_LOGIC' (90#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_reset_logic.vhd:83]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_AURORA_LANE_4BYTE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_aurora_lane_4byte.vhd:138]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_LANE_INIT_SM_4BYTE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_lane_init_sm_4byte.vhd:117]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (91#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
WARNING: [Synth 8-6014] Unused sequential element prev_char_was_comma_r_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_lane_init_sm_4byte.vhd:435]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_LANE_INIT_SM_4BYTE' (92#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_lane_init_sm_4byte.vhd:117]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_CHBOND_COUNT_DEC_4BYTE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_chbond_count_dec_4byte.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_CHBOND_COUNT_DEC_4BYTE' (93#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_chbond_count_dec_4byte.vhd:76]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_SYM_GEN_4BYTE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_sym_gen_4byte.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_SYM_GEN_4BYTE' (94#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_sym_gen_4byte.vhd:116]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_SYM_DEC_4BYTE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_sym_dec_4byte.vhd:107]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_sym_dec_4byte.vhd:270]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_sym_dec_4byte.vhd:293]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_sym_dec_4byte.vhd:316]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_sym_dec_4byte.vhd:339]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_sym_dec_4byte.vhd:362]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_sym_dec_4byte.vhd:385]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_sym_dec_4byte.vhd:408]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_sym_dec_4byte.vhd:431]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_SYM_DEC_4BYTE' (95#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_sym_dec_4byte.vhd:107]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_ERR_DETECT_4BYTE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_err_detect_4byte.vhd:98]
	Parameter ENABLE_SOFT_ERR_MONITOR bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_ERR_DETECT_4BYTE' (96#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_err_detect_4byte.vhd:98]
	Parameter ENABLE_HOTPLUG bound to: 1 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_HOTPLUG' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_hotplug.vhd:83]
	Parameter ENABLE_HOTPLUG bound to: 1 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_cdc_sync__parameterized5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:153]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
WARNING: [Synth 8-3848] Net prmry_ack in module/entity design_1_aurora_8b10b_0_0_cdc_sync__parameterized5 does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:135]
WARNING: [Synth 8-3848] Net scndry_vect_out in module/entity design_1_aurora_8b10b_0_0_cdc_sync__parameterized5 does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_cdc_sync__parameterized5' (96#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_HOTPLUG' (97#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_hotplug.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_AURORA_LANE_4BYTE' (98#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_aurora_lane_4byte.vhd:138]
	Parameter SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_GT_WRAPPER' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_transceiver_wrapper.vhd:191]
	Parameter QPLL_FBDIV_TOP bound to: 40 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_tx_startup_fsm' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_tx_startup_fsm.vhd:102]
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 5 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 5 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cplllock_prev_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_tx_startup_fsm.vhd:416]
WARNING: [Synth 8-6014] Unused sequential element qplllock_prev_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_tx_startup_fsm.vhd:417]
WARNING: [Synth 8-6014] Unused sequential element cplllock_ris_edge_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_tx_startup_fsm.vhd:472]
WARNING: [Synth 8-6014] Unused sequential element qplllock_ris_edge_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_tx_startup_fsm.vhd:487]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_tx_startup_fsm' (99#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_tx_startup_fsm.vhd:102]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: DFE - type: string 
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_rx_startup_fsm' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_rx_startup_fsm.vhd:111]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter EQ_MODE bound to: DFE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 5 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 5 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_rx_startup_fsm.vhd:309]
WARNING: [Synth 8-6014] Unused sequential element cplllock_prev_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_rx_startup_fsm.vhd:498]
WARNING: [Synth 8-6014] Unused sequential element qplllock_prev_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_rx_startup_fsm.vhd:499]
WARNING: [Synth 8-6014] Unused sequential element cplllock_ris_edge_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_rx_startup_fsm.vhd:555]
WARNING: [Synth 8-6014] Unused sequential element qplllock_ris_edge_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_rx_startup_fsm.vhd:570]
WARNING: [Synth 8-6014] Unused sequential element pll_reset_asserted_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_rx_startup_fsm.vhd:645]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_rx_startup_fsm' (100#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_rx_startup_fsm.vhd:111]
	Parameter QPLL_FBDIV_TOP bound to: 40 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 32'b00110000000100001101100100001100 
	Parameter PMA_RSV_IN bound to: 32'b00000000000000011000010010000000 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_multi_gt' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_multi_gt.vhd:201]
	Parameter QPLL_FBDIV_TOP bound to: 40 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806410508 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806410508 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_gt' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_gt.vhd:188]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806410508 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0101111100 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b0001 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b0000 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 31 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 24 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0111110111 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0111110111 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0111110111 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0111110111 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 4 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 32'b00000000000000000000000000000000 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100100000010000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 12'b000000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 24'b000000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806410508 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 32'b00000000000000000000000000000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 12'b000000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 16'b0001100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'gtxe2_i' to cell 'GTXE2_CHANNEL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_gt.vhd:303]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_gt.vhd:864]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_gt.vhd:874]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_gt.vhd:884]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_gt.vhd:894]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg5' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_gt.vhd:904]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg6' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_gt.vhd:914]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ack_sync_reg1' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_gt.vhd:925]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ack_sync_reg2' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_gt.vhd:935]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ack_sync_reg3' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_gt.vhd:945]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ack_sync_reg4' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_gt.vhd:955]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ack_sync_reg5' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_gt.vhd:965]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ack_sync_reg6' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_gt.vhd:975]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_gt' (101#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_gt.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_multi_gt' (102#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_multi_gt.vhd:201]
INFO: [Synth 8-4471] merging register 'rxfsm_rxresetdone_r1_reg' into 'rxfsm_rxresetdone_r_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_transceiver_wrapper.vhd:650]
WARNING: [Synth 8-6014] Unused sequential element rxfsm_rxresetdone_r1_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_transceiver_wrapper.vhd:650]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_GT_WRAPPER' (103#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_transceiver_wrapper.vhd:191]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_GLOBAL_LOGIC' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_global_logic.vhd:101]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_CHANNEL_INIT_SM' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_channel_init_sm.vhd:132]
	Parameter WATCHDOG_TIMEOUT bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FD' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13423]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (104#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13423]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_CHANNEL_INIT_SM' (105#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_channel_init_sm.vhd:132]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_IDLE_AND_VER_GEN' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_idle_and_ver_gen.vhd:99]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_idle_and_ver_gen.vhd:234]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (106#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_IDLE_AND_VER_GEN' (107#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_idle_and_ver_gen.vhd:99]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_CHANNEL_ERR_DETECT' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_channel_err_detect.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_CHANNEL_ERR_DETECT' (108#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_channel_err_detect.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_GLOBAL_LOGIC' (109#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_global_logic.vhd:101]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter USE_4_NFC bound to: 0 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_AXI_TO_LL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_axi_to_ll.vhd:101]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter USE_4_NFC bound to: 0 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_AXI_TO_LL' (110#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_axi_to_ll.vhd:101]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_TX_CRC' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_txcrc.vhd:87]
	Parameter CRC_INIT bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_CRC_TOP' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_crc_top.vhd:80]
	Parameter CRC_INIT bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_crc_top.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_CRC_TOP' (111#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_crc_top.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_TX_CRC' (112#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_txcrc.vhd:87]
	Parameter CC_FREQ_FACTOR bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_STANDARD_CC_MODULE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_standard_cc_module.vhd:88]
	Parameter CC_FREQ_FACTOR bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_STANDARD_CC_MODULE' (113#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_standard_cc_module.vhd:88]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_TX_LL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_tx_ll.vhd:102]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_TX_LL_DATAPATH' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_tx_ll_datapath.vhd:94]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_tx_ll_datapath.vhd:215]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_tx_ll_datapath.vhd:288]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_TX_LL_DATAPATH' (114#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_tx_ll_datapath.vhd:94]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_TX_LL_CONTROL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_tx_ll_control.vhd:109]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'FDR__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR__parameterized0' (114#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_TX_LL_CONTROL' (115#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_tx_ll_control.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_TX_LL' (116#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_tx_ll.vhd:102]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_LL_TO_AXI' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_ll_to_axi.vhd:96]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_LL_TO_AXI' (117#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_ll_to_axi.vhd:96]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_RX_CRC' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_rxcrc.vhd:92]
	Parameter CRC_INIT bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_RX_CRC' (118#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_rxcrc.vhd:92]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_RX_LL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_rx_ll.vhd:101]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_RX_LL_PDU_DATAPATH' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_rx_ll_pdu_datapath.vhd:101]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_RX_LL_DEFRAMER' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_rx_ll_deframer.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_RX_LL_DEFRAMER' (119#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_rx_ll_deframer.vhd:89]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_LEFT_ALIGN_CONTROL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_left_align_control.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_LEFT_ALIGN_CONTROL' (120#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_left_align_control.vhd:79]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_VALID_DATA_COUNTER' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_valid_data_counter.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_VALID_DATA_COUNTER' (121#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_valid_data_counter.vhd:78]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_LEFT_ALIGN_MUX' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_left_align_mux.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_LEFT_ALIGN_MUX' (122#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_left_align_mux.vhd:81]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_STORAGE_COUNT_CONTROL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_storage_count_control.vhd:82]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_storage_count_control.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_STORAGE_COUNT_CONTROL' (123#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_storage_count_control.vhd:82]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_STORAGE_CE_CONTROL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_storage_ce_control.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_STORAGE_CE_CONTROL' (124#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_storage_ce_control.vhd:81]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_STORAGE_SWITCH_CONTROL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_storage_switch_control.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_STORAGE_SWITCH_CONTROL' (125#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_storage_switch_control.vhd:79]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_OUTPUT_SWITCH_CONTROL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_output_switch_control.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_OUTPUT_SWITCH_CONTROL' (126#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_output_switch_control.vhd:80]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_SIDEBAND_OUTPUT' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_sideband_output.vhd:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_rem_c_reg' and it is trimmed from '3' to '2' bits. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_sideband_output.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_SIDEBAND_OUTPUT' (127#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_sideband_output.vhd:91]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_STORAGE_MUX' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_storage_mux.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_STORAGE_MUX' (128#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_storage_mux.vhd:78]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_0_0_OUTPUT_MUX' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_output_mux.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_OUTPUT_MUX' (129#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_output_mux.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_RX_LL_PDU_DATAPATH' (130#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_rx_ll_pdu_datapath.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_RX_LL' (131#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_rx_ll.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_core' (132#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0_core.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0_support' (133#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_support.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_0_0' (134#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0.vhd:199]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0.vhd:197]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_core' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0_core.vhd:211]
	Parameter SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter CC_FREQ_FACTOR bound to: 12 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_cdc_sync' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:153]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:300]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:302]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:303]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:304]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:306]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:307]
WARNING: [Synth 8-6014] Unused sequential element GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:380]
WARNING: [Synth 8-3848] Net prmry_ack in module/entity design_1_aurora_8b10b_1_0_cdc_sync does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:135]
WARNING: [Synth 8-3848] Net scndry_vect_out in module/entity design_1_aurora_8b10b_1_0_cdc_sync does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_cdc_sync' (135#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:153]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_cdc_sync__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:153]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
WARNING: [Synth 8-3848] Net prmry_ack in module/entity design_1_aurora_8b10b_1_0_cdc_sync__parameterized1 does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:135]
WARNING: [Synth 8-3848] Net scndry_vect_out in module/entity design_1_aurora_8b10b_1_0_cdc_sync__parameterized1 does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_cdc_sync__parameterized1' (135#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:153]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_RESET_LOGIC' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_reset_logic.vhd:83]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_cdc_sync__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:153]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:380]
WARNING: [Synth 8-3848] Net prmry_ack in module/entity design_1_aurora_8b10b_1_0_cdc_sync__parameterized3 does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:135]
WARNING: [Synth 8-3848] Net scndry_vect_out in module/entity design_1_aurora_8b10b_1_0_cdc_sync__parameterized3 does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_cdc_sync__parameterized3' (135#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:153]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_RESET_LOGIC' (136#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_reset_logic.vhd:83]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_AURORA_LANE_4BYTE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_aurora_lane_4byte.vhd:138]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_LANE_INIT_SM_4BYTE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_lane_init_sm_4byte.vhd:117]
WARNING: [Synth 8-6014] Unused sequential element prev_char_was_comma_r_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_lane_init_sm_4byte.vhd:435]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_LANE_INIT_SM_4BYTE' (137#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_lane_init_sm_4byte.vhd:117]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_CHBOND_COUNT_DEC_4BYTE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_chbond_count_dec_4byte.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_CHBOND_COUNT_DEC_4BYTE' (138#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_chbond_count_dec_4byte.vhd:76]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_SYM_GEN_4BYTE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_sym_gen_4byte.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_SYM_GEN_4BYTE' (139#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_sym_gen_4byte.vhd:116]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_SYM_DEC_4BYTE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_sym_dec_4byte.vhd:107]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_sym_dec_4byte.vhd:270]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_sym_dec_4byte.vhd:293]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_sym_dec_4byte.vhd:316]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_sym_dec_4byte.vhd:339]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_sym_dec_4byte.vhd:362]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_sym_dec_4byte.vhd:385]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_sym_dec_4byte.vhd:408]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_sym_dec_4byte.vhd:431]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_SYM_DEC_4BYTE' (140#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_sym_dec_4byte.vhd:107]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_ERR_DETECT_4BYTE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_err_detect_4byte.vhd:98]
	Parameter ENABLE_SOFT_ERR_MONITOR bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_ERR_DETECT_4BYTE' (141#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_err_detect_4byte.vhd:98]
	Parameter ENABLE_HOTPLUG bound to: 1 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_HOTPLUG' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_hotplug.vhd:83]
	Parameter ENABLE_HOTPLUG bound to: 1 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_cdc_sync__parameterized5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:153]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
WARNING: [Synth 8-3848] Net prmry_ack in module/entity design_1_aurora_8b10b_1_0_cdc_sync__parameterized5 does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:135]
WARNING: [Synth 8-3848] Net scndry_vect_out in module/entity design_1_aurora_8b10b_1_0_cdc_sync__parameterized5 does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_cdc_sync__parameterized5' (141#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_HOTPLUG' (142#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_hotplug.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_AURORA_LANE_4BYTE' (143#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_aurora_lane_4byte.vhd:138]
	Parameter SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_GT_WRAPPER' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_transceiver_wrapper.vhd:191]
	Parameter QPLL_FBDIV_TOP bound to: 40 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_tx_startup_fsm' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_tx_startup_fsm.vhd:102]
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 5 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 5 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cplllock_prev_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_tx_startup_fsm.vhd:416]
WARNING: [Synth 8-6014] Unused sequential element qplllock_prev_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_tx_startup_fsm.vhd:417]
WARNING: [Synth 8-6014] Unused sequential element cplllock_ris_edge_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_tx_startup_fsm.vhd:472]
WARNING: [Synth 8-6014] Unused sequential element qplllock_ris_edge_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_tx_startup_fsm.vhd:487]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_tx_startup_fsm' (144#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_tx_startup_fsm.vhd:102]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: DFE - type: string 
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_rx_startup_fsm' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_rx_startup_fsm.vhd:111]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter EQ_MODE bound to: DFE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 5 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 5 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_rx_startup_fsm.vhd:309]
WARNING: [Synth 8-6014] Unused sequential element cplllock_prev_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_rx_startup_fsm.vhd:498]
WARNING: [Synth 8-6014] Unused sequential element qplllock_prev_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_rx_startup_fsm.vhd:499]
WARNING: [Synth 8-6014] Unused sequential element cplllock_ris_edge_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_rx_startup_fsm.vhd:555]
WARNING: [Synth 8-6014] Unused sequential element qplllock_ris_edge_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_rx_startup_fsm.vhd:570]
WARNING: [Synth 8-6014] Unused sequential element pll_reset_asserted_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_rx_startup_fsm.vhd:645]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_rx_startup_fsm' (145#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_rx_startup_fsm.vhd:111]
	Parameter QPLL_FBDIV_TOP bound to: 40 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 32'b00110000000100001101100100001100 
	Parameter PMA_RSV_IN bound to: 32'b00000000000000011000010010000000 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_multi_gt' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_multi_gt.vhd:201]
	Parameter QPLL_FBDIV_TOP bound to: 40 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806410508 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806410508 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_gt' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_gt.vhd:188]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806410508 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0101111100 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b0001 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b0000 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 31 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 24 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0111110111 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0111110111 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0111110111 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0111110111 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 4 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 32'b00000000000000000000000000000000 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100100000010000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 12'b000000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 24'b000000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806410508 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 32'b00000000000000000000000000000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 12'b000000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 16'b0001100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'gtxe2_i' to cell 'GTXE2_CHANNEL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_gt.vhd:303]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_gt.vhd:864]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_gt.vhd:874]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_gt.vhd:884]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_gt.vhd:894]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg5' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_gt.vhd:904]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg6' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_gt.vhd:914]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ack_sync_reg1' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_gt.vhd:925]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ack_sync_reg2' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_gt.vhd:935]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ack_sync_reg3' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_gt.vhd:945]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ack_sync_reg4' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_gt.vhd:955]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ack_sync_reg5' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_gt.vhd:965]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ack_sync_reg6' to cell 'FD' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_gt.vhd:975]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_gt' (146#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_gt.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_multi_gt' (147#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_multi_gt.vhd:201]
INFO: [Synth 8-4471] merging register 'rxfsm_rxresetdone_r1_reg' into 'rxfsm_rxresetdone_r_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_transceiver_wrapper.vhd:650]
WARNING: [Synth 8-6014] Unused sequential element rxfsm_rxresetdone_r1_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_transceiver_wrapper.vhd:650]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_GT_WRAPPER' (148#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_transceiver_wrapper.vhd:191]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_GLOBAL_LOGIC' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_global_logic.vhd:101]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_CHANNEL_INIT_SM' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_channel_init_sm.vhd:132]
	Parameter WATCHDOG_TIMEOUT bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_CHANNEL_INIT_SM' (149#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_channel_init_sm.vhd:132]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_IDLE_AND_VER_GEN' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_idle_and_ver_gen.vhd:99]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_idle_and_ver_gen.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_IDLE_AND_VER_GEN' (150#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_idle_and_ver_gen.vhd:99]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_CHANNEL_ERR_DETECT' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_channel_err_detect.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_CHANNEL_ERR_DETECT' (151#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_channel_err_detect.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_GLOBAL_LOGIC' (152#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_global_logic.vhd:101]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter USE_4_NFC bound to: 0 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_AXI_TO_LL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_axi_to_ll.vhd:101]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter USE_4_NFC bound to: 0 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_AXI_TO_LL' (153#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_axi_to_ll.vhd:101]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_TX_CRC' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_txcrc.vhd:87]
	Parameter CRC_INIT bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_CRC_TOP' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_crc_top.vhd:80]
	Parameter CRC_INIT bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_crc_top.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_CRC_TOP' (154#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_crc_top.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_TX_CRC' (155#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_txcrc.vhd:87]
	Parameter CC_FREQ_FACTOR bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_STANDARD_CC_MODULE' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_standard_cc_module.vhd:88]
	Parameter CC_FREQ_FACTOR bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_STANDARD_CC_MODULE' (156#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_standard_cc_module.vhd:88]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_TX_LL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_tx_ll.vhd:102]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_TX_LL_DATAPATH' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_tx_ll_datapath.vhd:94]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_tx_ll_datapath.vhd:215]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_tx_ll_datapath.vhd:288]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_TX_LL_DATAPATH' (157#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_tx_ll_datapath.vhd:94]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_TX_LL_CONTROL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_tx_ll_control.vhd:109]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_TX_LL_CONTROL' (158#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_tx_ll_control.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_TX_LL' (159#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_tx_ll.vhd:102]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_LL_TO_AXI' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_ll_to_axi.vhd:96]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_LL_TO_AXI' (160#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_ll_to_axi.vhd:96]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_RX_CRC' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_rxcrc.vhd:92]
	Parameter CRC_INIT bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_RX_CRC' (161#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_rxcrc.vhd:92]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_RX_LL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_rx_ll.vhd:101]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_RX_LL_PDU_DATAPATH' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_rx_ll_pdu_datapath.vhd:101]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_RX_LL_DEFRAMER' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_rx_ll_deframer.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_RX_LL_DEFRAMER' (162#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_rx_ll_deframer.vhd:89]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_LEFT_ALIGN_CONTROL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_left_align_control.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_LEFT_ALIGN_CONTROL' (163#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_left_align_control.vhd:79]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_VALID_DATA_COUNTER' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_valid_data_counter.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_VALID_DATA_COUNTER' (164#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_valid_data_counter.vhd:78]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_LEFT_ALIGN_MUX' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_left_align_mux.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_LEFT_ALIGN_MUX' (165#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_left_align_mux.vhd:81]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_STORAGE_COUNT_CONTROL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_storage_count_control.vhd:82]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_storage_count_control.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_STORAGE_COUNT_CONTROL' (166#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_storage_count_control.vhd:82]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_STORAGE_CE_CONTROL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_storage_ce_control.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_STORAGE_CE_CONTROL' (167#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_storage_ce_control.vhd:81]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_STORAGE_SWITCH_CONTROL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_storage_switch_control.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_STORAGE_SWITCH_CONTROL' (168#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_storage_switch_control.vhd:79]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_OUTPUT_SWITCH_CONTROL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_output_switch_control.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_OUTPUT_SWITCH_CONTROL' (169#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_output_switch_control.vhd:80]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_SIDEBAND_OUTPUT' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_sideband_output.vhd:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_rem_c_reg' and it is trimmed from '3' to '2' bits. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_sideband_output.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_SIDEBAND_OUTPUT' (170#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_sideband_output.vhd:91]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_STORAGE_MUX' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_storage_mux.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_STORAGE_MUX' (171#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_storage_mux.vhd:78]
INFO: [Synth 8-638] synthesizing module 'design_1_aurora_8b10b_1_0_OUTPUT_MUX' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_output_mux.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_OUTPUT_MUX' (172#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_output_mux.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_RX_LL_PDU_DATAPATH' (173#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_rx_ll_pdu_datapath.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_RX_LL' (174#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_rx_ll.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0_core' (175#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0_core.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'design_1_aurora_8b10b_1_0' (176#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0.vhd:197]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:1543]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:158]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_INSTANCE bound to: axi_dma - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_S2MM_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_SG_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:1576]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PRMRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_AXI_SCNDRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:565]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:567]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:569]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:571]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:573]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:575]
WARNING: [Synth 8-6014] Unused sequential element GEN_ASYNC_RESET.p_soft_reset_d3_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:1277]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (177#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (178#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:8628]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:8628]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
	Parameter C_NUM_CE bound to: 23 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2463]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 10 - type: integer 
	Parameter C_MTBF_STAGES bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (178#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (178#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 10 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (178#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 10 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (178#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (178#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2160]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2162]
WARNING: [Synth 8-6014] Unused sequential element araddr_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2164]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (179#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (180#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (181#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (182#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:28767]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_DESC_UPDATE bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTRPT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_ACTUAL_ADDR bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:20311]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:18551]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:18678]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (183#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:18551]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:19535]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (184#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:19535]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:19946]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (185#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:19946]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (186#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:20311]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:22925]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 1 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 0 - type: integer 
	Parameter C_ACTUAL_ADDR bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:21334]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 0 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sof_ftch_desc_del_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:21489]
WARNING: [Synth 8-6014] Unused sequential element GEN_NOMULT_CHANNEL.counter_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:21577]
WARNING: [Synth 8-6014] Unused sequential element GEN_MM2S.reg1_64_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:21659]
WARNING: [Synth 8-6014] Unused sequential element GEN_MM2S.reg1_bd_64_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:21660]
WARNING: [Synth 8-6014] Unused sequential element GEN_MM2S.queue_dout_new_64_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:21675]
WARNING: [Synth 8-6014] Unused sequential element GEN_MM2S.queue_dout_new_bd_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:21676]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM.reg2_64_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:21820]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM.reg2_bd_64_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:21821]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM.queue_dout2_new_64_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:21836]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM.queue_dout2_new_bd_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:21837]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (187#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:21334]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (188#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:22925]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:25105]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:24193]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (189#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:24193]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:23882]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (190#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:23882]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (191#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:25105]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:27329]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:25456]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_UPDT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (192#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:25456]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (193#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:27329]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:27933]
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (194#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:27933]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:17745]
	Parameter C_INCLUDE_MM2S bound to: 2 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 0 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 2 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 0 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:15584]
	Parameter C_INCLUDE_MM2S bound to: 2 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 0 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:303]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:337]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:340]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:343]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:337]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:340]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:343]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (195#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:303]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:2691]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1890]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:2020]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (196#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1890]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:2020]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (196#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (197#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:2691]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:7097]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (198#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:7097]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:7570]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_type_reg_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:7945]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_tag_reg_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:7799]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_reg_full_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:7951]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (199#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:7570]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:4556]
	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:4633]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:4639]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:4966]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:4973]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (200#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:4556]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:5484]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (201#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:5484]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (202#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:15584]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:16514]
	Parameter C_INCLUDE_S2MM bound to: 2 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 0 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:13571]
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 1 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 3 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1890]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (203#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (204#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (205#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (206#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (206#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1890]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (206#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (206#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (206#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (206#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (207#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:13571]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:9830]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_btt_reg_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:10208]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_type_reg_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:10209]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_reg_full_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:10215]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd2data_valid_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:10050]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd2addr_valid_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:10049]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (208#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:9830]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:4556]
	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:4966]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:4973]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (208#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:4556]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:11534]
	Parameter C_REALIGNER_INCLUDED bound to: 0 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_s2mm_strm_wready_del_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:11901]
WARNING: [Synth 8-6014] Unused sequential element sig_next_strt_strb_reg_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:12837]
WARNING: [Synth 8-6014] Unused sequential element sig_first_dbeat_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:13099]
WARNING: [Synth 8-6014] Unused sequential element sig_single_dbeat_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:13101]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (209#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:11534]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (210#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:16514]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (211#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:17745]
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (212#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:28767]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sm' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:13367]
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element queue_more_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:13828]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sm' (213#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:13367]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sg_if' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:12447]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 26 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 26 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (213#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 26 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (213#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (213#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (213#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
WARNING: [Synth 8-6014] Unused sequential element updt_desc_reg1_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:12944]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sg_if' (214#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:12447]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (215#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (216#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (217#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (218#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 35 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sm' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:17780]
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sm' (219#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:17780]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sg_if' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:16138]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sg_if' (220#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:16138]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 35 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (221#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (222#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (223#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 26 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 26 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 26 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-4471] merging register 'GEN_ASYNC_CMDSTAT_RESET.sig_sec_reset_in_reg_n_reg' into 'GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:472]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (224#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 1 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 71 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_afifo_autord' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:881]
	Parameter C_DWIDTH bound to: 71 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_CNT_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:255]
	Parameter C_ALLOW_2N_DEPTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 71 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 71 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 71 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 71 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 71 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 71 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 71 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 1136 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 7 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 9 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (225#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (225#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1136 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 71 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 71 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 71 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 71 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 71 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 71 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 71 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 71 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 71 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 71 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 71 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 71 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 72 - type: integer 
	Parameter rstb_loop_iter bound to: 72 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 71 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (226#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (227#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (228#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 6 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (228#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (228#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (228#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (229#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (229#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1572]
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1578]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (230#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (231#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (231#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (231#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (232#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (233#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (234#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:255]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_afifo_autord' (235#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:881]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (236#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_afifo_autord__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:881]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_CNT_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:255]
	Parameter C_ALLOW_2N_DEPTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 128 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 3 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 9 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 128 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (236#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (236#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized1' (236#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg__parameterized0' (236#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:255]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_afifo_autord__parameterized0' (236#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:881]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (236#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (237#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (238#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 26 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (239#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (239#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (240#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10077]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10083]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (240#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (240#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (240#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (240#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (241#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 1 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (242#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 31 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 31 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 31 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 31 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (242#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (242#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (242#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (242#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (243#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
	Parameter C_SF_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter C_DRE_IS_USED bound to: 1 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 12 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 12 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 12 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 12 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (243#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (243#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (243#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (243#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 39 - type: integer 
	Parameter C_DEPTH bound to: 2048 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 12 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_READ_DEPTH bound to: 2048 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 2048 - type: integer 
	Parameter FIFO_SIZE bound to: 79872 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 11 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 2043 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 2043 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (243#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (243#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 79872 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 39 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 39 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 39 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 39 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 39 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 39 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 39 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 2048 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 39 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 39 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 40 - type: integer 
	Parameter rstb_loop_iter bound to: 40 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (243#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized0' (243#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (243#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (243#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (243#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (244#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (245#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (246#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (247#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:30463]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:35699]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:29950]
	Parameter C_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:29966]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (248#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:29950]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:30097]
	Parameter C_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:30113]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (249#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:30097]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:35928]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:35975]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:36022]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (250#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:30463]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19522]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19523]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19525]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19526]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (251#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (252#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 26 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 1 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_STS_WIDTH bound to: 35 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 35 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_afifo_autord__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:881]
	Parameter C_DWIDTH bound to: 35 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_CNT_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:255]
	Parameter C_ALLOW_2N_DEPTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 35 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 35 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized3' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 35 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 35 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized2' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 35 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 35 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 560 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 9 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 560 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 35 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 35 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 35 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 35 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 35 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 35 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 35 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 35 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 35 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 35 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 35 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 35 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 36 - type: integer 
	Parameter rstb_loop_iter bound to: 36 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 35 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (252#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized2' (252#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized3' (252#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg__parameterized1' (252#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:255]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_afifo_autord__parameterized1' (252#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:881]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (252#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (252#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 26 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 35 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (252#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (252#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (252#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (252#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (252#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (252#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (252#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (252#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (252#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (253#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
	Parameter C_SF_XFER_BYTES_WIDTH bound to: 11 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 26 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:26151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:26152]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (254#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 1 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 26 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 39 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 39 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 39 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 39 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (254#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (254#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (254#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (254#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_dre' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:36563]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:41821]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:42049]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:42096]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:42143]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_dre' (255#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:36563]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_BTT_USED bound to: 26 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:45338]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44194]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44195]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44197]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44219]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44220]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44221]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44222]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (256#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (257#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (258#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (258#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (258#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (258#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (258#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (259#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (260#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
	Parameter C_SF_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 11 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_DRE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
	Parameter C_STROBE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (261#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 13 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 13 - type: integer 
	Parameter C_READ_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 13 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 13 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 13 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 13 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 13 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized3' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 13 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 13 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 208 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 208 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 13 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 13 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 13 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 13 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 13 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 13 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 13 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 13 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 13 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 13 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 13 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 16 - type: integer 
	Parameter rstb_loop_iter bound to: 16 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 13 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (261#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized3' (261#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (261#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (261#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 2048 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 12 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_READ_DEPTH bound to: 2048 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 2048 - type: integer 
	Parameter FIFO_SIZE bound to: 77824 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 11 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 2043 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 2043 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 77824 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 38 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 38 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 38 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 38 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 38 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 38 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 38 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 2048 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 38 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 38 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 40 - type: integer 
	Parameter rstb_loop_iter bound to: 40 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (261#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (261#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (261#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (262#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (262#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 26 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (262#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (262#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (262#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (262#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (263#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
	Parameter C_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19023]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19024]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19026]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19027]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (264#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (265#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (266#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (267#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22739]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22712]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (268#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (269#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:158]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_s_chain_link_swi_0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_s_chain_link_swi_0_0/synth/design_1_axi_s_chain_link_swi_0_0.vhd:136]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter LINK_FIFO_SIZE bound to: 2048 - type: integer 
	Parameter LINK_FIFO_FILLED_FLAG_LEVEL_A bound to: 256 - type: integer 
	Parameter LINK_FIFO_FILLED_FLAG_LEVEL_B bound to: 128 - type: integer 
	Parameter CONFIG_REGISTER_DEFAULTVALUE bound to: 32'b00000100000000000000010000000000 
	Parameter C_AXIS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_s_chain_link_switch' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c796/hdl/axi_s_chain_link_switch.vhd:166]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter LINK_FIFO_SIZE bound to: 2048 - type: integer 
	Parameter LINK_FIFO_FILLED_FLAG_LEVEL_A bound to: 256 - type: integer 
	Parameter LINK_FIFO_FILLED_FLAG_LEVEL_B bound to: 128 - type: integer 
	Parameter CONFIG_REGISTER_DEFAULTVALUE bound to: 67109888 - type: integer 
	Parameter C_AXIS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_array' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c796/hdl/axi_register_array.vhd:66]
	Parameter REGISTER_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 6 - type: integer 
	Parameter REG_SIGNED bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_array' (270#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c796/hdl/axi_register_array.vhd:66]
INFO: [Synth 8-638] synthesizing module 'axi_s_frame_simplex_switch' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c796/hdl/axi_s_frame_simplex_switch.vhd:114]
	Parameter LINK_FIFO_SIZE bound to: 2048 - type: integer 
	Parameter LINK_FIFO_FILLED_FLAG_LEVEL_A bound to: 256 - type: integer 
	Parameter LINK_FIFO_FILLED_FLAG_LEVEL_B bound to: 128 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-4471] merging register 'node_fifo_filled_flag_b_reg' into 'transfer_fifo_filled_flag_b_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c796/hdl/axi_s_frame_simplex_switch.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'axi_s_frame_simplex_switch' (271#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c796/hdl/axi_s_frame_simplex_switch.vhd:114]
INFO: [Synth 8-638] synthesizing module 'axi_s_synch_frame_detector' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c796/hdl/axi_s_sync_frame_detector.vhd:50]
	Parameter AXIS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_s_synch_frame_detector' (272#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c796/hdl/axi_s_sync_frame_detector.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'axi_s_chain_link_switch' (273#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c796/hdl/axi_s_chain_link_switch.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_s_chain_link_swi_0_0' (274#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_s_chain_link_swi_0_0/synth/design_1_axi_s_chain_link_swi_0_0.vhd:136]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (276#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (277#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (278#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (279#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (280#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr0_0' (281#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr0' of module 'bd_afc3_psr0_0' has 10 connections declared, but only 6 given [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1450]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk_0' (282#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_afc3_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1457]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk1_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_psr_aclk1_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk1_0' (283#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_psr_aclk1_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk1' of module 'bd_afc3_psr_aclk1_0' has 10 connections declared, but only 6 given [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1464]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_5Y9LOC does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1423]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5088 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 159 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 159 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 159 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 159 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 159 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 159 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 159 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 159 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 159 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 159 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 159 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 159 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 160 - type: integer 
	Parameter rstb_loop_iter bound to: 160 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 159 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 640 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 20 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 20 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 20 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 20 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 20 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 20 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 20 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 20 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 20 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 20 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 20 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 20 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 20 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 256 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1728 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 54 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 54 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 54 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 54 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 54 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 54 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 54 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 54 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 54 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 54 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 54 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 54 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 56 - type: integer 
	Parameter rstb_loop_iter bound to: 56 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 54 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2272 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 71 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 71 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 71 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 71 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 71 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 71 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 71 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 71 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 71 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 71 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 71 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 71 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 72 - type: integer 
	Parameter rstb_loop_iter bound to: 72 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 71 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_afc3_s00tr_0' has 82 connections declared, but only 80 given [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2677]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 140 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 140 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 140 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 140 - type: integer 
	Parameter rstb_loop_iter bound to: 140 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 832 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 26 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 26 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 26 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 26 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 26 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 26 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 26 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 26 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 26 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 28 - type: integer 
	Parameter rstb_loop_iter bound to: 28 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2304 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 72 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 72 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 72 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 72 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 72 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 72 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 72 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 72 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 72 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 72 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 72 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 72 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 72 - type: integer 
	Parameter rstb_loop_iter bound to: 72 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 72 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1664 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 52 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 52 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 52 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 52 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 52 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 52 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 52 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 52 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 52 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 52 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 52 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 52 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 52 - type: integer 
	Parameter rstb_loop_iter bound to: 52 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 52 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-7023] instance 's01_transaction_regulator' of module 'bd_afc3_s01tr_0' has 38 connections declared, but only 37 given [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3303]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 140 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 140 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 140 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 140 - type: integer 
	Parameter rstb_loop_iter bound to: 140 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2304 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 72 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 72 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 72 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 72 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 72 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 72 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 72 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 72 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 72 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 72 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 72 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 72 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 72 - type: integer 
	Parameter rstb_loop_iter bound to: 72 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 72 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-7023] instance 's02_transaction_regulator' of module 'bd_afc3_s02tr_0' has 46 connections declared, but only 45 given [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3772]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 832 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 26 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 26 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 26 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 26 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 26 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 26 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 26 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 26 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 26 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 28 - type: integer 
	Parameter rstb_loop_iter bound to: 28 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1664 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 52 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 52 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 52 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 52 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 52 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 52 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 52 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 52 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 52 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 52 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 52 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 52 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 52 - type: integer 
	Parameter rstb_loop_iter bound to: 52 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 52 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_4N4PBE' has 102 connections declared, but only 91 given [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1303]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
	Parameter IN0_WIDTH bound to: 8 - type: integer 
	Parameter IN1_WIDTH bound to: 3 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 4 - type: integer 
	Parameter IN4_WIDTH bound to: 7 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 4 - type: integer 
	Parameter IN8_WIDTH bound to: 2 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter NUM_PORTS bound to: 10 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sfp_0_1_imp_VZXG38' (374#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:1359]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 6 - type: integer 
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_synchronizer_reg_1_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_synchronizer_reg_1_0/synth/design_1_synchronizer_reg_1_0.vhd:67]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 00000000000000000000000000000000 - type: string 
	Parameter C_SINIT_VAL bound to: 00000000000000000000000000000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 00000000000000000000000000000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_synchronizer_reg_1_0' (378#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_synchronizer_reg_1_0/synth/design_1_synchronizer_reg_1_0.vhd:67]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gigabit_block_imp_1LEZ6YO' (381#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:4175]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 2 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: sbg485 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:460]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (386#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (386#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (387#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (387#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (387#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (387#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (387#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (387#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (387#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (387#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 5 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (387#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (388#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (389#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (390#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'design_1' (392#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/synth/design_1.vhd:5001]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (393#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:52]
WARNING: [Synth 8-3331] design cdc_sync__parameterized6 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized6 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized6 has unconnected port prmry_in
WARNING: [Synth 8-3331] design cdc_sync__parameterized6 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port ABus_Reg[1]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port ABus_Reg[2]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port ABus_Reg[3]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port ABus_Reg[4]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port ABus_Reg[7]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port ABus_Reg[8]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port BE_Reg[0]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port BE_Reg[1]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port BE_Reg[2]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port BE_Reg[3]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[0]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[1]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[2]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[3]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[4]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[5]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[6]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[7]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[8]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[9]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[10]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[11]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[12]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[13]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[14]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[15]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[16]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[17]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[18]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[19]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[20]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[21]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[22]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[23]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[24]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[25]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[26]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[27]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[28]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[29]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[30]
WARNING: [Synth 8-3331] design GPIO_Core has unconnected port GPIO2_IO_I[31]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[0]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[1]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[2]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[3]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[4]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[7]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[8]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design slave_attachment__parameterized0 has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design slave_attachment__parameterized0 has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design slave_attachment__parameterized0 has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design slave_attachment__parameterized0 has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized5 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized5 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized5 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized5 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized5 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:54 ; elapsed = 00:04:00 . Memory (MB): peak = 1461.348 ; gain = 826.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:59 ; elapsed = 00:04:05 . Memory (MB): peak = 1461.348 ; gain = 826.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:59 ; elapsed = 00:04:05 . Memory (MB): peak = 1461.348 ; gain = 826.660
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1021 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0_board.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0_board.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0_board.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0_board.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/testled/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/testled/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/testled/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/testled/U0'
Parsing XDC File [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/constrs_1/imports/Constraints/PicoZed7030_prosessorkort_IO.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern '*/*/*regarray/*/*/register_array_write_reg*/C' matched to 'pin' objects. [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/constrs_1/imports/Constraints/PicoZed7030_prosessorkort_IO.xdc:685]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern '*/*/internal_reset_timer*/*/reset_in_latch_reg/PRE' matched to 'pin' objects. [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/constrs_1/imports/Constraints/PicoZed7030_prosessorkort_IO.xdc:685]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern '*' matched to 'clock' objects. [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/constrs_1/imports/Constraints/PicoZed7030_prosessorkort_IO.xdc:691]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/constrs_1/imports/Constraints/PicoZed7030_prosessorkort_IO.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/constrs_1/imports/Constraints/PicoZed7030_prosessorkort_IO.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0_clocks.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0_clocks.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0_clocks.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0_clocks.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2146.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 886 instances were transformed.
  FD => FDRE: 52 instances
  FDR => FDRE: 802 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 25 instances
  SRL16 => SRL16E: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.496 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:24 ; elapsed = 00:05:27 . Memory (MB): peak = 2147.789 ; gain = 1513.102
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030sbg485-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:24 ; elapsed = 00:05:27 . Memory (MB): peak = 2147.789 ; gain = 1513.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0/U0. (constraint file  C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.runs/synth_1/dont_touch.xdc, line 253).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.runs/synth_1/dont_touch.xdc, line 258).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M/U0. (constraint file  C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.runs/synth_1/dont_touch.xdc, line 261).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0. (constraint file  C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.runs/synth_1/dont_touch.xdc, line 267).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1/U0. (constraint file  C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.runs/synth_1/dont_touch.xdc, line 275).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0. (constraint file  C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.runs/synth_1/dont_touch.xdc, line 283).
Applied set_property DONT_TOUCH = true for design_1_i/testled/U0. (constraint file  C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.runs/synth_1/dont_touch.xdc, line 359).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/irq_xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/pwm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/Aurora_status_concat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/Aurora_status_concat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/c_counter_binary_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/capture_pwm_base1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/capture_rx0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/capture_timer_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/drp_bridge_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/gigabit_regarray. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/internal_reset_timer_aurora0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/internal_reset_timer_aurora_gt_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/intr_ce_type_joint_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/channel_up_n_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/channel_up_n_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/rx_lpm_en0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/rx_lpm_en1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/sys_reset_n_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/tvalid. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/stuff_8_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/stuff_32_0_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/stuff_6_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/synchronizer_reg_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/xlslice_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/xlslice_1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/capture_rx1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/xlconcat_aurora_0_status. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/xlconcat_aurora_0_debug. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/testled. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO /\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_CMD_STATUS/I_CMD_FIFO/\USE_ASYNC_FIFO.I_ASYNC_FIFO /I_ASYNC_FIFOGEN_FIFO/\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:26 ; elapsed = 00:05:28 . Memory (MB): peak = 2147.789 ; gain = 1513.102
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:176]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:634]
INFO: [Synth 8-802] inferred FSM for state register 'state_wr_reg' in module 'drp_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'design_1_aurora_8b10b_0_0_tx_startup_fsm'
INFO: [Synth 8-5544] ROM "TXUSERRDY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gttxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MMCM_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fsm_reset_done_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CPLL_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'CPLL_RESET_reg' into 'QPLL_RESET_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_rx_startup_fsm.vhd:644]
INFO: [Synth 8-4471] merging register 'recclk_mon_count_reset_reg' into 'adapt_count_reset_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_rx_startup_fsm.vhd:287]
INFO: [Synth 8-4471] merging register 'RXDFELFHOLD_reg' into 'RXDFEAGCHOLD_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_rx_startup_fsm.vhd:654]
INFO: [Synth 8-4471] merging register 'RXLPMHFHOLD_reg' into 'RXLPMLFHOLD_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_rx_startup_fsm.vhd:656]
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'design_1_aurora_8b10b_0_0_rx_startup_fsm'
INFO: [Synth 8-5544] ROM "gtrxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmcm_reset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CRCTKEEP" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'eof_r_reg' into 'sof_and_eof_r_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_tx_ll_control.vhd:230]
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'design_1_aurora_8b10b_1_0_tx_startup_fsm'
INFO: [Synth 8-5544] ROM "TXUSERRDY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gttxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MMCM_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fsm_reset_done_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CPLL_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'CPLL_RESET_reg' into 'QPLL_RESET_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_rx_startup_fsm.vhd:644]
INFO: [Synth 8-4471] merging register 'recclk_mon_count_reset_reg' into 'adapt_count_reset_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_rx_startup_fsm.vhd:287]
INFO: [Synth 8-4471] merging register 'RXDFELFHOLD_reg' into 'RXDFEAGCHOLD_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_rx_startup_fsm.vhd:654]
INFO: [Synth 8-4471] merging register 'RXLPMHFHOLD_reg' into 'RXLPMLFHOLD_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_rx_startup_fsm.vhd:656]
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'design_1_aurora_8b10b_1_0_rx_startup_fsm'
INFO: [Synth 8-5544] ROM "gtrxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmcm_reset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CRCTKEEP" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'eof_r_reg' into 'sof_and_eof_r_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_tx_ll_control.vhd:230]
INFO: [Synth 8-4471] merging register 'GEN_ASYNC_WRITE.rst_wvalid_re_reg' into 'GEN_ASYNC_WRITE.bvalid_i_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2485]
INFO: [Synth 8-4471] merging register 'GEN_ASYNC_READ.rst_rvalid_re_reg' into 'GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2965]
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12425]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:21645]
INFO: [Synth 8-5544] ROM "s_case_i_32" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:18758]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:18182]
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-5544] ROM "s_case_i_32" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_PNTR_FOR_CH2.ch2_sg_idle_int_reg' into 'GEN_PNTR_FOR_CH2.ch2_sg_idle_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:19746]
INFO: [Synth 8-5544] ROM "sig_last_strb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pntr_cs_reg' in module 'axi_sg_updt_queue'
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:14021]
INFO: [Synth 8-802] inferred FSM for state register 'mm2s_cs_reg' in module 'axi_dma_mm2s_sm'
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:18893]
INFO: [Synth 8-802] inferred FSM for state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' in module 'axi_dma_s2mm_sm'
INFO: [Synth 8-4471] merging register 'GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg' into 'updt_data_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:16757]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              idle_state |                              001 |                              000
         drp_write_state |                              110 |                              001
    drp_write_data_latch |                              101 |                              010
          drp_write_wait |                              100 |                              011
          write_response |                              011 |                              100
          drp_read_state |                              010 |                              101
           drp_read_wait |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_wr_reg' using encoding 'sequential' in module 'drp_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
       assert_all_resets |                             0001 |                             0001
       wait_for_pll_lock |                             0010 |                             0010
       release_pll_reset |                             0011 |                             0011
       wait_for_txoutclk |                             0100 |                             0100
      release_mmcm_reset |                             0101 |                             0101
       wait_for_txusrclk |                             0110 |                             0110
         wait_reset_done |                             0111 |                             0111
      do_phase_alignment |                             1000 |                             1000
          reset_fsm_done |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'design_1_aurora_8b10b_0_0_tx_startup_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
       assert_all_resets |                             0001 |                             0001
       wait_for_pll_lock |                             0010 |                             0010
       release_pll_reset |                             0011 |                             0011
    verify_recclk_stable |                             0100 |                             0100
      release_mmcm_reset |                             0101 |                             0101
       wait_for_rxusrclk |                             0110 |                             0110
         wait_reset_done |                             0111 |                             0111
      do_phase_alignment |                             1000 |                             1000
      monitor_data_valid |                             1001 |                             1001
                fsm_done |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'design_1_aurora_8b10b_0_0_rx_startup_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
       assert_all_resets |                             0001 |                             0001
       wait_for_pll_lock |                             0010 |                             0010
       release_pll_reset |                             0011 |                             0011
       wait_for_txoutclk |                             0100 |                             0100
      release_mmcm_reset |                             0101 |                             0101
       wait_for_txusrclk |                             0110 |                             0110
         wait_reset_done |                             0111 |                             0111
      do_phase_alignment |                             1000 |                             1000
          reset_fsm_done |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'design_1_aurora_8b10b_1_0_tx_startup_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
       assert_all_resets |                             0001 |                             0001
       wait_for_pll_lock |                             0010 |                             0010
       release_pll_reset |                             0011 |                             0011
    verify_recclk_stable |                             0100 |                             0100
      release_mmcm_reset |                             0101 |                             0101
       wait_for_rxusrclk |                             0110 |                             0110
         wait_reset_done |                             0111 |                             0111
      do_phase_alignment |                             1000 |                             1000
      monitor_data_valid |                             1001 |                             1001
                fsm_done |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'design_1_aurora_8b10b_1_0_rx_startup_fsm'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__xdcDup__1'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5583] The signal gen_wr_a.gen_word_narrow.mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5583] The signal gen_wr_a.gen_word_narrow.mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        read_curdesc_lsb |                               01 |                               01
            write_status |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pntr_cs_reg' using encoding 'sequential' in module 'axi_sg_updt_queue'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mm2s_cs_reg' using encoding 'sequential' in module 'axi_dma_mm2s_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' using encoding 'sequential' in module 'axi_dma_s2mm_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:00 ; elapsed = 00:06:07 . Memory (MB): peak = 2147.789 ; gain = 1513.102
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall           |          28|      6610|
|2     |sc_exit_v1_0_8_axi3_conv__GC0          |           1|      4816|
|3     |sc_exit_v1_0_8_splitter__GC0           |           1|        18|
|4     |sc_exit_v1_0_8_top__GC0                |           1|       543|
|5     |sc_mmu_v1_0_7_top__GC0                 |           1|      2092|
|6     |s00_entry_pipeline_imp_USCCV8__GC0     |           1|       250|
|7     |sc_mmu_v1_0_7_top__parameterized0__GC0 |           1|      2092|
|8     |s01_entry_pipeline_imp_1W4H5O0__GC0    |           1|       250|
|9     |sc_mmu_v1_0_7_top__parameterized1__GC0 |           1|      2092|
|10    |s02_entry_pipeline_imp_10GEI8D__GC0    |           1|       250|
|11    |bd_afc3__GC0                           |           1|     17660|
|12    |sfp_0_1_imp_VZXG38__GCB0               |           1|     37635|
|13    |sfp_0_1_imp_VZXG38__GCB1               |           1|     10701|
|14    |gigabit_block_imp_1LEZ6YO__GC0         |           1|      3845|
|15    |design_1__GC0                          |           1|     11604|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg' into 'GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:727]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44276]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44271]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:8040]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12507]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19583]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_stop_request_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1967]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1968]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1967]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1968]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:337]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1967]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1968]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1967]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1968]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1967]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1968]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1967]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1968]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:11859]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:13295]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:14720]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:12840]
INFO: [Synth 8-4471] merging register 'GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axis_updt_sts_tready_reg' into 'I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/m_axis_ftch_sts_tready_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:23954]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1967]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_s_h_halt_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_s_h_halt_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:741]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:14664]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:1968]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/91f3/hdl/axi_sg_v4_1_rfs.vhd:5849]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.mm2s_pending_ptr_updt_reg' into 'GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:13016]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 71 bits, new ram width 63 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5583] The signal gen_wr_a.gen_word_narrow.mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5583] The signal gen_wr_a.gen_word_narrow.mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5583] The signal gen_wr_a.gen_word_narrow.mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[0]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[1]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[2]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[3]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[4]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[5]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[6]' (FDSE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[7]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[8]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[9]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[10]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[11]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[12]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[13]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[14]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[15]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[0]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[1]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[2]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[3]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[4]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[5]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[6]' (FDSE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[7]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[8]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[9]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[10]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[11]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[12]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[13]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[14]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[15]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[0]' (FDSE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[1]' (FDSE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[2]' (FDSE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.awsplit_len_middle_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[4]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[5]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[6]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.awsplit_len_middle_d_reg[7] )
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[0]' (FDSE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[1]' (FDSE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[2]' (FDSE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_rsplitter.arsplit_len_middle_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[5]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[6]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_rsplitter.arsplit_len_middle_d_reg[7] )
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'design_1_i/gigabit_block/sfp_0_1/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/s01_entry_pipeline/s01_mmu/inst /i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/s01_entry_pipeline/s01_mmu/inst /i_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/s01_entry_pipeline/s01_mmu/inst /i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/s02_entry_pipeline/s02_mmu/inst /i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/s02_entry_pipeline/s02_mmu/inst /i_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/s02_entry_pipeline/s02_mmu/inst /i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\m00_nodes/m00_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\m00_nodes/m00_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\s02_nodes/s02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\s02_nodes/s02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\m00_nodes/m00_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\clk_map/psr0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\gigabit_block/sfp_0_1/axi_smc /insti_3/\clk_map/psr0/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_rx_ll_i/\rx_ll_pdu_datapath_i/stage_2_left_align_control_i/MUX_SELECT_Buffer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_rx_ll_i/\rx_ll_pdu_datapath_i/stage_2_left_align_control_i/MUX_SELECT_Buffer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_rx_ll_i/\rx_ll_pdu_datapath_i/stage_3_storage_switch_control_i/STORAGE_SELECT_Buffer_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/aurora_8b10b_1/U0/gt_wrapper_i/\gt_rxresetfsm_i/recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/aurora_8b10b_1/U0/gt_wrapper_i/\gt_rxresetfsm_i/recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_aurora_lane_4byte_0_i/\design_1_aurora_8b10b_1_0_sym_gen_4byte_i/gen_scp_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/aurora_8b10b_1/U0/\standard_cc_module_i/cc_count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/aurora_8b10b_1/U0/rx_crc_i/\count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/aurora_8b10b_1/U0/design_1_aurora_8b10b_1_0_tx_ll_i/\tx_ll_control_i/sof_and_eof_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_dma_0/U0/\GEN_SG_ENGINE.I_SG_ENGINE /\I_SG_FETCH_QUEUE/nxtdesc_int_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_dma_0/U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR /\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_dma_0/U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR /\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_dma_0/U0/\GEN_SG_ENGINE.I_SG_ENGINE /\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_interr_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_dma_0/U0/\GEN_SG_ENGINE.I_SG_ENGINE /\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_dma_0/U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR /\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_dma_0/U0/\GEN_SG_ENGINE.I_SG_ENGINE /\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_dma_0/U0/\GEN_SG_ENGINE.I_SG_ENGINE /\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_s_h_halt_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_dma_0/U0/\GEN_SG_ENGINE.I_SG_ENGINE /\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_sequential_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_dma_0/U0/\GEN_SG_ENGINE.I_SG_ENGINE /\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_dma_0/U0/\GEN_SG_ENGINE.I_SG_ENGINE /\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_dma_0/U0/\GEN_SG_ENGINE.I_SG_ENGINE /\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_s_h_halt_reg_reg )
INFO: [Synth 8-3332] Sequential element (REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.AWVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.AWVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_s_chain_link_switch_0/\U0/statusreg_synch1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_s_chain_link_switch_0/\U0/transfer_fifo_fill_level_1_2_sync1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_s_chain_link_switch_0/\U0/register_array/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_s_chain_link_switch_0/\U0/register_array/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_s_chain_link_switch_0/\U0/statusreg_synch1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_s_chain_link_switch_0/\U0/transfer_fifo_fill_level_1_2_sync1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_1/axi_s_chain_link_switch_0/\U0/statusreg_synch1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_2/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_rx_ll_i/\rx_ll_pdu_datapath_i/stage_2_left_align_control_i/MUX_SELECT_Buffer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_2/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_rx_ll_i/\rx_ll_pdu_datapath_i/stage_2_left_align_control_i/MUX_SELECT_Buffer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_2/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_rx_ll_i/\rx_ll_pdu_datapath_i/stage_3_storage_switch_control_i/STORAGE_SELECT_Buffer_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_2/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/\gt_rxresetfsm_i/recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_2/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/\gt_rxresetfsm_i/recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_2/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_aurora_lane_4byte_0_i/\design_1_aurora_8b10b_0_0_sym_gen_4byte_i/gen_scp_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_2/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/\standard_cc_module_i/cc_count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_2/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/rx_crc_i/\count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sfp_0_1i_2/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/design_1_aurora_8b10b_0_0_tx_ll_i/\tx_ll_control_i/sof_and_eof_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/gigabit_blocki_3/drp_bridge_0/\inst/S_AXI_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/gigabit_blocki_3/drp_bridge_0/\inst/S_AXI_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/gigabit_blocki_3/gigabit_regarray/\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/gigabit_blocki_3/gigabit_regarray/\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/\converter_1/pwm /\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/\converter_1/pwm /\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/testled/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/testled/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:10:01 ; elapsed = 00:10:14 . Memory (MB): peak = 2147.789 ; gain = 1513.102
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-6837] The timing for the instance design_1_i/sfp_0_1i_1/axi_s_chain_link_switch_0/U0i_16/U0/axi_s_frame_simplex_switch_from1_to2/transfer_fifo_element_array_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/sfp_0_1i_1/axi_s_chain_link_switch_0/U0i_16/U0/axi_s_frame_simplex_switch_from1_to2/transfer_fifo_element_array_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/sfp_0_1i_1/axi_s_chain_link_switch_0/U0i_16/U0/axi_s_frame_simplex_switch_from1_to2/transfer_fifo_element_array_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/sfp_0_1i_1/axi_s_chain_link_switch_0/U0i_17/U0/axi_s_frame_simplex_switch_from1_to2/node_fifo_element_array_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/sfp_0_1i_1/axi_s_chain_link_switch_0/U0i_17/U0/axi_s_frame_simplex_switch_from1_to2/node_fifo_element_array_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/sfp_0_1i_1/axi_s_chain_link_switch_0/U0i_17/U0/axi_s_frame_simplex_switch_from1_to2/node_fifo_element_array_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/sfp_0_1i_1/axi_s_chain_link_switch_0/U0i_44/U0/axi_s_frame_simplex_switch_from2_to1/transfer_fifo_element_array_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/sfp_0_1i_1/axi_s_chain_link_switch_0/U0i_44/U0/axi_s_frame_simplex_switch_from2_to1/transfer_fifo_element_array_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/sfp_0_1i_1/axi_s_chain_link_switch_0/U0i_44/U0/axi_s_frame_simplex_switch_from2_to1/transfer_fifo_element_array_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/sfp_0_1i_1/axi_s_chain_link_switch_0/U0i_45/U0/axi_s_frame_simplex_switch_from2_to1/node_fifo_element_array_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/sfp_0_1i_1/axi_s_chain_link_switch_0/U0i_45/U0/axi_s_frame_simplex_switch_from2_to1/node_fifo_element_array_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/sfp_0_1i_1/axi_s_chain_link_switch_0/U0i_45/U0/axi_s_frame_simplex_switch_from2_to1/node_fifo_element_array_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall           |           1|       347|
|2     |sc_exit_v1_0_8_axi3_conv__GC0          |           1|      1021|
|3     |sc_exit_v1_0_8_splitter__GC0           |           1|        19|
|4     |sc_exit_v1_0_8_top__GC0                |           1|       273|
|5     |sc_mmu_v1_0_7_top__GC0                 |           1|       364|
|6     |s00_entry_pipeline_imp_USCCV8__GC0     |           1|       227|
|7     |sc_mmu_v1_0_7_top__parameterized0__GC0 |           1|       254|
|8     |s01_entry_pipeline_imp_1W4H5O0__GC0    |           1|        27|
|9     |sc_mmu_v1_0_7_top__parameterized1__GC0 |           1|       291|
|10    |s02_entry_pipeline_imp_10GEI8D__GC0    |           1|       200|
|11    |bd_afc3__GC0                           |           1|     12860|
|12    |sfp_0_1_imp_VZXG38__GCB0               |           1|     23726|
|13    |sfp_0_1_imp_VZXG38__GCB1               |           1|      7304|
|14    |gigabit_block_imp_1LEZ6YO__GC0         |           1|      2266|
|15    |design_1__GC0                          |           1|      7679|
|16    |sc_util_v1_0_4_axi_reg_stall__1        |           1|       382|
|17    |sc_util_v1_0_4_axi_reg_stall__2        |           2|       297|
|18    |sc_util_v1_0_4_axi_reg_stall__3        |           3|       232|
|19    |sc_util_v1_0_4_axi_reg_stall__4        |           2|       222|
|20    |sc_util_v1_0_4_axi_reg_stall__5        |           1|        57|
|21    |sc_util_v1_0_4_axi_reg_stall__6        |           4|       334|
|22    |sc_util_v1_0_4_axi_reg_stall__7        |           4|       332|
|23    |sc_util_v1_0_4_axi_reg_stall__8        |           1|       222|
|24    |sc_util_v1_0_4_axi_reg_stall__9        |           2|        57|
|25    |sc_util_v1_0_4_axi_reg_stall__10       |           1|        40|
|26    |sc_util_v1_0_4_axi_reg_stall__11       |           1|        30|
|27    |sc_util_v1_0_4_axi_reg_stall__12       |           1|        30|
|28    |sc_util_v1_0_4_axi_reg_stall__13       |           1|        28|
|29    |sc_util_v1_0_4_axi_reg_stall__14       |           1|        40|
|30    |sc_util_v1_0_4_axi_reg_stall__15       |           1|        30|
|31    |sc_util_v1_0_4_axi_reg_stall__16       |           1|        28|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:12 ; elapsed = 00:10:25 . Memory (MB): peak = 2147.789 ; gain = 1513.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:21 ; elapsed = 00:10:33 . Memory (MB): peak = 2147.789 ; gain = 1513.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall           |           1|       347|
|2     |sc_exit_v1_0_8_axi3_conv__GC0          |           1|      1021|
|3     |sc_exit_v1_0_8_splitter__GC0           |           1|        19|
|4     |sc_exit_v1_0_8_top__GC0                |           1|       273|
|5     |sc_mmu_v1_0_7_top__GC0                 |           1|       364|
|6     |s00_entry_pipeline_imp_USCCV8__GC0     |           1|       227|
|7     |sc_mmu_v1_0_7_top__parameterized0__GC0 |           1|       254|
|8     |s01_entry_pipeline_imp_1W4H5O0__GC0    |           1|        27|
|9     |sc_mmu_v1_0_7_top__parameterized1__GC0 |           1|       291|
|10    |s02_entry_pipeline_imp_10GEI8D__GC0    |           1|       200|
|11    |bd_afc3__GC0                           |           1|     12860|
|12    |sfp_0_1_imp_VZXG38__GCB0               |           1|     23726|
|13    |sfp_0_1_imp_VZXG38__GCB1               |           1|      7304|
|14    |gigabit_block_imp_1LEZ6YO__GC0         |           1|      2266|
|15    |design_1__GC0                          |           1|      7679|
|16    |sc_util_v1_0_4_axi_reg_stall__1        |           1|       382|
|17    |sc_util_v1_0_4_axi_reg_stall__2        |           2|       292|
|18    |sc_util_v1_0_4_axi_reg_stall__3        |           3|       232|
|19    |sc_util_v1_0_4_axi_reg_stall__4        |           2|       222|
|20    |sc_util_v1_0_4_axi_reg_stall__5        |           1|        57|
|21    |sc_util_v1_0_4_axi_reg_stall__6        |           4|       334|
|22    |sc_util_v1_0_4_axi_reg_stall__7        |           4|       332|
|23    |sc_util_v1_0_4_axi_reg_stall__8        |           1|       222|
|24    |sc_util_v1_0_4_axi_reg_stall__9        |           2|        57|
|25    |sc_util_v1_0_4_axi_reg_stall__10       |           1|        40|
|26    |sc_util_v1_0_4_axi_reg_stall__11       |           1|        30|
|27    |sc_util_v1_0_4_axi_reg_stall__12       |           1|        30|
|28    |sc_util_v1_0_4_axi_reg_stall__13       |           1|        28|
|29    |sc_util_v1_0_4_axi_reg_stall__14       |           1|        40|
|30    |sc_util_v1_0_4_axi_reg_stall__15       |           1|        30|
|31    |sc_util_v1_0_4_axi_reg_stall__16       |           1|        28|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\inst/S_AXI_arready_reg ) from module (design_1_drp_bridge_0_0) as it is equivalent to (\inst/S_AXI_arready_reg__0 ) and driving same net [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.srcs/sources_1/bd/design_1/ipshared/47a6/rtl/drp_bridge.v:684]
INFO: [Synth 8-139] cannot merge instances design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and design_1_i/\gigabit_block/sfp_0_1/axi_smc /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-6837] The timing for the instance design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from1_to2/transfer_fifo_element_array_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from1_to2/transfer_fifo_element_array_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from1_to2/transfer_fifo_element_array_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from1_to2/node_fifo_element_array_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from1_to2/node_fifo_element_array_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from1_to2/node_fifo_element_array_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from2_to1/transfer_fifo_element_array_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from2_to1/transfer_fifo_element_array_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from2_to1/transfer_fifo_element_array_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from2_to1/node_fifo_element_array_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from2_to1/node_fifo_element_array_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_switch_0/U0/axi_s_frame_simplex_switch_from2_to1/node_fifo_element_array_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:44 ; elapsed = 00:10:58 . Memory (MB): peak = 2147.789 ; gain = 1513.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:48 ; elapsed = 00:11:02 . Memory (MB): peak = 2147.789 ; gain = 1513.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:48 ; elapsed = 00:11:02 . Memory (MB): peak = 2147.789 ; gain = 1513.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:53 ; elapsed = 00:11:08 . Memory (MB): peak = 2147.789 ; gain = 1513.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:54 ; elapsed = 00:11:08 . Memory (MB): peak = 2147.789 ; gain = 1513.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:55 ; elapsed = 00:11:09 . Memory (MB): peak = 2147.789 ; gain = 1513.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:55 ; elapsed = 00:11:09 . Memory (MB): peak = 2147.789 ; gain = 1513.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BIBUF         |   130|
|2     |BUFG          |     3|
|3     |CARRY4        |   384|
|4     |GTXE2_CHANNEL |     2|
|5     |GTXE2_COMMON  |     1|
|6     |IBUFDS_GTE2   |     1|
|7     |LUT1          |   678|
|8     |LUT2          |  1536|
|9     |LUT3          |  3067|
|10    |LUT4          |  2220|
|11    |LUT5          |  2094|
|12    |LUT6          |  3450|
|13    |MUXCY         |   103|
|14    |MUXF7         |    32|
|15    |PS7           |     1|
|16    |RAM16X1D      |     3|
|17    |RAM32M        |   254|
|18    |RAM32X1D      |     5|
|19    |RAMB18E1_3    |     4|
|20    |RAMB18E1_4    |     1|
|21    |RAMB18E1_5    |     2|
|22    |RAMB18E1_6    |     1|
|23    |RAMB36E1_2    |     8|
|24    |RAMB36E1_3    |     2|
|25    |RAMB36E1_4    |     4|
|26    |SRL16         |     6|
|27    |SRL16E        |   431|
|28    |SRLC32E       |    61|
|29    |XORCY         |    32|
|30    |FD            |    52|
|31    |FDCE          |    96|
|32    |FDPE          |     8|
|33    |FDR           |   391|
|34    |FDRE          | 14545|
|35    |FDSE          |   650|
|36    |IBUF          |     2|
|37    |OBUF          |     6|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:55 ; elapsed = 00:11:09 . Memory (MB): peak = 2147.789 ; gain = 1513.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7236 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:38 ; elapsed = 00:09:55 . Memory (MB): peak = 2147.789 ; gain = 826.660
Synthesis Optimization Complete : Time (s): cpu = 00:10:55 ; elapsed = 00:11:10 . Memory (MB): peak = 2147.789 ; gain = 1513.102
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1284 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2147.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 755 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 44 instances
  FD => FDRE: 52 instances
  FDR => FDRE: 391 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 254 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances
  SRL16 => SRL16E: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
1925 Infos, 266 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:14 ; elapsed = 00:11:31 . Memory (MB): peak = 2147.789 ; gain = 1826.191
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2147.789 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_SM/L2_Ph3_L2_Ph3_SM.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2147.789 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 11 23:22:21 2021...
