// Seed: 2419009531
`timescale 1 ps / 1ps `resetall `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  inout id_2;
  output id_1;
  assign id_3 = id_2;
  assign id_2 = 1;
  always @((1) or 1) begin
    SystemTFIdentifier(id_2, 1);
    id_2 = 1;
    id_1 = 1;
    for (id_1 = id_2; {1'b0, 1}; id_3 = 1) @(id_4);
  end
endmodule
