<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>STM32 Peripheral Driver: src/stm32f10x_rcc.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<h1>src/stm32f10x_rcc.c File Reference</h1>  </div>
</div>
<div class="contents">

<p>This file provides all the RCC firmware functions.  
<a href="#_details">More...</a></p>
<code>#include &quot;<a class="el" href="stm32f10x__rcc_8h_source.html">stm32f10x_rcc.h</a>&quot;</code><br/>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga539e07c3b3c55f1f1d47231341fb11e1"></a><!-- doxytag: member="stm32f10x_rcc.c::RCC_OFFSET" ref="ga539e07c3b3c55f1f1d47231341fb11e1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RCC_OFFSET</b>&nbsp;&nbsp;&nbsp;(RCC_BASE - PERIPH_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa1d3d0ea72132df651c76fc1bdffffc"></a><!-- doxytag: member="stm32f10x_rcc.c::CR_OFFSET" ref="gafa1d3d0ea72132df651c76fc1bdffffc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR_OFFSET</b>&nbsp;&nbsp;&nbsp;(RCC_OFFSET + 0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d3085e491cbef815d223afbe5bf1930"></a><!-- doxytag: member="stm32f10x_rcc.c::HSION_BitNumber" ref="ga3d3085e491cbef815d223afbe5bf1930" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>HSION_BitNumber</b>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3290a833c0e35ec17d32c2d494e6133"></a><!-- doxytag: member="stm32f10x_rcc.c::CR_HSION_BB" ref="gac3290a833c0e35ec17d32c2d494e6133" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR_HSION_BB</b>&nbsp;&nbsp;&nbsp;(PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab24d7f5f8e4b3b717fd91b54f393f6a3"></a><!-- doxytag: member="stm32f10x_rcc.c::PLLON_BitNumber" ref="gab24d7f5f8e4b3b717fd91b54f393f6a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PLLON_BitNumber</b>&nbsp;&nbsp;&nbsp;0x18</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f1fb2589cb8b5ac2f7121aba1135a5f"></a><!-- doxytag: member="stm32f10x_rcc.c::CR_PLLON_BB" ref="ga3f1fb2589cb8b5ac2f7121aba1135a5f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR_PLLON_BB</b>&nbsp;&nbsp;&nbsp;(PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga253fa44d87aabc55f0cd6628e77a51fd"></a><!-- doxytag: member="stm32f10x_rcc.c::CSSON_BitNumber" ref="ga253fa44d87aabc55f0cd6628e77a51fd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CSSON_BitNumber</b>&nbsp;&nbsp;&nbsp;0x13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca914aed10477ae4090fea0a9639b1ea"></a><!-- doxytag: member="stm32f10x_rcc.c::CR_CSSON_BB" ref="gaca914aed10477ae4090fea0a9639b1ea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR_CSSON_BB</b>&nbsp;&nbsp;&nbsp;(PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8682298330c3b9bae1992e4f1a0af985"></a><!-- doxytag: member="stm32f10x_rcc.c::CFGR_OFFSET" ref="ga8682298330c3b9bae1992e4f1a0af985" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CFGR_OFFSET</b>&nbsp;&nbsp;&nbsp;(RCC_OFFSET + 0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad758d602b6d2b93a04cb8ada87c20c82"></a><!-- doxytag: member="stm32f10x_rcc.c::USBPRE_BitNumber" ref="gad758d602b6d2b93a04cb8ada87c20c82" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>USBPRE_BitNumber</b>&nbsp;&nbsp;&nbsp;0x16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabde4e60349b8412a79611c0aeb27c3a2"></a><!-- doxytag: member="stm32f10x_rcc.c::CFGR_USBPRE_BB" ref="gabde4e60349b8412a79611c0aeb27c3a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CFGR_USBPRE_BB</b>&nbsp;&nbsp;&nbsp;(PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BitNumber * 4))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f8a0c3cb5f5c835bf7eef09515138ad"></a><!-- doxytag: member="stm32f10x_rcc.c::BDCR_OFFSET" ref="ga5f8a0c3cb5f5c835bf7eef09515138ad" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BDCR_OFFSET</b>&nbsp;&nbsp;&nbsp;(RCC_OFFSET + 0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9302c551752124766afc4cee65436405"></a><!-- doxytag: member="stm32f10x_rcc.c::RTCEN_BitNumber" ref="ga9302c551752124766afc4cee65436405" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTCEN_BitNumber</b>&nbsp;&nbsp;&nbsp;0x0F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf70aaf70b0752ccb3a60307b2fb46038"></a><!-- doxytag: member="stm32f10x_rcc.c::BDCR_RTCEN_BB" ref="gaf70aaf70b0752ccb3a60307b2fb46038" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BDCR_RTCEN_BB</b>&nbsp;&nbsp;&nbsp;(PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6718158034388d8fde8caaa28ffe8b9"></a><!-- doxytag: member="stm32f10x_rcc.c::BDRST_BitNumber" ref="gae6718158034388d8fde8caaa28ffe8b9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BDRST_BitNumber</b>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga892fdf297b85b85cbaf0723649b31818"></a><!-- doxytag: member="stm32f10x_rcc.c::BDCR_BDRST_BB" ref="ga892fdf297b85b85cbaf0723649b31818" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BDCR_BDRST_BB</b>&nbsp;&nbsp;&nbsp;(PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga984cbe73312b6d3d355c5053763d499a"></a><!-- doxytag: member="stm32f10x_rcc.c::CSR_OFFSET" ref="ga984cbe73312b6d3d355c5053763d499a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CSR_OFFSET</b>&nbsp;&nbsp;&nbsp;(RCC_OFFSET + 0x24)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f9dbe50769ce2a63ae12520433b9b40"></a><!-- doxytag: member="stm32f10x_rcc.c::LSION_BitNumber" ref="ga3f9dbe50769ce2a63ae12520433b9b40" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>LSION_BitNumber</b>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa253e36e7e5fb02998c0e4d0388abc52"></a><!-- doxytag: member="stm32f10x_rcc.c::CSR_LSION_BB" ref="gaa253e36e7e5fb02998c0e4d0388abc52" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CSR_LSION_BB</b>&nbsp;&nbsp;&nbsp;(PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98f5ef520febdb0a1cd8f407f8e5e62f"></a><!-- doxytag: member="stm32f10x_rcc.c::CR_HSEBYP_Reset" ref="ga98f5ef520febdb0a1cd8f407f8e5e62f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR_HSEBYP_Reset</b>&nbsp;&nbsp;&nbsp;((uint32_t)0xFFFBFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84972845ff646ce1d3902d54dd7b9bc6"></a><!-- doxytag: member="stm32f10x_rcc.c::CR_HSEBYP_Set" ref="ga84972845ff646ce1d3902d54dd7b9bc6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR_HSEBYP_Set</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8185e6ea6e9abafcdee0e5f58e62805e"></a><!-- doxytag: member="stm32f10x_rcc.c::CR_HSEON_Reset" ref="ga8185e6ea6e9abafcdee0e5f58e62805e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR_HSEON_Reset</b>&nbsp;&nbsp;&nbsp;((uint32_t)0xFFFEFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca6ef9e2f11b921355809a5eccfec864"></a><!-- doxytag: member="stm32f10x_rcc.c::CR_HSEON_Set" ref="gaca6ef9e2f11b921355809a5eccfec864" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR_HSEON_Set</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6a6adccdfb5a34541e2cdf01daf98ce"></a><!-- doxytag: member="stm32f10x_rcc.c::CR_HSITRIM_Mask" ref="gac6a6adccdfb5a34541e2cdf01daf98ce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CR_HSITRIM_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0xFFFFFF07)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea605b2eaea5332218130fc2d20d917c"></a><!-- doxytag: member="stm32f10x_rcc.c::CFGR_PLL_Mask" ref="gaea605b2eaea5332218130fc2d20d917c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CFGR_PLL_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0xFFC0FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26ac4de307d4c081867dc0344f54c17a"></a><!-- doxytag: member="stm32f10x_rcc.c::CFGR_PLLMull_Mask" ref="ga26ac4de307d4c081867dc0344f54c17a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CFGR_PLLMull_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x003C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8fd33db1092dfc565314b7bf395bba23"></a><!-- doxytag: member="stm32f10x_rcc.c::CFGR_PLLSRC_Mask" ref="ga8fd33db1092dfc565314b7bf395bba23" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CFGR_PLLSRC_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga025835ddeb698b8c119ddf355b2fbded"></a><!-- doxytag: member="stm32f10x_rcc.c::CFGR_PLLXTPRE_Mask" ref="ga025835ddeb698b8c119ddf355b2fbded" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CFGR_PLLXTPRE_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaefba904c88a72c7e2c12e8fcef38300a"></a><!-- doxytag: member="stm32f10x_rcc.c::CFGR_SWS_Mask" ref="gaefba904c88a72c7e2c12e8fcef38300a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CFGR_SWS_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41e0b286664f76c2057cffb134809c51"></a><!-- doxytag: member="stm32f10x_rcc.c::CFGR_SW_Mask" ref="ga41e0b286664f76c2057cffb134809c51" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CFGR_SW_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0xFFFFFFFC)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55937d93be56562243d92c507145112c"></a><!-- doxytag: member="stm32f10x_rcc.c::CFGR_HPRE_Reset_Mask" ref="ga55937d93be56562243d92c507145112c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CFGR_HPRE_Reset_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0xFFFFFF0F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca06c6cc484e08423a56cfca6928b9ae"></a><!-- doxytag: member="stm32f10x_rcc.c::CFGR_HPRE_Set_Mask" ref="gaca06c6cc484e08423a56cfca6928b9ae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CFGR_HPRE_Set_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab02d8032f451eb5a1d139007ff57f22e"></a><!-- doxytag: member="stm32f10x_rcc.c::CFGR_PPRE1_Reset_Mask" ref="gab02d8032f451eb5a1d139007ff57f22e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CFGR_PPRE1_Reset_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0xFFFFF8FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74838e1873c5e4c46eef61a81b1bd2c5"></a><!-- doxytag: member="stm32f10x_rcc.c::CFGR_PPRE1_Set_Mask" ref="ga74838e1873c5e4c46eef61a81b1bd2c5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CFGR_PPRE1_Set_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2ee73d52f48cb201e493e381928d1ae"></a><!-- doxytag: member="stm32f10x_rcc.c::CFGR_PPRE2_Reset_Mask" ref="gab2ee73d52f48cb201e493e381928d1ae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CFGR_PPRE2_Reset_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0xFFFFC7FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga63883951c986cf6dc1d6a8775f821af7"></a><!-- doxytag: member="stm32f10x_rcc.c::CFGR_PPRE2_Set_Mask" ref="ga63883951c986cf6dc1d6a8775f821af7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CFGR_PPRE2_Set_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00003800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga12eb3f1b37b9101bf3810374bad68703"></a><!-- doxytag: member="stm32f10x_rcc.c::CFGR_ADCPRE_Reset_Mask" ref="ga12eb3f1b37b9101bf3810374bad68703" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CFGR_ADCPRE_Reset_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0xFFFF3FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaead9b35ba6e98274613c28d24bd228cc"></a><!-- doxytag: member="stm32f10x_rcc.c::CFGR_ADCPRE_Set_Mask" ref="gaead9b35ba6e98274613c28d24bd228cc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CFGR_ADCPRE_Set_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x0000C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga415e9d29487f0ef4101a9c6e4f20151f"></a><!-- doxytag: member="stm32f10x_rcc.c::CSR_RMVF_Set" ref="ga415e9d29487f0ef4101a9c6e4f20151f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CSR_RMVF_Set</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2be62bf481cd44de9ab604efe5595ff6"></a><!-- doxytag: member="stm32f10x_rcc.c::FLAG_Mask" ref="ga2be62bf481cd44de9ab604efe5595ff6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FLAG_Mask</b>&nbsp;&nbsp;&nbsp;((uint8_t)0x1F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5718ca1fe0825cdbebb466886cfb5016"></a><!-- doxytag: member="stm32f10x_rcc.c::HSI_Value" ref="ga5718ca1fe0825cdbebb466886cfb5016" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>HSI_Value</b>&nbsp;&nbsp;&nbsp;((uint32_t)8000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab58c3f3f81bf1ab9a14cf3fececd8c4"></a><!-- doxytag: member="stm32f10x_rcc.c::CIR_BYTE2_ADDRESS" ref="gaab58c3f3f81bf1ab9a14cf3fececd8c4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CIR_BYTE2_ADDRESS</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x40021009)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga43f47430582c9575970901533e525bb5"></a><!-- doxytag: member="stm32f10x_rcc.c::CIR_BYTE3_ADDRESS" ref="ga43f47430582c9575970901533e525bb5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CIR_BYTE3_ADDRESS</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x4002100A)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5fea86b59ec4be059d922db57cca3b3f"></a><!-- doxytag: member="stm32f10x_rcc.c::CFGR_BYTE4_ADDRESS" ref="ga5fea86b59ec4be059d922db57cca3b3f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CFGR_BYTE4_ADDRESS</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x40021007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40b5a415d697b6af7babd8a208c92435"></a><!-- doxytag: member="stm32f10x_rcc.c::BDCR_ADDRESS" ref="ga40b5a415d697b6af7babd8a208c92435" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BDCR_ADDRESS</b>&nbsp;&nbsp;&nbsp;(PERIPH_BASE + BDCR_OFFSET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e69dacd5c3b950b5b1786d7336b30d3"></a><!-- doxytag: member="stm32f10x_rcc.c::HSEStartUp_TimeOut" ref="ga7e69dacd5c3b950b5b1786d7336b30d3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>HSEStartUp_TimeOut</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0500)</td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga413f6422be11b1334abe60b3bff2e062">RCC_DeInit</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Resets the RCC clock configuration to the default reset state.  <a href="group___r_c_c___private___functions.html#ga413f6422be11b1334abe60b3bff2e062"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga432b3281546d23345642d55f8670a93d">RCC_HSEConfig</a> (uint32_t RCC_HSE)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the External High Speed oscillator (HSE).  <a href="group___r_c_c___private___functions.html#ga432b3281546d23345642d55f8670a93d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ErrorStatus&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#gae0f15692614dd048ee4110a056f001dc">RCC_WaitForHSEStartUp</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Waits for HSE start-up.  <a href="group___r_c_c___private___functions.html#gae0f15692614dd048ee4110a056f001dc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#gaa2d6a35f5c2e0f86317c3beb222677fc">RCC_AdjustHSICalibrationValue</a> (uint8_t HSICalibrationValue)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Adjusts the Internal High Speed oscillator (HSI) calibration value.  <a href="group___r_c_c___private___functions.html#gaa2d6a35f5c2e0f86317c3beb222677fc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga0c6772a1e43765909495f57815ef69e2">RCC_HSICmd</a> (FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the Internal High Speed oscillator (HSI).  <a href="group___r_c_c___private___functions.html#ga0c6772a1e43765909495f57815ef69e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga0f67634cbe721f2c42f022d2a93229c8">RCC_PLLConfig</a> (uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the PLL clock source and multiplication factor.  <a href="group___r_c_c___private___functions.html#ga0f67634cbe721f2c42f022d2a93229c8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga84dee53c75e58fdb53571716593c2272">RCC_PLLCmd</a> (FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the PLL.  <a href="group___r_c_c___private___functions.html#ga84dee53c75e58fdb53571716593c2272"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga3551a36a8f0a3dc96a74d6b939048337">RCC_SYSCLKConfig</a> (uint32_t RCC_SYSCLKSource)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the system clock (SYSCLK).  <a href="group___r_c_c___private___functions.html#ga3551a36a8f0a3dc96a74d6b939048337"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#gaaeb32311c208b2a980841c9c884a41ea">RCC_GetSYSCLKSource</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the clock source used as system clock.  <a href="group___r_c_c___private___functions.html#gaaeb32311c208b2a980841c9c884a41ea"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga9d0aec72e236c6cdf3a3a82dfb525491">RCC_HCLKConfig</a> (uint32_t RCC_SYSCLK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the AHB clock (HCLK).  <a href="group___r_c_c___private___functions.html#ga9d0aec72e236c6cdf3a3a82dfb525491"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga448137346d4292985d4e7a61dd1a824f">RCC_PCLK1Config</a> (uint32_t RCC_HCLK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the Low Speed APB clock (PCLK1).  <a href="group___r_c_c___private___functions.html#ga448137346d4292985d4e7a61dd1a824f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga09f9c010a4adca9e036da42c2ca6126a">RCC_PCLK2Config</a> (uint32_t RCC_HCLK)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the High Speed APB clock (PCLK2).  <a href="group___r_c_c___private___functions.html#ga09f9c010a4adca9e036da42c2ca6126a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#gaa953aa226e9ce45300d535941e4dfe2f">RCC_ITConfig</a> (uint8_t RCC_IT, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the specified RCC interrupts.  <a href="group___r_c_c___private___functions.html#gaa953aa226e9ce45300d535941e4dfe2f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga895b3ff3d143c990f1cd0146aa260081">RCC_USBCLKConfig</a> (uint32_t RCC_USBCLKSource)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the USB clock (USBCLK).  <a href="group___r_c_c___private___functions.html#ga895b3ff3d143c990f1cd0146aa260081"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#gadda89cdb838bf49e5fa10f3f774530a4">RCC_ADCCLKConfig</a> (uint32_t RCC_PCLK2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the ADC clock (ADCCLK).  <a href="group___r_c_c___private___functions.html#gadda89cdb838bf49e5fa10f3f774530a4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga65209ab5c3589b249c7d70f978735ca6">RCC_LSEConfig</a> (uint8_t RCC_LSE)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the External Low Speed oscillator (LSE).  <a href="group___r_c_c___private___functions.html#ga65209ab5c3589b249c7d70f978735ca6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga81e3ca29fd154ac2019bba6936d6d5ed">RCC_LSICmd</a> (FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the Internal Low Speed oscillator (LSI).  <a href="group___r_c_c___private___functions.html#ga81e3ca29fd154ac2019bba6936d6d5ed"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga1473d8a5a020642966359611c44181b0">RCC_RTCCLKConfig</a> (uint32_t RCC_RTCCLKSource)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the RTC clock (RTCCLK).  <a href="group___r_c_c___private___functions.html#ga1473d8a5a020642966359611c44181b0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga9802f84846df2cea8e369234ed13b159">RCC_RTCCLKCmd</a> (FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the RTC clock.  <a href="group___r_c_c___private___functions.html#ga9802f84846df2cea8e369234ed13b159"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga3e9944fd1ed734275222bbb3e3f29993">RCC_GetClocksFreq</a> (<a class="el" href="struct_r_c_c___clocks_type_def.html">RCC_ClocksTypeDef</a> *RCC_Clocks)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the frequencies of different on chip clocks.  <a href="group___r_c_c___private___functions.html#ga3e9944fd1ed734275222bbb3e3f29993"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#gae0b30d8598b8393bdba9c3fefba3a968">RCC_AHBPeriphClockCmd</a> (uint32_t RCC_AHBPeriph, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the AHB peripheral clock.  <a href="group___r_c_c___private___functions.html#gae0b30d8598b8393bdba9c3fefba3a968"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga56ff55caf8d835351916b40dd030bc87">RCC_APB2PeriphClockCmd</a> (uint32_t RCC_APB2Periph, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the High Speed APB (APB2) peripheral clock.  <a href="group___r_c_c___private___functions.html#ga56ff55caf8d835351916b40dd030bc87"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#gaee7cc5d73af7fe1986fceff8afd3973e">RCC_APB1PeriphClockCmd</a> (uint32_t RCC_APB1Periph, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the Low Speed APB (APB1) peripheral clock.  <a href="group___r_c_c___private___functions.html#gaee7cc5d73af7fe1986fceff8afd3973e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a> (uint32_t RCC_APB2Periph, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Forces or releases High Speed APB (APB2) peripheral reset.  <a href="group___r_c_c___private___functions.html#gad94553850ac07106a27ee85fec37efdf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a> (uint32_t RCC_APB1Periph, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Forces or releases Low Speed APB (APB1) peripheral reset.  <a href="group___r_c_c___private___functions.html#gab197ae4369c10b92640a733b40ed2801"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga636c3b72f35391e67f12a551b15fa54a">RCC_BackupResetCmd</a> (FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Forces or releases the Backup domain reset.  <a href="group___r_c_c___private___functions.html#ga636c3b72f35391e67f12a551b15fa54a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga0ff1fd7b9a8a49cdda11b7d7261c3494">RCC_ClockSecuritySystemCmd</a> (FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the Clock Security System.  <a href="group___r_c_c___private___functions.html#ga0ff1fd7b9a8a49cdda11b7d7261c3494"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga8f62b86c6ca8ae6585ba1cec79431fe5">RCC_MCOConfig</a> (uint8_t RCC_MCO)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects the clock source to output on MCO pin.  <a href="group___r_c_c___private___functions.html#ga8f62b86c6ca8ae6585ba1cec79431fe5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">FlagStatus&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a> (uint8_t RCC_FLAG)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Checks whether the specified RCC flag is set or not.  <a href="group___r_c_c___private___functions.html#ga2897bdc52f272031c44fb1f72205d295"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga53f909dbb15a54124419084ebda97d72">RCC_ClearFlag</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears the RCC reset flags.  <a href="group___r_c_c___private___functions.html#ga53f909dbb15a54124419084ebda97d72"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ITStatus&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga6126c99f398ee4be410ad76ae3aee18f">RCC_GetITStatus</a> (uint8_t RCC_IT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Checks whether the specified RCC interrupt has occurred or not.  <a href="group___r_c_c___private___functions.html#ga6126c99f398ee4be410ad76ae3aee18f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___functions.html#ga529842d165910f8f87e26115da36089b">RCC_ClearITPendingBit</a> (uint8_t RCC_IT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears the RCC’s interrupt pending bits.  <a href="group___r_c_c___private___functions.html#ga529842d165910f8f87e26115da36089b"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This file provides all the RCC firmware functions. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>MCD Application Team </dd></dl>
<dl class="version"><dt><b>Version:</b></dt><dd>V3.3.0 </dd></dl>
<dl class="date"><dt><b>Date:</b></dt><dd>04/16/2010 </dd></dl>
<p>THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</p>
<h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Wed Aug 4 2010 16:45:57 for STM32 Peripheral Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
