INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/lab_3/lab_3.sim/sim_1/synth/func/xsim/tb_lab3_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_0
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module regfiles
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_3_synth
INFO: [VRFC 10-311] analyzing module inst_ram__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module inst_ram__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module inst_ram__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module inst_ram__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module inst_ram__blk_mem_gen_v8_4_3
INFO: [VRFC 10-311] analyzing module inst_ram__blk_mem_gen_v8_4_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/lab_3/lab_3.srcs/sim_1/new/tb_lab3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab3
