
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122625                       # Number of seconds simulated
sim_ticks                                122624603864                       # Number of ticks simulated
final_tick                               1177191130955                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  94490                       # Simulator instruction rate (inst/s)
host_op_rate                                   122348                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3606248                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912888                       # Number of bytes of host memory used
host_seconds                                 34003.37                       # Real time elapsed on the host
sim_insts                                  3212965541                       # Number of instructions simulated
sim_ops                                    4160239412                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1133440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1723392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       475520                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3337984                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1346432                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1346432                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8855                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13464                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3715                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 26078                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10519                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10519                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9243170                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14054211                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      3877851                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                27221160                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13570                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14614                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17745                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              45929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10980113                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10980113                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10980113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13570                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9243170                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14054211                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      3877851                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               38201273                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               147208409                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22768586                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18770514                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2026033                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9174487                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8718710                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2385195                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89168                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    110802972                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             125099294                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22768586                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11103905                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26129908                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6016613                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3476359                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12852875                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1676810                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    144366001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.063851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.484354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       118236093     81.90%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1353000      0.94%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1922654      1.33%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2521590      1.75%     85.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2826919      1.96%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2108461      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1212553      0.84%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1782377      1.23%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12402354      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    144366001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.154669                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.849811                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       109577222                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5110342                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25661880                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        60044                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3956507                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3635887                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     150929232                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1336                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3956507                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       110334032                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1090581                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2654855                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24967995                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1362026                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149937873                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          854                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        273804                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       563853                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          661                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    209093309                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    700460647                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    700460647                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        38344272                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39546                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22876                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4117879                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14240080                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7402968                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122998                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1617237                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         145772814                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39504                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136347181                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26623                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21090191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49845916                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6168                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    144366001                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.944455                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.505216                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     86687643     60.05%     60.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23219039     16.08%     76.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12859743      8.91%     85.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8310716      5.76%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7626238      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3038861      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1843084      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       526669      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       254008      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    144366001                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          65441     22.70%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         96401     33.44%     56.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126409     43.85%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114471696     83.96%     83.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2083953      1.53%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12428889      9.12%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7345974      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136347181                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.926219                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             288251                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417375234                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    166902852                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133756908                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136635432                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       333577                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2972152                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          343                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       180524                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          123                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3956507                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         826968                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       111743                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    145812319                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1343404                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14240080                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7402968                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22836                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         85270                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          343                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1188062                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1149024                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2337086                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134515832                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12260009                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1831346                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19604632                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18845263                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7344623                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.913778                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133757158                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133756908                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78354822                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        212867442                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.908623                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368092                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22916672                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2059243                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    140409494                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.875328                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.682790                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     90593253     64.52%     64.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23951565     17.06%     81.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9405058      6.70%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4842407      3.45%     91.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4223738      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2028261      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1757071      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       828290      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2779851      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    140409494                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2779851                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283450738                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          295598769                       # The number of ROB writes
system.switch_cpus0.timesIdled                  46937                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2842408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.472084                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.472084                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.679309                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.679309                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       606118804                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185580158                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      141399258                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               147208409                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21640525                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18969495                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1684815                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10742919                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10453918                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1504747                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        52907                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    114179668                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120313816                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21640525                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11958665                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24470113                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5509194                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2007848                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13013533                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1062530                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    144472157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.946856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.315774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       120002044     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1228739      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2252231      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1887175      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3469710      2.40%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3754039      2.60%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          817165      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          640879      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10420175      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    144472157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.147006                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.817303                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       113281338                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3091056                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24266050                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24201                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3809508                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2318879                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5022                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     135741630                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1290                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3809508                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       113735197                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1513314                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       763505                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23824779                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       825844                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     134788127                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         85536                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       502115                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    178969607                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    611536455                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    611536455                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    144437421                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34532176                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        19216                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9616                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2603278                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22472554                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4351303                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        80030                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       969131                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         133225478                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        19216                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        125184406                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       100426                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22052912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47316114                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    144472157                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.866495                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477643                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     92363939     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21221443     14.69%     78.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10655350      7.38%     86.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6992991      4.84%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7283212      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3769519      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1686831      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       419115      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79757      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    144472157                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         313071     59.93%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        131252     25.12%     85.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        78105     14.95%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     98790961     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1046942      0.84%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9600      0.01%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     21016493     16.79%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4320410      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     125184406                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.850389                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             522428                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004173                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    395463818                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    155297911                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    122359446                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     125706834                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       234381                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4056687                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          305                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       134708                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3809508                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1027192                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50221                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    133244694                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        47842                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22472554                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4351303                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9616                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32899                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          183                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          305                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       815291                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1001158                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1816449                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    123843499                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20693490                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1340902                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            25013736                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19080279                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4320246                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.841280                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             122469497                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            122359446                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         70674730                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        167677748                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.831199                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421491                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97080128                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110250381                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22995236                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        19200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1689418                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    140662649                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.783793                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660129                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     99726728     70.90%     70.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15876655     11.29%     82.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11488724      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2567036      1.82%     92.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2918907      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1035502      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4338809      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       873126      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1837162      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    140662649                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97080128                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110250381                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22632459                       # Number of memory references committed
system.switch_cpus1.commit.loads             18415864                       # Number of loads committed
system.switch_cpus1.commit.membars               9600                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17268199                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         96233123                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1487749                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1837162                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           272071104                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          270300817                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39658                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2736252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97080128                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110250381                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97080128                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.516360                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.516360                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.659474                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.659474                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       573024822                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      160706256                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142459050                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         19200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               147208409                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24773354                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20293053                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2096869                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10216856                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9811330                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2537273                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97118                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109984631                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132974261                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24773354                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12348603                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28810881                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6261047                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3737712                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12864760                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1637776                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    146679288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.108992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.533204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       117868407     80.36%     80.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2311057      1.58%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3964872      2.70%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2296496      1.57%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1802776      1.23%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1592679      1.09%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          970313      0.66%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2441961      1.66%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13430727      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    146679288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168288                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.903306                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       109314610                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4940749                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28204097                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        74045                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4145785                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4063239                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     160245457                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1626                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4145785                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       109851383                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         626704                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3396869                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27723301                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       935242                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     159172656                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         97466                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       542217                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    224729033                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    740556453                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    740556453                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180236935                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44492064                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35858                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17954                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2738113                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14754658                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7568213                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        73501                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1725504                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153983201                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144667418                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        90683                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22733428                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     50275673                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    146679288                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.986284                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.546923                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     87635397     59.75%     59.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22668990     15.45%     75.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12201500      8.32%     83.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9065688      6.18%     89.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8838145      6.03%     95.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3279048      2.24%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2470277      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       333062      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       187181      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    146679288                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         128816     28.06%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        171437     37.34%     65.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       158885     34.61%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122098739     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1958726      1.35%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17904      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13050027      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7542022      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144667418                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.982739                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             459138                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003174                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    436563944                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    176752737                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141587003                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145126556                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       296006                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3042946                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       120651                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4145785                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         419282                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        56011                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    154019061                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       794002                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14754658                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7568213                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17954                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         45559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1208437                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1110592                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2319029                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142418573                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12724445                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2248844                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20266245                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20159771                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7541800                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.967462                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141587054                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141587003                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83713715                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231856898                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.961813                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361058                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104794990                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129174760                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24844589                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2114544                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    142533503                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.906276                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.714672                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     90298043     63.35%     63.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25165374     17.66%     81.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9845334      6.91%     87.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5185017      3.64%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4412661      3.10%     94.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2126479      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       989101      0.69%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1545930      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2965564      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    142533503                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104794990                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129174760                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19159274                       # Number of memory references committed
system.switch_cpus2.commit.loads             11711712                       # Number of loads committed
system.switch_cpus2.commit.membars              17906                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18741969                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116290473                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2671712                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2965564                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           293587288                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312186135                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24637                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 529121                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104794990                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129174760                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104794990                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.404728                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.404728                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.711882                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.711882                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       640494452                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197676416                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      149665248                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35812                       # number of misc regfile writes
system.l20.replacements                          8868                       # number of replacements
system.l20.tagsinuse                     10239.969939                       # Cycle average of tags in use
system.l20.total_refs                          554543                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19108                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.021509                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          565.166675                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.898058                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3791.892205                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5875.013001                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055192                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370302                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.573732                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43570                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43570                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25497                       # number of Writeback hits
system.l20.Writeback_hits::total                25497                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43570                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43570                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43570                       # number of overall hits
system.l20.overall_hits::total                  43570                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8849                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8862                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            6                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8855                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8868                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8855                       # number of overall misses
system.l20.overall_misses::total                 8868                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3167152                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2449103472                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2452270624                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1745125                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1745125                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3167152                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2450848597                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2454015749                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3167152                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2450848597                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2454015749                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52419                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52432                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25497                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25497                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52425                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52438                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52425                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52438                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.168813                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169019                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.168908                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169114                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.168908                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169114                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 243627.076923                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 276766.128602                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 276717.515685                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 290854.166667                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 290854.166667                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 243627.076923                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 276775.674421                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 276727.080401                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 243627.076923                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 276775.674421                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 276727.080401                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5936                       # number of writebacks
system.l20.writebacks::total                     5936                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8849                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8862                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            6                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8855                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8868                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8855                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8868                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2362310                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1901053036                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1903415346                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      1372813                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      1372813                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2362310                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1902425849                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1904788159                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2362310                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1902425849                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1904788159                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168813                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169019                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.168908                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169114                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.168908                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169114                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 181716.153846                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 214832.527517                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 214783.947867                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 228802.166667                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 228802.166667                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 181716.153846                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 214841.993111                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 214793.432454                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 181716.153846                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 214841.993111                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 214793.432454                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13478                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          186991                       # Total number of references to valid blocks.
system.l21.sampled_refs                         23718                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.883928                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          240.138585                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.669810                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5398.820969                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4594.370636                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023451                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000651                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.527229                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.448669                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34500                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34500                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9271                       # number of Writeback hits
system.l21.Writeback_hits::total                 9271                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34500                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34500                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34500                       # number of overall hits
system.l21.overall_hits::total                  34500                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13464                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13478                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13464                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13478                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13464                       # number of overall misses
system.l21.overall_misses::total                13478                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3728547                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3755871769                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3759600316                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3728547                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3755871769                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3759600316                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3728547                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3755871769                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3759600316                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47964                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47978                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9271                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9271                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47964                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47978                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47964                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47978                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.280711                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.280920                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.280711                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.280920                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.280711                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.280920                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 266324.785714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 278956.607917                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 278943.486867                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 266324.785714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 278956.607917                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 278943.486867                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 266324.785714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 278956.607917                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 278943.486867                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2125                       # number of writebacks
system.l21.writebacks::total                     2125                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13464                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13478                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13464                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13478                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13464                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13478                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2861404                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2921937891                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2924799295                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2861404                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2921937891                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2924799295                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2861404                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2921937891                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2924799295                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.280711                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.280920                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.280711                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.280920                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.280711                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.280920                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       204386                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 217018.559938                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 217005.438121                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       204386                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 217018.559938                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 217005.438121                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       204386                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 217018.559938                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 217005.438121                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3732                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          335837                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16020                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.963608                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          692.618122                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    16.009882                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1779.600383                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.521478                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9795.250135                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056365                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001303                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.144824                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000368                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.797139                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30780                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30780                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10111                       # number of Writeback hits
system.l22.Writeback_hits::total                10111                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        30780                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30780                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30780                       # number of overall hits
system.l22.overall_hits::total                  30780                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3715                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3732                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3715                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3732                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3715                       # number of overall misses
system.l22.overall_misses::total                 3732                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4484918                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1053510692                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1057995610                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4484918                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1053510692                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1057995610                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4484918                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1053510692                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1057995610                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34495                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34512                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10111                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10111                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34495                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34512                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34495                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34512                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.107697                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.108136                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.107697                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.108136                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.107697                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.108136                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 263818.705882                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 283582.958816                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 283492.928725                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 263818.705882                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 283582.958816                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 283492.928725                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 263818.705882                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 283582.958816                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 283492.928725                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2458                       # number of writebacks
system.l22.writebacks::total                     2458                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3715                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3732                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3715                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3732                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3715                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3732                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3432886                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    823459060                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    826891946                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3432886                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    823459060                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    826891946                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3432886                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    823459060                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    826891946                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.107697                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.108136                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.107697                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.108136                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.107697                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.108136                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 201934.470588                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 221657.889637                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 221568.045552                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 201934.470588                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 221657.889637                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 221568.045552                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 201934.470588                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 221657.889637                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 221568.045552                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.995320                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012860473                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042057.405242                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.995320                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020826                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794864                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12852856                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12852856                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12852856                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12852856                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12852856                       # number of overall hits
system.cpu0.icache.overall_hits::total       12852856                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4287213                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4287213                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4287213                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4287213                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4287213                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4287213                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12852875                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12852875                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12852875                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12852875                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12852875                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12852875                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 225642.789474                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 225642.789474                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 225642.789474                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 225642.789474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 225642.789474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 225642.789474                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3275052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3275052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3275052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3275052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3275052                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3275052                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 251927.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 251927.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 251927.076923                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 251927.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 251927.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 251927.076923                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52425                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172320931                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52681                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3271.026195                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.286791                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.713209                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911277                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088723                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9128580                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9128580                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7184922                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7184922                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17591                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17591                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16313502                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16313502                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16313502                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16313502                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151345                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151345                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3180                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3180                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154525                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154525                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154525                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154525                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18714563853                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18714563853                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    694531831                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    694531831                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19409095684                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19409095684                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19409095684                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19409095684                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9279925                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9279925                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16468027                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16468027                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16468027                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16468027                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016309                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016309                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000442                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000442                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009383                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009383                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009383                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009383                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 123654.985979                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 123654.985979                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 218406.236164                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 218406.236164                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 125604.890367                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 125604.890367                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 125604.890367                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 125604.890367                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1708389                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 131414.538462                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25497                       # number of writebacks
system.cpu0.dcache.writebacks::total            25497                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        98926                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        98926                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3174                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3174                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102100                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102100                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102100                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102100                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52419                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52419                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52425                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52425                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52425                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52425                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5374483666                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5374483666                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1794925                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1794925                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5376278591                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5376278591                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5376278591                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5376278591                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005649                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005649                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003183                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003183                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003183                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003183                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102529.305519                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102529.305519                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 299154.166667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 299154.166667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 102551.809080                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102551.809080                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 102551.809080                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102551.809080                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.992632                       # Cycle average of tags in use
system.cpu1.icache.total_refs               920999439                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1702401.920518                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.992632                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022424                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13013517                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13013517                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13013517                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13013517                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13013517                       # number of overall hits
system.cpu1.icache.overall_hits::total       13013517                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4364459                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4364459                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4364459                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4364459                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4364459                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4364459                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13013533                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13013533                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13013533                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13013533                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13013533                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13013533                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 272778.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 272778.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 272778.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 272778.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 272778.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 272778.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3844747                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3844747                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3844747                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3844747                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3844747                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3844747                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 274624.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 274624.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 274624.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 274624.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 274624.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 274624.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47964                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227246814                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 48220                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4712.708710                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   213.384159                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    42.615841                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.833532                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.166468                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18727766                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18727766                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4197379                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4197379                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9616                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9616                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9600                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9600                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22925145                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22925145                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22925145                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22925145                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       179256                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       179256                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       179256                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        179256                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       179256                       # number of overall misses
system.cpu1.dcache.overall_misses::total       179256                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  27705965100                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  27705965100                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  27705965100                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  27705965100                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  27705965100                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  27705965100                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18907022                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18907022                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4197379                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4197379                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9600                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9600                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     23104401                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23104401                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     23104401                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23104401                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009481                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009481                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007759                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007759                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007759                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007759                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 154560.879971                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 154560.879971                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 154560.879971                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 154560.879971                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 154560.879971                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 154560.879971                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9271                       # number of writebacks
system.cpu1.dcache.writebacks::total             9271                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       131292                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       131292                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       131292                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       131292                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       131292                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       131292                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47964                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47964                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47964                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47964                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47964                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47964                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6114707908                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6114707908                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6114707908                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6114707908                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6114707908                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6114707908                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002076                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002076                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002076                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002076                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 127485.362105                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 127485.362105                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 127485.362105                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 127485.362105                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 127485.362105                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 127485.362105                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.009873                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1016009006                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2194403.900648                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.009873                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025657                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740400                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12864740                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12864740                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12864740                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12864740                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12864740                       # number of overall hits
system.cpu2.icache.overall_hits::total       12864740                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5355977                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5355977                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5355977                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5355977                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5355977                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5355977                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12864760                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12864760                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12864760                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12864760                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12864760                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12864760                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 267798.850000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 267798.850000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 267798.850000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 267798.850000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 267798.850000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 267798.850000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4626018                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4626018                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4626018                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4626018                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4626018                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4626018                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 272118.705882                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 272118.705882                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 272118.705882                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 272118.705882                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 272118.705882                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 272118.705882                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34495                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163587782                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34751                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4707.426606                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.713603                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.286397                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901225                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098775                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9488947                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9488947                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7411752                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7411752                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17935                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17935                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17906                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17906                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16900699                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16900699                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16900699                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16900699                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        88282                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        88282                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        88282                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         88282                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        88282                       # number of overall misses
system.cpu2.dcache.overall_misses::total        88282                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8594988139                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8594988139                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8594988139                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8594988139                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8594988139                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8594988139                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9577229                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9577229                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7411752                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7411752                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17906                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17906                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16988981                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16988981                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16988981                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16988981                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009218                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009218                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005196                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005196                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005196                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005196                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 97358.330566                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97358.330566                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 97358.330566                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97358.330566                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 97358.330566                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97358.330566                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10111                       # number of writebacks
system.cpu2.dcache.writebacks::total            10111                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        53787                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        53787                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        53787                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        53787                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        53787                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        53787                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34495                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34495                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34495                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34495                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34495                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34495                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3092798471                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3092798471                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3092798471                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3092798471                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3092798471                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3092798471                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002030                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002030                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89659.326598                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89659.326598                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89659.326598                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89659.326598                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89659.326598                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89659.326598                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
