# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do XOR_Demo1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/xor_design/Gates.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:26 on Jun 09,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/xor_design/Gates.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Gates
# -- Compiling entity INVERTER
# -- Compiling architecture Equations of INVERTER
# -- Compiling entity AND_2
# -- Compiling architecture Equations of AND_2
# -- Compiling entity NAND_2
# -- Compiling architecture Equations of NAND_2
# -- Compiling entity OR_2
# -- Compiling architecture Equations of OR_2
# -- Compiling entity NOR_2
# -- Compiling architecture Equations of NOR_2
# -- Compiling entity XOR_2
# -- Compiling architecture Equations of XOR_2
# -- Compiling entity XNOR_2
# -- Compiling architecture Equations of XNOR_2
# -- Compiling entity HALF_ADDER
# -- Compiling architecture Equations of HALF_ADDER
# End time: 12:40:26 on Jun 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/xor_design/DUT.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:26 on Jun 09,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/xor_design/DUT.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# End time: 12:40:26 on Jun 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/xor_design/xor_demo1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:26 on Jun 09,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/xor_design/xor_demo1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity XOR_Demo1
# -- Compiling architecture struct of XOR_Demo1
# End time: 12:40:26 on Jun 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/xor_design/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:26 on Jun 09,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/xor_design/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 12:40:26 on Jun 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 12:40:26 on Jun 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading work.dut(dutwrap)
# Loading work.gates
# Loading work.xor_demo1(struct)
# Loading work.nand_2(equations)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
#    Time: 56 ns  Iteration: 0  Instance: /testbench
# End time: 12:40:33 on Jun 09,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
