`ifndef AXI_INTERFACE
`define AXI_INTERFACE

interface axi_interface(input clk);
    parameter DATA_WIDTH = 32;
    parameter ADDR_WIDTH = 16;
    parameter STRB_WIDTH = (DATA_WIDTH)/8;
    parameter ID_WIDTH = 8;
    parameter PIPELINE_OUTPUT = 0;

    logic reset;


    //WRITE ADDRESS CHANNEL
    logic [ID_WIDTH-1:0]    awid;
    logic [ADDR_WIDTH-1:0]  awaddr;
    logic [7:0]             awlen;
    logic [2:0]             awsize;
    logic [1:0]             awburst;
    logic                   awlock;
    logic [3:0]             awcache;
    logic [2:0]             awprot;
    logic                   awvalid;
    logic                   awready;

    //WRITE DATA CHANNEL
    logic [DATA_WIDTH-1:0]  wdata;
    logic [STRB_WIDTH-1:0]  wstrb;
    logic                   wlast;
    logic                   wvalid;
    logic                   wready;

    //WRITE RESPONSE CHANNEL
    logic [ID_WIDTH-1:0]    bid;
    logic [1:0]             bresp;
    logic                   bvalid;
    logic                   bready;

    //READ ADDRESS CHANNEL
    logic [ID_WIDTH-1:0]    arid;
    logic [ADDR_WIDTH-1:0]  araddr;
    logic [7:0]             arlen;
    logic [2:0]             awsize;
    logic [1:0]             arburst;
    logic                   arlock;
    logic [3:0]             arcache;
    logic [2:0]             arprot;
    logic                   arvalid;
    logic                   arready;

    //READ DATA CHANNEL
    logic [ID_WIDTH-1:0]    rid;
    logic [DATA_WIDTH-1:0]  rdata;
    logic [1:0]             rresp;
    logic                   rlast;
    logic                   rvalid;
    logic                   rready;


    clocking driver_sb @(posedge clk)

    //WRITE ADDRESS CHANNEL
    input awready;
    output awid, awaddr, awlen, awsize, awburst, awvalid, awcache, awprot, awlock;

    //WRITE DATA CHANNEL
    input wready;
    output wdata, wstrb, wlast, wvalid;

    //WRITE RESPONSE CHANNEL
    input bid, bresp, bvalid;
    output bready;

    //READ ADDRESS CHANNEL
    input arready;
    output arid, araddt, arlen, arsize, arburst, arvalid, arcache,arprot, arlock;

    //READ DATA CHANNEL
    input rid, rdata, rvalid, rresp, rlast;
    output rready;

    endclocking

    modport driver_mp(clocking driver_cb, input clk, reset);
