Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun May 30 20:30:56 2021
| Host         : LAPTOP-L3FDME1I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file hierarchy_mem_timing_summary_routed.rpt -rpx hierarchy_mem_timing_summary_routed.rpx
| Design       : hierarchy_mem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 512 register/latch pins with no clock driven by root clock pin: addr[2] (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: addr[3] (HIGH)

 There are 763 register/latch pins with no clock driven by root clock pin: addr[4] (HIGH)

 There are 763 register/latch pins with no clock driven by root clock pin: addr[5] (HIGH)

 There are 448 register/latch pins with no clock driven by root clock pin: addr[6] (HIGH)

 There are 448 register/latch pins with no clock driven by root clock pin: addr[7] (HIGH)

 There are 448 register/latch pins with no clock driven by root clock pin: addr[8] (HIGH)

 There are 763 register/latch pins with no clock driven by root clock pin: addr[9] (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: rw (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]/Q (HIGH)

 There are 1056 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]_rep/Q (HIGH)

 There are 1408 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]_rep__12/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]_rep__14/Q (HIGH)

 There are 832 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]_rep__15/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]_rep__16/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]_rep__17/Q (HIGH)

 There are 416 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]_rep__18/Q (HIGH)

 There are 1440 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]_rep__19/Q (HIGH)

 There are 832 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]_rep__2/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]_rep__22/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]_rep__24/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]_rep__25/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]_rep__26/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]_rep__28/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]_rep__3/Q (HIGH)

 There are 352 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]_rep__4/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]_rep__5/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]_rep__6/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]_rep__7/Q (HIGH)

 There are 480 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[4]_rep__8/Q (HIGH)

 There are 8160 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[5]_rep__0/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[6]/Q (HIGH)

 There are 2176 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[6]_rep/Q (HIGH)

 There are 1344 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[6]_rep__0/Q (HIGH)

 There are 1408 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[6]_rep__1/Q (HIGH)

 There are 1216 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[6]_rep__2/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[7]/Q (HIGH)

 There are 2688 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[7]_rep__2/Q (HIGH)

 There are 2464 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[7]_rep__3/Q (HIGH)

 There are 2080 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[7]_rep__4/Q (HIGH)

 There are 896 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[7]_rep__5/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[8]/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[8]_rep/Q (HIGH)

 There are 1376 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[8]_rep__0/Q (HIGH)

 There are 1536 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[8]_rep__1/Q (HIGH)

 There are 1184 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[8]_rep__2/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[9]/Q (HIGH)

 There are 1376 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[9]_rep/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[9]_rep__0/Q (HIGH)

 There are 1536 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[9]_rep__1/Q (HIGH)

 There are 1184 register/latch pins with no clock driven by root clock pin: cache/addr_CM_reg[9]_rep__2/Q (HIGH)

 There are 672 register/latch pins with no clock driven by root clock pin: cache/dirty_reg[0]/Q (HIGH)

 There are 672 register/latch pins with no clock driven by root clock pin: cache/dirty_reg[1]/Q (HIGH)

 There are 672 register/latch pins with no clock driven by root clock pin: cache/dirty_reg[2]/Q (HIGH)

 There are 672 register/latch pins with no clock driven by root clock pin: cache/dirty_reg[3]/Q (HIGH)

 There are 8192 register/latch pins with no clock driven by root clock pin: cache/rw_CM_reg/Q (HIGH)

 There are 448 register/latch pins with no clock driven by root clock pin: cache/tag_reg[0][0]/Q (HIGH)

 There are 448 register/latch pins with no clock driven by root clock pin: cache/tag_reg[0][1]/Q (HIGH)

 There are 448 register/latch pins with no clock driven by root clock pin: cache/tag_reg[0][2]/Q (HIGH)

 There are 448 register/latch pins with no clock driven by root clock pin: cache/tag_reg[1][0]/Q (HIGH)

 There are 448 register/latch pins with no clock driven by root clock pin: cache/tag_reg[1][1]/Q (HIGH)

 There are 448 register/latch pins with no clock driven by root clock pin: cache/tag_reg[1][2]/Q (HIGH)

 There are 448 register/latch pins with no clock driven by root clock pin: cache/tag_reg[2][0]/Q (HIGH)

 There are 448 register/latch pins with no clock driven by root clock pin: cache/tag_reg[2][1]/Q (HIGH)

 There are 448 register/latch pins with no clock driven by root clock pin: cache/tag_reg[2][2]/Q (HIGH)

 There are 448 register/latch pins with no clock driven by root clock pin: cache/tag_reg[3][0]/Q (HIGH)

 There are 448 register/latch pins with no clock driven by root clock pin: cache/tag_reg[3][1]/Q (HIGH)

 There are 448 register/latch pins with no clock driven by root clock pin: cache/tag_reg[3][2]/Q (HIGH)

 There are 448 register/latch pins with no clock driven by root clock pin: cache/valid_reg[0]/Q (HIGH)

 There are 448 register/latch pins with no clock driven by root clock pin: cache/valid_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8953 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


