/***************************************
* Auto generated by BFGen, do not edit *
***************************************/

/*
   bfgen -I a9mpcore/a9mpcore.bitfield -o cdefs cdefs_sfx_shifted_field_mask= cdefs_sfx_field_shifted= -O a9mpcore/a9mpcore_scu_regs.h
*/

#ifndef _A9MPCORE_SCU_BFGEN_DEFS_
#define _A9MPCORE_SCU_BFGEN_DEFS_

#define A9MPCORE_SCU_CTRL_ADDR                   0x00000000
  #define A9MPCORE_SCU_CTRL_EN                   0x00000001
  #define A9MPCORE_SCU_CTRL_AF_EN                0x00000002
  #define A9MPCORE_SCU_CTRL_PAR_EN               0x00000004
  #define A9MPCORE_SCU_CTRL_SF_EN                0x00000008
  #define A9MPCORE_SCU_CTRL_F0_EN                0x00000010
  #define A9MPCORE_SCU_CTRL_SCU_SB               0x00000020
  #define A9MPCORE_SCU_CTRL_IC_SB                0x00000040

#define A9MPCORE_SCU_CFG_ADDR                    0x00000004
  #define A9MPCORE_SCU_CFG_CPU_NUM(x)            ((x) << 0)
  #define A9MPCORE_SCU_CFG_CPU_NUM_GET(x)        (((x) >> 0) & 0x3)
  #define A9MPCORE_SCU_CFG_SMP0                  0x00000010
    #define A9MPCORE_SCU_CFG_SMP0_SMP            0x1
    #define A9MPCORE_SCU_CFG_SMP0_AMP            0x0
  #define A9MPCORE_SCU_CFG_SMP1                  0x00000020
    #define A9MPCORE_SCU_CFG_SMP1_SMP            0x1
    #define A9MPCORE_SCU_CFG_SMP1_AMP            0x0
  #define A9MPCORE_SCU_CFG_SMP2                  0x00000040
    #define A9MPCORE_SCU_CFG_SMP2_SMP            0x1
    #define A9MPCORE_SCU_CFG_SMP2_AMP            0x0
  #define A9MPCORE_SCU_CFG_SMP3                  0x00000080
    #define A9MPCORE_SCU_CFG_SMP3_SMP            0x1
    #define A9MPCORE_SCU_CFG_SMP3_AMP            0x0
  #define A9MPCORE_SCU_CFG_TAGSIZE0(x)           ((x) << 8)
  #define A9MPCORE_SCU_CFG_TAGSIZE0_GET(x)       (((x) >> 8) & 0x3)
  #define A9MPCORE_SCU_CFG_TAGSIZE1(x)           ((x) << 10)
  #define A9MPCORE_SCU_CFG_TAGSIZE1_GET(x)       (((x) >> 10) & 0x3)
  #define A9MPCORE_SCU_CFG_TAGSIZE2(x)           ((x) << 12)
  #define A9MPCORE_SCU_CFG_TAGSIZE2_GET(x)       (((x) >> 12) & 0x3)
  #define A9MPCORE_SCU_CFG_TAGSIZE3(x)           ((x) << 14)
  #define A9MPCORE_SCU_CFG_TAGSIZE3_GET(x)       (((x) >> 14) & 0x3)

#define A9MPCORE_SCU_PWR_ADDR                    0x00000008
  #define A9MPCORE_SCU_PWR_ST0(x)                ((x) << 0)
  #define A9MPCORE_SCU_PWR_ST0_GET(x)            (((x) >> 0) & 0x3)
    #define A9MPCORE_SCU_PWR_ST0_POWER_OFF       0x3
    #define A9MPCORE_SCU_PWR_ST0_NORMAL          0x0
    #define A9MPCORE_SCU_PWR_ST0_DORMANT         0x2
  #define A9MPCORE_SCU_PWR_ST1(x)                ((x) << 8)
  #define A9MPCORE_SCU_PWR_ST1_GET(x)            (((x) >> 8) & 0x3)
    #define A9MPCORE_SCU_PWR_ST1_POWER_OFF       0x3
    #define A9MPCORE_SCU_PWR_ST1_NORMAL          0x0
    #define A9MPCORE_SCU_PWR_ST1_DORMANT         0x2
  #define A9MPCORE_SCU_PWR_ST2(x)                ((x) << 16)
  #define A9MPCORE_SCU_PWR_ST2_GET(x)            (((x) >> 16) & 0x3)
    #define A9MPCORE_SCU_PWR_ST2_POWER_OFF       0x3
    #define A9MPCORE_SCU_PWR_ST2_NORMAL          0x0
    #define A9MPCORE_SCU_PWR_ST2_DORMANT         0x2
  #define A9MPCORE_SCU_PWR_ST3(x)                ((x) << 24)
  #define A9MPCORE_SCU_PWR_ST3_GET(x)            (((x) >> 24) & 0x3)
    #define A9MPCORE_SCU_PWR_ST3_POWER_OFF       0x3
    #define A9MPCORE_SCU_PWR_ST3_NORMAL          0x0
    #define A9MPCORE_SCU_PWR_ST3_DORMANT         0x2

/** Invalidate all registers in secure state  @multiple */
#define A9MPCORE_SCU_SINVLD_ADDR                 0x0000000c

#define A9MPCORE_SCU_FSTART_ADDR                 0x00000040

#define A9MPCORE_SCU_FEND_ADDR                   0x00000044

#define A9MPCORE_SCU_SAC_ADDR                    0x00000050

#define A9MPCORE_SCU_SNSAC_ADDR                  0x00000054

#endif

