// Seed: 3175104916
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_13 = 0;
  assign module_1.id_1   = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  logic id_1,
    input  uwire id_2,
    input  logic id_3,
    input  wor   id_4,
    input  tri   id_5,
    output logic id_6,
    output tri   id_7
);
  wire id_9;
  initial id_6 <= id_3;
  id_10 :
  assert property (@(posedge 1) id_2) {(1)} <= id_1;
  wire id_11;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wor  id_12 = 1, id_13;
  wire id_14;
endmodule
