Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Dec  2 02:12:08 2021
| Host         : YNB running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file lab7_2_timing_summary_routed.rpt -pb lab7_2_timing_summary_routed.pb -rpx lab7_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab7_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (59)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (467)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (59)
-------------------------
 There are 59 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (467)
--------------------------------------------------
 There are 467 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.216        0.000                      0                  213        0.105        0.000                      0                  213        4.500        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.216        0.000                      0                  213        0.105        0.000                      0                  213        4.500        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 1.193ns (31.763%)  route 2.563ns (68.237%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.564     5.085    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y9          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDCE (Prop_fdce_C_Q)         0.419     5.504 r  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/Q
                         net (fo=6, routed)           0.994     6.498    key_de/inst/inst/Ps2Interface_i/counter[7]
    SLICE_X31Y9          LUT4 (Prop_lut4_I0_O)        0.324     6.822 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_5/O
                         net (fo=1, routed)           0.672     7.494    key_de/inst/inst/Ps2Interface_i/counter[13]_i_5_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I3_O)        0.326     7.820 f  key_de/inst/inst/Ps2Interface_i/counter[13]_i_3/O
                         net (fo=14, routed)          0.897     8.717    key_de/inst/inst/Ps2Interface_i/counter[13]_i_3_n_0
    SLICE_X28Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.841 r  key_de/inst/inst/Ps2Interface_i/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.841    key_de/inst/inst/Ps2Interface_i/counter[2]_i_1_n_0
    SLICE_X28Y8          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.446    14.787    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y8          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[2]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X28Y8          FDCE (Setup_fdce_C_D)        0.031    15.057    key_de/inst/inst/Ps2Interface_i/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.193ns (31.870%)  route 2.550ns (68.130%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.564     5.085    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y9          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDCE (Prop_fdce_C_Q)         0.419     5.504 r  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/Q
                         net (fo=6, routed)           0.994     6.498    key_de/inst/inst/Ps2Interface_i/counter[7]
    SLICE_X31Y9          LUT4 (Prop_lut4_I0_O)        0.324     6.822 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_5/O
                         net (fo=1, routed)           0.672     7.494    key_de/inst/inst/Ps2Interface_i/counter[13]_i_5_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I3_O)        0.326     7.820 f  key_de/inst/inst/Ps2Interface_i/counter[13]_i_3/O
                         net (fo=14, routed)          0.884     8.705    key_de/inst/inst/Ps2Interface_i/counter[13]_i_3_n_0
    SLICE_X28Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.829 r  key_de/inst/inst/Ps2Interface_i/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.829    key_de/inst/inst/Ps2Interface_i/counter[1]_i_1_n_0
    SLICE_X28Y8          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.446    14.787    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y8          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[1]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X28Y8          FDCE (Setup_fdce_C_D)        0.029    15.055    key_de/inst/inst/Ps2Interface_i/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.193ns (33.479%)  route 2.370ns (66.521%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.564     5.085    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y9          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDCE (Prop_fdce_C_Q)         0.419     5.504 r  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/Q
                         net (fo=6, routed)           0.994     6.498    key_de/inst/inst/Ps2Interface_i/counter[7]
    SLICE_X31Y9          LUT4 (Prop_lut4_I0_O)        0.324     6.822 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_5/O
                         net (fo=1, routed)           0.672     7.494    key_de/inst/inst/Ps2Interface_i/counter[13]_i_5_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I3_O)        0.326     7.820 f  key_de/inst/inst/Ps2Interface_i/counter[13]_i_3/O
                         net (fo=14, routed)          0.704     8.525    key_de/inst/inst/Ps2Interface_i/counter[13]_i_3_n_0
    SLICE_X28Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.649 r  key_de/inst/inst/Ps2Interface_i/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.649    key_de/inst/inst/Ps2Interface_i/counter[8]_i_1_n_0
    SLICE_X28Y10         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.445    14.786    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y10         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[8]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X28Y10         FDCE (Setup_fdce_C_D)        0.031    15.056    key_de/inst/inst/Ps2Interface_i/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.222ns (34.016%)  route 2.370ns (65.984%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.564     5.085    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y9          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDCE (Prop_fdce_C_Q)         0.419     5.504 r  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/Q
                         net (fo=6, routed)           0.994     6.498    key_de/inst/inst/Ps2Interface_i/counter[7]
    SLICE_X31Y9          LUT4 (Prop_lut4_I0_O)        0.324     6.822 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_5/O
                         net (fo=1, routed)           0.672     7.494    key_de/inst/inst/Ps2Interface_i/counter[13]_i_5_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I3_O)        0.326     7.820 f  key_de/inst/inst/Ps2Interface_i/counter[13]_i_3/O
                         net (fo=14, routed)          0.704     8.525    key_de/inst/inst/Ps2Interface_i/counter[13]_i_3_n_0
    SLICE_X28Y10         LUT4 (Prop_lut4_I3_O)        0.153     8.678 r  key_de/inst/inst/Ps2Interface_i/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.678    key_de/inst/inst/Ps2Interface_i/counter[9]_i_1_n_0
    SLICE_X28Y10         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.445    14.786    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y10         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X28Y10         FDCE (Setup_fdce_C_D)        0.075    15.100    key_de/inst/inst/Ps2Interface_i/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.871ns (28.031%)  route 2.236ns (71.969%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.562     5.083    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y11         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.419     5.502 r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/Q
                         net (fo=3, routed)           1.063     6.565    key_de/inst/inst/Ps2Interface_i/p_0_in[7]
    SLICE_X34Y12         LUT6 (Prop_lut6_I3_O)        0.299     6.864 r  key_de/inst/inst/Ps2Interface_i/parity_table_inferred__0/i_/i_/O
                         net (fo=2, routed)           0.664     7.528    key_de/inst/inst/Ps2Interface_i/parity_table_inferred__0/i_/i__n_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.153     7.681 r  key_de/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.510     8.191    key_de/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X32Y10         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.443    14.784    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y10         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X32Y10         FDCE (Setup_fdce_C_CE)      -0.408    14.616    key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.871ns (28.031%)  route 2.236ns (71.969%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.562     5.083    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y11         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.419     5.502 r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/Q
                         net (fo=3, routed)           1.063     6.565    key_de/inst/inst/Ps2Interface_i/p_0_in[7]
    SLICE_X34Y12         LUT6 (Prop_lut6_I3_O)        0.299     6.864 r  key_de/inst/inst/Ps2Interface_i/parity_table_inferred__0/i_/i_/O
                         net (fo=2, routed)           0.664     7.528    key_de/inst/inst/Ps2Interface_i/parity_table_inferred__0/i_/i__n_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.153     7.681 r  key_de/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.510     8.191    key_de/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X33Y10         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.443    14.784    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y10         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X33Y10         FDCE (Setup_fdce_C_CE)      -0.408    14.616    key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.871ns (28.031%)  route 2.236ns (71.969%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.562     5.083    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y11         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.419     5.502 r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/Q
                         net (fo=3, routed)           1.063     6.565    key_de/inst/inst/Ps2Interface_i/p_0_in[7]
    SLICE_X34Y12         LUT6 (Prop_lut6_I3_O)        0.299     6.864 r  key_de/inst/inst/Ps2Interface_i/parity_table_inferred__0/i_/i_/O
                         net (fo=2, routed)           0.664     7.528    key_de/inst/inst/Ps2Interface_i/parity_table_inferred__0/i_/i__n_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.153     7.681 r  key_de/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.510     8.191    key_de/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X33Y10         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.443    14.784    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y10         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X33Y10         FDCE (Setup_fdce_C_CE)      -0.408    14.616    key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.871ns (28.031%)  route 2.236ns (71.969%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.562     5.083    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y11         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.419     5.502 r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/Q
                         net (fo=3, routed)           1.063     6.565    key_de/inst/inst/Ps2Interface_i/p_0_in[7]
    SLICE_X34Y12         LUT6 (Prop_lut6_I3_O)        0.299     6.864 r  key_de/inst/inst/Ps2Interface_i/parity_table_inferred__0/i_/i_/O
                         net (fo=2, routed)           0.664     7.528    key_de/inst/inst/Ps2Interface_i/parity_table_inferred__0/i_/i__n_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.153     7.681 r  key_de/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.510     8.191    key_de/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X33Y10         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.443    14.784    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y10         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X33Y10         FDCE (Setup_fdce_C_CE)      -0.408    14.616    key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.871ns (28.031%)  route 2.236ns (71.969%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.562     5.083    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y11         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.419     5.502 r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/Q
                         net (fo=3, routed)           1.063     6.565    key_de/inst/inst/Ps2Interface_i/p_0_in[7]
    SLICE_X34Y12         LUT6 (Prop_lut6_I3_O)        0.299     6.864 r  key_de/inst/inst/Ps2Interface_i/parity_table_inferred__0/i_/i_/O
                         net (fo=2, routed)           0.664     7.528    key_de/inst/inst/Ps2Interface_i/parity_table_inferred__0/i_/i__n_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.153     7.681 r  key_de/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.510     8.191    key_de/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X33Y10         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.443    14.784    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y10         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X33Y10         FDCE (Setup_fdce_C_CE)      -0.408    14.616    key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.193ns (33.422%)  route 2.377ns (66.578%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.564     5.085    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y9          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDCE (Prop_fdce_C_Q)         0.419     5.504 r  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/Q
                         net (fo=6, routed)           0.994     6.498    key_de/inst/inst/Ps2Interface_i/counter[7]
    SLICE_X31Y9          LUT4 (Prop_lut4_I0_O)        0.324     6.822 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_5/O
                         net (fo=1, routed)           0.672     7.494    key_de/inst/inst/Ps2Interface_i/counter[13]_i_5_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I3_O)        0.326     7.820 f  key_de/inst/inst/Ps2Interface_i/counter[13]_i_3/O
                         net (fo=14, routed)          0.710     8.531    key_de/inst/inst/Ps2Interface_i/counter[13]_i_3_n_0
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.124     8.655 r  key_de/inst/inst/Ps2Interface_i/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.655    key_de/inst/inst/Ps2Interface_i/counter[6]_i_1_n_0
    SLICE_X28Y9          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.445    14.786    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y9          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[6]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X28Y9          FDCE (Setup_fdce_C_D)        0.031    15.081    key_de/inst/inst/Ps2Interface_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  6.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 key_de/inst/inst/key_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.200%)  route 0.253ns (54.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.560     1.443    key_de/inst/inst/clk
    SLICE_X34Y10         FDCE                                         r  key_de/inst/inst/key_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  key_de/inst/inst/key_in_reg[6]/Q
                         net (fo=2, routed)           0.253     1.861    key_de/key_in[6]
    SLICE_X36Y10         LUT2 (Prop_lut2_I1_O)        0.045     1.906 r  key_de/key[6]_i_1/O
                         net (fo=1, routed)           0.000     1.906    key_de/key0_in[6]
    SLICE_X36Y10         FDCE                                         r  key_de/key_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.830     1.957    key_de/clk_IBUF_BUFG
    SLICE_X36Y10         FDCE                                         r  key_de/key_reg[6]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y10         FDCE (Hold_fdce_C_D)         0.092     1.800    key_de/key_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 key_de/inst/inst/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/been_extend_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.047%)  route 0.278ns (59.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.560     1.443    key_de/inst/inst/clk
    SLICE_X35Y10         FDCE                                         r  key_de/inst/inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  key_de/inst/inst/valid_reg/Q
                         net (fo=5, routed)           0.278     1.863    key_de/valid
    SLICE_X36Y9          LUT6 (Prop_lut6_I2_O)        0.045     1.908 r  key_de/been_extend_i_1/O
                         net (fo=1, routed)           0.000     1.908    key_de/been_extend_i_1_n_0
    SLICE_X36Y9          FDCE                                         r  key_de/been_extend_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.831     1.958    key_de/clk_IBUF_BUFG
    SLICE_X36Y9          FDCE                                         r  key_de/been_extend_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y9          FDCE (Hold_fdce_C_D)         0.092     1.801    key_de/been_extend_reg
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 key_de/inst/inst/key_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.185ns (34.889%)  route 0.345ns (65.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.560     1.443    key_de/inst/inst/clk
    SLICE_X35Y11         FDCE                                         r  key_de/inst/inst/key_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  key_de/inst/inst/key_in_reg[2]/Q
                         net (fo=2, routed)           0.345     1.929    key_de/key_in[2]
    SLICE_X36Y10         LUT2 (Prop_lut2_I1_O)        0.044     1.973 r  key_de/key[2]_i_1/O
                         net (fo=1, routed)           0.000     1.973    key_de/key0_in[2]
    SLICE_X36Y10         FDCE                                         r  key_de/key_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.830     1.957    key_de/clk_IBUF_BUFG
    SLICE_X36Y10         FDCE                                         r  key_de/key_reg[2]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y10         FDCE (Hold_fdce_C_D)         0.107     1.815    key_de/key_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 key_de/inst/inst/key_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.052%)  route 0.330ns (63.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.560     1.443    key_de/inst/inst/clk
    SLICE_X35Y11         FDCE                                         r  key_de/inst/inst/key_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  key_de/inst/inst/key_in_reg[3]/Q
                         net (fo=2, routed)           0.330     1.914    key_de/key_in[3]
    SLICE_X36Y10         LUT2 (Prop_lut2_I1_O)        0.045     1.959 r  key_de/key[3]_i_1/O
                         net (fo=1, routed)           0.000     1.959    key_de/key0_in[3]
    SLICE_X36Y10         FDCE                                         r  key_de/key_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.830     1.957    key_de/clk_IBUF_BUFG
    SLICE_X36Y10         FDCE                                         r  key_de/key_reg[3]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y10         FDCE (Hold_fdce_C_D)         0.092     1.800    key_de/key_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 key_de/inst/inst/key_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.946%)  route 0.346ns (65.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.560     1.443    key_de/inst/inst/clk
    SLICE_X35Y11         FDCE                                         r  key_de/inst/inst/key_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  key_de/inst/inst/key_in_reg[4]/Q
                         net (fo=2, routed)           0.346     1.930    key_de/key_in[4]
    SLICE_X36Y10         LUT2 (Prop_lut2_I1_O)        0.045     1.975 r  key_de/key[4]_i_1/O
                         net (fo=1, routed)           0.000     1.975    key_de/key0_in[4]
    SLICE_X36Y10         FDCE                                         r  key_de/key_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.830     1.957    key_de/clk_IBUF_BUFG
    SLICE_X36Y10         FDCE                                         r  key_de/key_reg[4]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y10         FDCE (Hold_fdce_C_D)         0.107     1.815    key_de/key_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 key_de/key_down_reg[84]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed_1p_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.562     1.445    key_de/clk_IBUF_BUFG
    SLICE_X38Y9          FDCE                                         r  key_de/key_down_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  key_de/key_down_reg[84]/Q
                         net (fo=2, routed)           0.061     1.670    key_de/key_down[84]
    SLICE_X39Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.715 r  key_de/pressed_1p[2]_i_1/O
                         net (fo=1, routed)           0.000     1.715    key_de_n_9
    SLICE_X39Y9          FDCE                                         r  pressed_1p_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X39Y9          FDCE                                         r  pressed_1p_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X39Y9          FDCE (Hold_fdce_C_D)         0.092     1.550    pressed_1p_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 key_de/key_down_reg[76]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed_1p_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.561     1.444    key_de/clk_IBUF_BUFG
    SLICE_X38Y10         FDCE                                         r  key_de/key_down_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  key_de/key_down_reg[76]/Q
                         net (fo=2, routed)           0.061     1.669    key_de/key_down[76]
    SLICE_X39Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.714 r  key_de/pressed_1p[6]_i_1/O
                         net (fo=1, routed)           0.000     1.714    key_de_n_5
    SLICE_X39Y10         FDCE                                         r  pressed_1p_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X39Y10         FDCE                                         r  pressed_1p_reg[6]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X39Y10         FDCE (Hold_fdce_C_D)         0.092     1.549    pressed_1p_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 key_de/inst/inst/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/been_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.187ns (34.623%)  route 0.353ns (65.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.560     1.443    key_de/inst/inst/clk
    SLICE_X35Y10         FDCE                                         r  key_de/inst/inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  key_de/inst/inst/valid_reg/Q
                         net (fo=5, routed)           0.353     1.937    key_de/valid
    SLICE_X36Y9          LUT5 (Prop_lut5_I3_O)        0.046     1.983 r  key_de/been_ready_i_1/O
                         net (fo=1, routed)           0.000     1.983    key_de/been_ready_i_1_n_0
    SLICE_X36Y9          FDCE                                         r  key_de/been_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.831     1.958    key_de/clk_IBUF_BUFG
    SLICE_X36Y9          FDCE                                         r  key_de/been_ready_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y9          FDCE (Hold_fdce_C_D)         0.107     1.816    key_de/been_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 key_de/key_down_reg[68]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed_1p_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.780%)  route 0.063ns (23.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.561     1.444    key_de/clk_IBUF_BUFG
    SLICE_X38Y10         FDCE                                         r  key_de/key_down_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  key_de/key_down_reg[68]/Q
                         net (fo=2, routed)           0.063     1.671    key_de/key_down[68]
    SLICE_X39Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.716 r  key_de/pressed_1p[0]_i_1/O
                         net (fo=1, routed)           0.000     1.716    key_de_n_11
    SLICE_X39Y10         FDCE                                         r  pressed_1p_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X39Y10         FDCE                                         r  pressed_1p_reg[0]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X39Y10         FDCE (Hold_fdce_C_D)         0.092     1.549    pressed_1p_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 key_de/inst/inst/key_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.207ns (37.953%)  route 0.338ns (62.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.560     1.443    key_de/inst/inst/clk
    SLICE_X34Y10         FDCE                                         r  key_de/inst/inst/key_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  key_de/inst/inst/key_in_reg[7]/Q
                         net (fo=2, routed)           0.338     1.946    key_de/key_in[7]
    SLICE_X36Y10         LUT2 (Prop_lut2_I1_O)        0.043     1.989 r  key_de/key[7]_i_1/O
                         net (fo=1, routed)           0.000     1.989    key_de/key0_in[7]
    SLICE_X36Y10         FDCE                                         r  key_de/key_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.830     1.957    key_de/clk_IBUF_BUFG
    SLICE_X36Y10         FDCE                                         r  key_de/key_reg[7]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y10         FDCE (Hold_fdce_C_D)         0.107     1.815    key_de/key_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y10   pressed_1p_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y10   pressed_1p_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y9    pressed_1p_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y9    pressed_1p_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y9    pressed_1p_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y9    pressed_1p_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y11   pressed_1p_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y9    pressed_1p_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y10   pressed_1p_reg[6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y8    rots_reg[10][0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y8    rots_reg[10][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y8    rots_reg[1][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y8    rots_reg[1][1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y8    rots_reg[2][0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y8    rots_reg[2][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y8    rots_reg[7][0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y8    rots_reg[7][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y11   key_de/inst/inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y11   key_de/inst/inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y11   key_de/inst/inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y13   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y13   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y13   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y13   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y13   key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y13   key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y16   key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C



