Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun 18 14:14:31 2024
| Host         : NP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file final_top_control_sets_placed.rpt
| Design       : final_top
| Device       : xc7k160t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   113 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             215 |          134 |
| No           | No                    | Yes                    |              11 |            3 |
| No           | Yes                   | No                     |              22 |            8 |
| Yes          | No                    | No                     |             205 |           84 |
| Yes          | No                    | Yes                    |              10 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------+-----------------------------+------------------+----------------+--------------+
|    Clock Signal    |         Enable Signal         |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-------------------------------+-----------------------------+------------------+----------------+--------------+
|  sys_clk_IBUF_BUFG | PS2_inst/temp_data[1]_i_1_n_0 |                             |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | PS2_inst/temp_data[0]_i_1_n_0 |                             |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | PS2_inst/temp_data[2]_i_1_n_0 |                             |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | PS2_inst/temp_data[3]_i_1_n_0 |                             |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | PS2_inst/temp_data[4]_i_1_n_0 |                             |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | PS2_inst/temp_data[5]_i_1_n_0 |                             |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | PS2_inst/temp_data[6]_i_1_n_0 |                             |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | PS2_inst/temp_data[7]_i_1_n_0 |                             |                1 |              1 |         1.00 |
|  clkdiv_inst/S[0]  |                               |                             |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | PS2_inst/p_0_in               |                             |                1 |              4 |         4.00 |
|  counter_BUFG[1]   | vga_inst/game_end_reg[1]_0    |                             |                3 |              6 |         2.00 |
|  counter_BUFG[1]   |                               | vga_inst/h_count[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  counter_BUFG[1]   | vga_inst/v_count              | sys_rst_IBUF                |                5 |             10 |         2.00 |
|  sys_clk_IBUF_BUFG | PS2_inst/data[9]_i_1_n_0      |                             |                2 |             10 |         5.00 |
|  sys_clk_IBUF_BUFG |                               |                             |                5 |             11 |         2.20 |
|  sys_clk_IBUF_BUFG |                               | sys_rst_IBUF                |                3 |             11 |         3.67 |
|  counter_BUFG[1]   |                               | vga_inst/read_pixel_reg_n_0 |                5 |             12 |         2.40 |
|  counter_BUFG[1]   | vga_inst/E[0]                 |                             |                4 |             15 |         3.75 |
|  p_1_in_BUFG       | PS2_inst/E[0]                 |                             |               11 |             32 |         2.91 |
|  p_1_in_BUFG       | PS2_inst/selecting_reg[0]     |                             |               13 |             32 |         2.46 |
|  p_1_in_BUFG       | PS2_inst/selecting_reg_0[0]   |                             |               24 |             32 |         1.33 |
|  p_1_in_BUFG       |                               |                             |               44 |             51 |         1.16 |
|  p_1_in_BUFG       | PS2_inst/zero2                |                             |               18 |             66 |         3.67 |
|  counter_BUFG[1]   |                               |                             |               43 |             69 |         1.60 |
| ~counter_BUFG[1]   |                               |                             |               41 |             80 |         1.95 |
+--------------------+-------------------------------+-----------------------------+------------------+----------------+--------------+


