<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › radeon_clocks.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>radeon_clocks.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008 Advanced Micro Devices, Inc.</span>
<span class="cm"> * Copyright 2008 Red Hat Inc.</span>
<span class="cm"> * Copyright 2009 Jerome Glisse.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Dave Airlie</span>
<span class="cm"> *          Alex Deucher</span>
<span class="cm"> *          Jerome Glisse</span>
<span class="cm"> */</span>
<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;radeon_drm.h&quot;</span>
<span class="cp">#include &quot;radeon_reg.h&quot;</span>
<span class="cp">#include &quot;radeon.h&quot;</span>
<span class="cp">#include &quot;atom.h&quot;</span>

<span class="cm">/* 10 khz */</span>
<span class="kt">uint32_t</span> <span class="nf">radeon_legacy_get_engine_clock</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="o">*</span><span class="n">spll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">spll</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">fb_div</span><span class="p">,</span> <span class="n">ref_div</span><span class="p">,</span> <span class="n">post_div</span><span class="p">,</span> <span class="n">sclk</span><span class="p">;</span>

	<span class="n">fb_div</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_M_SPLL_REF_FB_DIV</span><span class="p">);</span>
	<span class="n">fb_div</span> <span class="o">=</span> <span class="p">(</span><span class="n">fb_div</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_SPLL_FB_DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_SPLL_FB_DIV_MASK</span><span class="p">;</span>
	<span class="n">fb_div</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">fb_div</span> <span class="o">*=</span> <span class="n">spll</span><span class="o">-&gt;</span><span class="n">reference_freq</span><span class="p">;</span>

	<span class="n">ref_div</span> <span class="o">=</span>
	    <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_M_SPLL_REF_FB_DIV</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_M_SPLL_REF_DIV_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ref_div</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">sclk</span> <span class="o">=</span> <span class="n">fb_div</span> <span class="o">/</span> <span class="n">ref_div</span><span class="p">;</span>

	<span class="n">post_div</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_SCLK_SRC_SEL_MASK</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">post_div</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">sclk</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">post_div</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span>
		<span class="n">sclk</span> <span class="o">&gt;&gt;=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">post_div</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">sclk</span> <span class="o">&gt;&gt;=</span> <span class="mi">3</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">sclk</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* 10 khz */</span>
<span class="kt">uint32_t</span> <span class="nf">radeon_legacy_get_memory_clock</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="o">*</span><span class="n">mpll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">mpll</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">fb_div</span><span class="p">,</span> <span class="n">ref_div</span><span class="p">,</span> <span class="n">post_div</span><span class="p">,</span> <span class="n">mclk</span><span class="p">;</span>

	<span class="n">fb_div</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_M_SPLL_REF_FB_DIV</span><span class="p">);</span>
	<span class="n">fb_div</span> <span class="o">=</span> <span class="p">(</span><span class="n">fb_div</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_MPLL_FB_DIV_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_MPLL_FB_DIV_MASK</span><span class="p">;</span>
	<span class="n">fb_div</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">fb_div</span> <span class="o">*=</span> <span class="n">mpll</span><span class="o">-&gt;</span><span class="n">reference_freq</span><span class="p">;</span>

	<span class="n">ref_div</span> <span class="o">=</span>
	    <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_M_SPLL_REF_FB_DIV</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_M_SPLL_REF_DIV_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ref_div</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">mclk</span> <span class="o">=</span> <span class="n">fb_div</span> <span class="o">/</span> <span class="n">ref_div</span><span class="p">;</span>

	<span class="n">post_div</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_MCLK_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">post_div</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">mclk</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">post_div</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span>
		<span class="n">mclk</span> <span class="o">&gt;&gt;=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">post_div</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">mclk</span> <span class="o">&gt;&gt;=</span> <span class="mi">3</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">mclk</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_OF</span>
<span class="cm">/*</span>
<span class="cm"> * Read XTAL (ref clock), SCLK and MCLK from Open Firmware device</span>
<span class="cm"> * tree. Hopefully, ATI OF driver is kind enough to fill these</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">radeon_read_clocks_OF</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">dp</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="o">*</span><span class="n">p1pll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">p1pll</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="o">*</span><span class="n">p2pll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">p2pll</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="o">*</span><span class="n">spll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">spll</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="o">*</span><span class="n">mpll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">mpll</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dp</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="s">&quot;ATY,RefCLK&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">val</span> <span class="o">||</span> <span class="o">!*</span><span class="n">val</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;radeonfb: No ATY,RefCLK property !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">reference_freq</span> <span class="o">=</span> <span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">reference_freq</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">val</span><span class="p">)</span> <span class="o">/</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PPLL_REF_DIV</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3ff</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
	<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">=</span> <span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">reference_div</span><span class="p">;</span>

	<span class="cm">/* These aren&#39;t in the device-tree */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_R420</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">pll_in_min</span> <span class="o">=</span> <span class="mi">100</span><span class="p">;</span>
		<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">pll_in_max</span> <span class="o">=</span> <span class="mi">1350</span><span class="p">;</span>
		<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">pll_out_min</span> <span class="o">=</span> <span class="mi">20000</span><span class="p">;</span>
		<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">pll_out_max</span> <span class="o">=</span> <span class="mi">50000</span><span class="p">;</span>
		<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">pll_in_min</span> <span class="o">=</span> <span class="mi">100</span><span class="p">;</span>
		<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">pll_in_max</span> <span class="o">=</span> <span class="mi">1350</span><span class="p">;</span>
		<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">pll_out_min</span> <span class="o">=</span> <span class="mi">20000</span><span class="p">;</span>
		<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">pll_out_max</span> <span class="o">=</span> <span class="mi">50000</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">pll_in_min</span> <span class="o">=</span> <span class="mi">40</span><span class="p">;</span>
		<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">pll_in_max</span> <span class="o">=</span> <span class="mi">500</span><span class="p">;</span>
		<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">pll_out_min</span> <span class="o">=</span> <span class="mi">12500</span><span class="p">;</span>
		<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">pll_out_max</span> <span class="o">=</span> <span class="mi">35000</span><span class="p">;</span>
		<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">pll_in_min</span> <span class="o">=</span> <span class="mi">40</span><span class="p">;</span>
		<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">pll_in_max</span> <span class="o">=</span> <span class="mi">500</span><span class="p">;</span>
		<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">pll_out_min</span> <span class="o">=</span> <span class="mi">12500</span><span class="p">;</span>
		<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">pll_out_max</span> <span class="o">=</span> <span class="mi">35000</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* not sure what the max should be in all cases */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">max_pixel_clock</span> <span class="o">=</span> <span class="mi">35000</span><span class="p">;</span>

	<span class="n">spll</span><span class="o">-&gt;</span><span class="n">reference_freq</span> <span class="o">=</span> <span class="n">mpll</span><span class="o">-&gt;</span><span class="n">reference_freq</span> <span class="o">=</span> <span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">reference_freq</span><span class="p">;</span>
	<span class="n">spll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">=</span> <span class="n">mpll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">=</span>
		<span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_M_SPLL_REF_FB_DIV</span><span class="p">)</span> <span class="o">&amp;</span>
			    <span class="n">RADEON_M_SPLL_REF_DIV_MASK</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="s">&quot;ATY,SCLK&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;&amp;</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">default_sclk</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">val</span><span class="p">)</span> <span class="o">/</span> <span class="mi">10</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">default_sclk</span> <span class="o">=</span>
			<span class="n">radeon_legacy_get_engine_clock</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="s">&quot;ATY,MCLK&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;&amp;</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">default_mclk</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">val</span><span class="p">)</span> <span class="o">/</span> <span class="mi">10</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">default_mclk</span> <span class="o">=</span>
			<span class="n">radeon_legacy_get_memory_clock</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Using device-tree clock info</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">radeon_read_clocks_OF</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_OF */</span><span class="cp"></span>

<span class="kt">void</span> <span class="nf">radeon_get_clock_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="o">*</span><span class="n">p1pll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">p1pll</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="o">*</span><span class="n">p2pll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">p2pll</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="o">*</span><span class="n">dcpll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">dcpll</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="o">*</span><span class="n">spll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">spll</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="o">*</span><span class="n">mpll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">mpll</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">is_atom_bios</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">radeon_atom_get_clock_info</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">radeon_combios_get_clock_info</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">radeon_read_clocks_OF</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">u32</span> <span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PPLL_REF_DIV</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_R300</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
					<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">=</span>
						<span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">R300_PPLL_REF_DIV_ACC_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">R300_PPLL_REF_DIV_ACC_SHIFT</span><span class="p">;</span>
				<span class="k">else</span>
					<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">=</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">RADEON_PPLL_REF_DIV_MASK</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
					<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span>
				<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
			<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;</span> <span class="n">CHIP_RS600</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
				<span class="n">spll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">=</span>
					<span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_M_SPLL_REF_FB_DIV</span><span class="p">)</span> <span class="o">&amp;</span>
					<span class="n">RADEON_M_SPLL_REF_DIV_MASK</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mpll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
			<span class="n">mpll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">=</span> <span class="n">spll</span><span class="o">-&gt;</span><span class="n">reference_div</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/* TODO FALLBACK */</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Using generic clock info</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

			<span class="cm">/* may need to be per card */</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">max_pixel_clock</span> <span class="o">=</span> <span class="mi">35000</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">reference_freq</span> <span class="o">=</span> <span class="mi">1432</span><span class="p">;</span>
				<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">reference_freq</span> <span class="o">=</span> <span class="mi">1432</span><span class="p">;</span>
				<span class="n">spll</span><span class="o">-&gt;</span><span class="n">reference_freq</span> <span class="o">=</span> <span class="mi">1432</span><span class="p">;</span>
				<span class="n">mpll</span><span class="o">-&gt;</span><span class="n">reference_freq</span> <span class="o">=</span> <span class="mi">1432</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">reference_freq</span> <span class="o">=</span> <span class="mi">2700</span><span class="p">;</span>
				<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">reference_freq</span> <span class="o">=</span> <span class="mi">2700</span><span class="p">;</span>
				<span class="n">spll</span><span class="o">-&gt;</span><span class="n">reference_freq</span> <span class="o">=</span> <span class="mi">2700</span><span class="p">;</span>
				<span class="n">mpll</span><span class="o">-&gt;</span><span class="n">reference_freq</span> <span class="o">=</span> <span class="mi">2700</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">=</span>
			    <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PPLL_REF_DIV</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3ff</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
				<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
			<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">=</span> <span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">reference_div</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_R420</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">pll_in_min</span> <span class="o">=</span> <span class="mi">100</span><span class="p">;</span>
				<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">pll_in_max</span> <span class="o">=</span> <span class="mi">1350</span><span class="p">;</span>
				<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">pll_out_min</span> <span class="o">=</span> <span class="mi">20000</span><span class="p">;</span>
				<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">pll_out_max</span> <span class="o">=</span> <span class="mi">50000</span><span class="p">;</span>
				<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">pll_in_min</span> <span class="o">=</span> <span class="mi">100</span><span class="p">;</span>
				<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">pll_in_max</span> <span class="o">=</span> <span class="mi">1350</span><span class="p">;</span>
				<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">pll_out_min</span> <span class="o">=</span> <span class="mi">20000</span><span class="p">;</span>
				<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">pll_out_max</span> <span class="o">=</span> <span class="mi">50000</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">pll_in_min</span> <span class="o">=</span> <span class="mi">40</span><span class="p">;</span>
				<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">pll_in_max</span> <span class="o">=</span> <span class="mi">500</span><span class="p">;</span>
				<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">pll_out_min</span> <span class="o">=</span> <span class="mi">12500</span><span class="p">;</span>
				<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">pll_out_max</span> <span class="o">=</span> <span class="mi">35000</span><span class="p">;</span>
				<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">pll_in_min</span> <span class="o">=</span> <span class="mi">40</span><span class="p">;</span>
				<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">pll_in_max</span> <span class="o">=</span> <span class="mi">500</span><span class="p">;</span>
				<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">pll_out_min</span> <span class="o">=</span> <span class="mi">12500</span><span class="p">;</span>
				<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">pll_out_max</span> <span class="o">=</span> <span class="mi">35000</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">spll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">=</span>
			    <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_M_SPLL_REF_FB_DIV</span><span class="p">)</span> <span class="o">&amp;</span>
			    <span class="n">RADEON_M_SPLL_REF_DIV_MASK</span><span class="p">;</span>
			<span class="n">mpll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">=</span> <span class="n">spll</span><span class="o">-&gt;</span><span class="n">reference_div</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">default_sclk</span> <span class="o">=</span>
			    <span class="n">radeon_legacy_get_engine_clock</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">default_mclk</span> <span class="o">=</span>
			    <span class="n">radeon_legacy_get_memory_clock</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* pixel clocks */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">min_post_div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">max_post_div</span> <span class="o">=</span> <span class="mh">0x7f</span><span class="p">;</span>
		<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">min_frac_feedback_div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">max_frac_feedback_div</span> <span class="o">=</span> <span class="mi">9</span><span class="p">;</span>
		<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">min_post_div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">max_post_div</span> <span class="o">=</span> <span class="mh">0x7f</span><span class="p">;</span>
		<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">min_frac_feedback_div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">max_frac_feedback_div</span> <span class="o">=</span> <span class="mi">9</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">min_post_div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">max_post_div</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">min_frac_feedback_div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">max_frac_feedback_div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">min_post_div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">max_post_div</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
		<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">min_frac_feedback_div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">max_frac_feedback_div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* dcpll is DCE4 only */</span>
	<span class="n">dcpll</span><span class="o">-&gt;</span><span class="n">min_post_div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">dcpll</span><span class="o">-&gt;</span><span class="n">max_post_div</span> <span class="o">=</span> <span class="mh">0x7f</span><span class="p">;</span>
	<span class="n">dcpll</span><span class="o">-&gt;</span><span class="n">min_frac_feedback_div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">dcpll</span><span class="o">-&gt;</span><span class="n">max_frac_feedback_div</span> <span class="o">=</span> <span class="mi">9</span><span class="p">;</span>
	<span class="n">dcpll</span><span class="o">-&gt;</span><span class="n">min_ref_div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">dcpll</span><span class="o">-&gt;</span><span class="n">max_ref_div</span> <span class="o">=</span> <span class="mh">0x3ff</span><span class="p">;</span>
	<span class="n">dcpll</span><span class="o">-&gt;</span><span class="n">min_feedback_div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">dcpll</span><span class="o">-&gt;</span><span class="n">max_feedback_div</span> <span class="o">=</span> <span class="mh">0xfff</span><span class="p">;</span>
	<span class="n">dcpll</span><span class="o">-&gt;</span><span class="n">best_vco</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">min_ref_div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">max_ref_div</span> <span class="o">=</span> <span class="mh">0x3ff</span><span class="p">;</span>
	<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">min_feedback_div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">max_feedback_div</span> <span class="o">=</span> <span class="mh">0x7ff</span><span class="p">;</span>
	<span class="n">p1pll</span><span class="o">-&gt;</span><span class="n">best_vco</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">min_ref_div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">max_ref_div</span> <span class="o">=</span> <span class="mh">0x3ff</span><span class="p">;</span>
	<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">min_feedback_div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">max_feedback_div</span> <span class="o">=</span> <span class="mh">0x7ff</span><span class="p">;</span>
	<span class="n">p2pll</span><span class="o">-&gt;</span><span class="n">best_vco</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* system clock */</span>
	<span class="n">spll</span><span class="o">-&gt;</span><span class="n">min_post_div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spll</span><span class="o">-&gt;</span><span class="n">max_post_div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spll</span><span class="o">-&gt;</span><span class="n">min_ref_div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">spll</span><span class="o">-&gt;</span><span class="n">max_ref_div</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">spll</span><span class="o">-&gt;</span><span class="n">min_feedback_div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">spll</span><span class="o">-&gt;</span><span class="n">max_feedback_div</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">spll</span><span class="o">-&gt;</span><span class="n">best_vco</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* memory clock */</span>
	<span class="n">mpll</span><span class="o">-&gt;</span><span class="n">min_post_div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">mpll</span><span class="o">-&gt;</span><span class="n">max_post_div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">mpll</span><span class="o">-&gt;</span><span class="n">min_ref_div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">mpll</span><span class="o">-&gt;</span><span class="n">max_ref_div</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">mpll</span><span class="o">-&gt;</span><span class="n">min_feedback_div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">mpll</span><span class="o">-&gt;</span><span class="n">max_feedback_div</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">mpll</span><span class="o">-&gt;</span><span class="n">best_vco</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">default_sclk</span><span class="p">)</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">default_sclk</span> <span class="o">=</span> <span class="n">radeon_get_engine_clock</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">default_mclk</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">get_memory_clock</span><span class="p">)</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">default_mclk</span> <span class="o">=</span> <span class="n">radeon_get_memory_clock</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_sclk</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">default_sclk</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_mclk</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">default_mclk</span><span class="p">;</span>

<span class="p">}</span>

<span class="cm">/* 10 khz */</span>
<span class="k">static</span> <span class="kt">uint32_t</span> <span class="nf">calc_eng_mem_clock</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
				   <span class="kt">uint32_t</span> <span class="n">req_clock</span><span class="p">,</span>
				   <span class="kt">int</span> <span class="o">*</span><span class="n">fb_div</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">post_div</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="o">*</span><span class="n">spll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">spll</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ref_div</span> <span class="o">=</span> <span class="n">spll</span><span class="o">-&gt;</span><span class="n">reference_div</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ref_div</span><span class="p">)</span>
		<span class="n">ref_div</span> <span class="o">=</span>
		    <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_M_SPLL_REF_FB_DIV</span><span class="p">)</span> <span class="o">&amp;</span>
		    <span class="n">RADEON_M_SPLL_REF_DIV_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">req_clock</span> <span class="o">&lt;</span> <span class="mi">15000</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">post_div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">req_clock</span> <span class="o">*=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">req_clock</span> <span class="o">&lt;</span> <span class="mi">30000</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">post_div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">req_clock</span> <span class="o">*=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">req_clock</span> <span class="o">&lt;</span> <span class="mi">60000</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">post_div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">req_clock</span> <span class="o">*=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="o">*</span><span class="n">post_div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">req_clock</span> <span class="o">*=</span> <span class="n">ref_div</span><span class="p">;</span>
	<span class="n">req_clock</span> <span class="o">+=</span> <span class="n">spll</span><span class="o">-&gt;</span><span class="n">reference_freq</span><span class="p">;</span>
	<span class="n">req_clock</span> <span class="o">/=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="n">spll</span><span class="o">-&gt;</span><span class="n">reference_freq</span><span class="p">);</span>

	<span class="o">*</span><span class="n">fb_div</span> <span class="o">=</span> <span class="n">req_clock</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>

	<span class="n">req_clock</span> <span class="o">=</span> <span class="p">(</span><span class="n">req_clock</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">req_clock</span> <span class="o">*=</span> <span class="n">spll</span><span class="o">-&gt;</span><span class="n">reference_freq</span><span class="p">;</span>
	<span class="n">req_clock</span> <span class="o">/=</span> <span class="n">ref_div</span><span class="p">;</span>
	<span class="n">req_clock</span> <span class="o">/=</span> <span class="o">*</span><span class="n">post_div</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">req_clock</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* 10 khz */</span>
<span class="kt">void</span> <span class="nf">radeon_legacy_set_engine_clock</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
				    <span class="kt">uint32_t</span> <span class="n">eng_clock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">fb_div</span><span class="p">,</span> <span class="n">post_div</span><span class="p">;</span>

	<span class="cm">/* XXX: wait for idle */</span>

	<span class="n">eng_clock</span> <span class="o">=</span> <span class="n">calc_eng_mem_clock</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">eng_clock</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fb_div</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">post_div</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_CLK_PIN_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_DONT_USE_XTALIN</span><span class="p">;</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_CLK_PIN_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_SCLK_SRC_SEL_MASK</span><span class="p">;</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SPLL_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_SPLL_SLEEP</span><span class="p">;</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SPLL_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SPLL_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_SPLL_RESET</span><span class="p">;</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SPLL_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">200</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_M_SPLL_REF_FB_DIV</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_SPLL_FB_DIV_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_SPLL_FB_DIV_SHIFT</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">fb_div</span> <span class="o">&amp;</span> <span class="n">RADEON_SPLL_FB_DIV_MASK</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_SPLL_FB_DIV_SHIFT</span><span class="p">;</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_M_SPLL_REF_FB_DIV</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* XXX: verify on different asics */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SPLL_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_SPLL_PVG_MASK</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">eng_clock</span> <span class="o">*</span> <span class="n">post_div</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="mi">90000</span><span class="p">)</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_SPLL_PVG_SHIFT</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x4</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_SPLL_PVG_SHIFT</span><span class="p">);</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SPLL_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SPLL_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_SPLL_SLEEP</span><span class="p">;</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SPLL_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SPLL_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_SPLL_RESET</span><span class="p">;</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SPLL_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">200</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_SCLK_SRC_SEL_MASK</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">post_div</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
	<span class="nl">default:</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">tmp</span> <span class="o">|=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">tmp</span> <span class="o">|=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">tmp</span> <span class="o">|=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_CLK_PIN_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_DONT_USE_XTALIN</span><span class="p">;</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_CLK_PIN_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">radeon_legacy_set_clock_gating</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_SINGLE_CRTC</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CONFIG_CNTL</span><span class="p">)</span> <span class="o">&amp;</span>
			     <span class="n">RADEON_CFG_ATI_REV_ID_MASK</span><span class="p">)</span> <span class="o">&gt;</span>
			    <span class="n">RADEON_CFG_ATI_REV_A13</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span>
				    <span class="o">~</span><span class="p">(</span><span class="n">RADEON_SCLK_FORCE_CP</span> <span class="o">|</span>
				      <span class="n">RADEON_SCLK_FORCE_RB</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span>
			    <span class="o">~</span><span class="p">(</span><span class="n">RADEON_SCLK_FORCE_HDP</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_DISP1</span> <span class="o">|</span>
			      <span class="n">RADEON_SCLK_FORCE_TOP</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_SE</span> <span class="o">|</span>
			      <span class="n">RADEON_SCLK_FORCE_IDCT</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_RE</span> <span class="o">|</span>
			      <span class="n">RADEON_SCLK_FORCE_PB</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_TAM</span> <span class="o">|</span>
			      <span class="n">RADEON_SCLK_FORCE_TDM</span><span class="p">);</span>
			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_R300</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS400</span><span class="p">)</span> <span class="o">||</span>
			    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS480</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span>
				    <span class="o">~</span><span class="p">(</span><span class="n">RADEON_SCLK_FORCE_DISP2</span> <span class="o">|</span>
				      <span class="n">RADEON_SCLK_FORCE_CP</span> <span class="o">|</span>
				      <span class="n">RADEON_SCLK_FORCE_HDP</span> <span class="o">|</span>
				      <span class="n">RADEON_SCLK_FORCE_DISP1</span> <span class="o">|</span>
				      <span class="n">RADEON_SCLK_FORCE_TOP</span> <span class="o">|</span>
				      <span class="n">RADEON_SCLK_FORCE_E2</span> <span class="o">|</span> <span class="n">R300_SCLK_FORCE_VAP</span>
				      <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_IDCT</span> <span class="o">|</span>
				      <span class="n">RADEON_SCLK_FORCE_VIP</span> <span class="o">|</span> <span class="n">R300_SCLK_FORCE_SR</span>
				      <span class="o">|</span> <span class="n">R300_SCLK_FORCE_PX</span> <span class="o">|</span> <span class="n">R300_SCLK_FORCE_TX</span>
				      <span class="o">|</span> <span class="n">R300_SCLK_FORCE_US</span> <span class="o">|</span>
				      <span class="n">RADEON_SCLK_FORCE_TV_SCLK</span> <span class="o">|</span>
				      <span class="n">R300_SCLK_FORCE_SU</span> <span class="o">|</span>
				      <span class="n">RADEON_SCLK_FORCE_OV0</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_DYN_STOP_LAT_MASK</span><span class="p">;</span>
				<span class="n">tmp</span> <span class="o">|=</span>
				    <span class="n">RADEON_SCLK_FORCE_TOP</span> <span class="o">|</span>
				    <span class="n">RADEON_SCLK_FORCE_VIP</span><span class="p">;</span>
				<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_MORE_CNTL</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_SCLK_MORE_FORCEON</span><span class="p">;</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_SCLK_MORE_MAX_DYN_STOP_LAT</span><span class="p">;</span>
				<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_MORE_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_VCLK_ECP_CNTL</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RADEON_PIXCLK_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">RADEON_PIXCLK_DAC_ALWAYS_ONb</span><span class="p">);</span>
				<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_VCLK_ECP_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PIXCLKS_CNTL</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RADEON_PIX2CLK_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">RADEON_PIX2CLK_DAC_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">RADEON_DISP_TVOUT_PIXCLK_TV_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">R300_DVOCLK_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">RADEON_PIXCLK_BLEND_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">RADEON_PIXCLK_GV_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">R300_PIXCLK_DVO_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">RADEON_PIXCLK_LVDS_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">RADEON_PIXCLK_TMDS_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">R300_PIXCLK_TRANS_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">R300_PIXCLK_TVO_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">R300_P2G2CLK_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">R300_P2G2CLK_DAC_ALWAYS_ONb</span><span class="p">);</span>
				<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PIXCLKS_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV350</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">R300_SCLK_CNTL2</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">R300_SCLK_FORCE_TCL</span> <span class="o">|</span>
					 <span class="n">R300_SCLK_FORCE_GA</span> <span class="o">|</span>
					 <span class="n">R300_SCLK_FORCE_CBA</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">R300_SCLK_TCL_MAX_DYN_STOP_LAT</span> <span class="o">|</span>
					<span class="n">R300_SCLK_GA_MAX_DYN_STOP_LAT</span> <span class="o">|</span>
					<span class="n">R300_SCLK_CBA_MAX_DYN_STOP_LAT</span><span class="p">);</span>
				<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">R300_SCLK_CNTL2</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span>
				    <span class="o">~</span><span class="p">(</span><span class="n">RADEON_SCLK_FORCE_DISP2</span> <span class="o">|</span>
				      <span class="n">RADEON_SCLK_FORCE_CP</span> <span class="o">|</span>
				      <span class="n">RADEON_SCLK_FORCE_HDP</span> <span class="o">|</span>
				      <span class="n">RADEON_SCLK_FORCE_DISP1</span> <span class="o">|</span>
				      <span class="n">RADEON_SCLK_FORCE_TOP</span> <span class="o">|</span>
				      <span class="n">RADEON_SCLK_FORCE_E2</span> <span class="o">|</span> <span class="n">R300_SCLK_FORCE_VAP</span>
				      <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_IDCT</span> <span class="o">|</span>
				      <span class="n">RADEON_SCLK_FORCE_VIP</span> <span class="o">|</span> <span class="n">R300_SCLK_FORCE_SR</span>
				      <span class="o">|</span> <span class="n">R300_SCLK_FORCE_PX</span> <span class="o">|</span> <span class="n">R300_SCLK_FORCE_TX</span>
				      <span class="o">|</span> <span class="n">R300_SCLK_FORCE_US</span> <span class="o">|</span>
				      <span class="n">RADEON_SCLK_FORCE_TV_SCLK</span> <span class="o">|</span>
				      <span class="n">R300_SCLK_FORCE_SU</span> <span class="o">|</span>
				      <span class="n">RADEON_SCLK_FORCE_OV0</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_DYN_STOP_LAT_MASK</span><span class="p">;</span>
				<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_MORE_CNTL</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_SCLK_MORE_FORCEON</span><span class="p">;</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_SCLK_MORE_MAX_DYN_STOP_LAT</span><span class="p">;</span>
				<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_MORE_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_VCLK_ECP_CNTL</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RADEON_PIXCLK_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">RADEON_PIXCLK_DAC_ALWAYS_ONb</span><span class="p">);</span>
				<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_VCLK_ECP_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PIXCLKS_CNTL</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RADEON_PIX2CLK_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">RADEON_PIX2CLK_DAC_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">RADEON_DISP_TVOUT_PIXCLK_TV_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">R300_DVOCLK_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">RADEON_PIXCLK_BLEND_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">RADEON_PIXCLK_GV_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">R300_PIXCLK_DVO_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">RADEON_PIXCLK_LVDS_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">RADEON_PIXCLK_TMDS_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">R300_PIXCLK_TRANS_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">R300_PIXCLK_TVO_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">R300_P2G2CLK_ALWAYS_ONb</span> <span class="o">|</span>
					<span class="n">R300_P2G2CLK_DAC_ALWAYS_ONb</span><span class="p">);</span>
				<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PIXCLKS_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_MCLK_MISC</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RADEON_MC_MCLK_DYN_ENABLE</span> <span class="o">|</span>
					<span class="n">RADEON_IO_MCLK_DYN_ENABLE</span><span class="p">);</span>
				<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_MCLK_MISC</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_MCLK_CNTL</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RADEON_FORCEON_MCLKA</span> <span class="o">|</span>
					<span class="n">RADEON_FORCEON_MCLKB</span><span class="p">);</span>

				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_FORCEON_YCLKA</span> <span class="o">|</span>
					 <span class="n">RADEON_FORCEON_YCLKB</span> <span class="o">|</span>
					 <span class="n">RADEON_FORCEON_MC</span><span class="p">);</span>

				<span class="cm">/* Some releases of vbios have set DISABLE_MC_MCLKA</span>
<span class="cm">				   and DISABLE_MC_MCLKB bits in the vbios table.  Setting these</span>
<span class="cm">				   bits will cause H/W hang when reading video memory with dynamic clocking</span>
<span class="cm">				   enabled. */</span>
				<span class="k">if</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">R300_DISABLE_MC_MCLKA</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
				    <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">R300_DISABLE_MC_MCLKB</span><span class="p">))</span> <span class="p">{</span>
					<span class="cm">/* If both bits are set, then check the active channels */</span>
					<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_MCLK_CNTL</span><span class="p">);</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">==</span> <span class="mi">64</span><span class="p">)</span> <span class="p">{</span>
						<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_MEM_CNTL</span><span class="p">)</span> <span class="o">&amp;</span>
						    <span class="n">R300_MEM_USE_CD_CH_ONLY</span><span class="p">)</span>
							<span class="n">tmp</span> <span class="o">&amp;=</span>
							    <span class="o">~</span><span class="n">R300_DISABLE_MC_MCLKB</span><span class="p">;</span>
						<span class="k">else</span>
							<span class="n">tmp</span> <span class="o">&amp;=</span>
							    <span class="o">~</span><span class="n">R300_DISABLE_MC_MCLKA</span><span class="p">;</span>
					<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
						<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">R300_DISABLE_MC_MCLKA</span> <span class="o">|</span>
							 <span class="n">R300_DISABLE_MC_MCLKB</span><span class="p">);</span>
					<span class="p">}</span>
				<span class="p">}</span>

				<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_MCLK_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">R300_SCLK_FORCE_VAP</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_SCLK_FORCE_CP</span><span class="p">;</span>
				<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
				<span class="n">mdelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>

				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">R300_SCLK_CNTL2</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">R300_SCLK_FORCE_TCL</span> <span class="o">|</span>
					 <span class="n">R300_SCLK_FORCE_GA</span> <span class="o">|</span>
					 <span class="n">R300_SCLK_FORCE_CBA</span><span class="p">);</span>
				<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">R300_SCLK_CNTL2</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_CLK_PWRMGT_CNTL</span><span class="p">);</span>

			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_ACTIVE_HILO_LAT_MASK</span> <span class="o">|</span>
				 <span class="n">RADEON_DISP_DYN_STOP_LAT_MASK</span> <span class="o">|</span>
				 <span class="n">RADEON_DYN_STOP_MODE_MASK</span><span class="p">);</span>

			<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RADEON_ENGIN_DYNCLK_MODE</span> <span class="o">|</span>
				<span class="p">(</span><span class="mh">0x01</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_ACTIVE_HILO_LAT_SHIFT</span><span class="p">));</span>
			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_CLK_PWRMGT_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="n">mdelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>

			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_CLK_PIN_CNTL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_SCLK_DYN_START_CNTL</span><span class="p">;</span>
			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_CLK_PIN_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="n">mdelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>

			<span class="cm">/* When DRI is enabled, setting DYN_STOP_LAT to zero can cause some R200</span>
<span class="cm">			   to lockup randomly, leave them as set by BIOS.</span>
<span class="cm">			 */</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">);</span>
			<span class="cm">/*tmp &amp;= RADEON_SCLK_SRC_SEL_MASK; */</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_SCLK_FORCEON_MASK</span><span class="p">;</span>

			<span class="cm">/*RAGE_6::A11 A12 A12N1 A13, RV250::A11 A12, R300 */</span>
			<span class="k">if</span> <span class="p">(((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV250</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			     <span class="p">((</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CONFIG_CNTL</span><span class="p">)</span> <span class="o">&amp;</span>
			       <span class="n">RADEON_CFG_ATI_REV_ID_MASK</span><span class="p">)</span> <span class="o">&lt;</span>
			      <span class="n">RADEON_CFG_ATI_REV_A13</span><span class="p">))</span>
			    <span class="o">||</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV100</span><span class="p">)</span>
				<span class="o">&amp;&amp;</span>
				<span class="p">((</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CONFIG_CNTL</span><span class="p">)</span> <span class="o">&amp;</span>
				  <span class="n">RADEON_CFG_ATI_REV_ID_MASK</span><span class="p">)</span> <span class="o">&lt;=</span>
				 <span class="n">RADEON_CFG_ATI_REV_A13</span><span class="p">)))</span> <span class="p">{</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_SCLK_FORCE_CP</span><span class="p">;</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_SCLK_FORCE_VIP</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV200</span><span class="p">)</span> <span class="o">||</span>
			    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV250</span><span class="p">)</span> <span class="o">||</span>
			    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV280</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_MORE_CNTL</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_SCLK_MORE_FORCEON</span><span class="p">;</span>

				<span class="cm">/* RV200::A11 A12 RV250::A11 A12 */</span>
				<span class="k">if</span> <span class="p">(((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV200</span><span class="p">)</span> <span class="o">||</span>
				     <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV250</span><span class="p">))</span> <span class="o">&amp;&amp;</span>
				    <span class="p">((</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CONFIG_CNTL</span><span class="p">)</span> <span class="o">&amp;</span>
				      <span class="n">RADEON_CFG_ATI_REV_ID_MASK</span><span class="p">)</span> <span class="o">&lt;</span>
				     <span class="n">RADEON_CFG_ATI_REV_A13</span><span class="p">))</span> <span class="p">{</span>
					<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_SCLK_MORE_FORCEON</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_MORE_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
				<span class="n">mdelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="cm">/* RV200::A11 A12, RV250::A11 A12 */</span>
			<span class="k">if</span> <span class="p">(((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV200</span><span class="p">)</span> <span class="o">||</span>
			     <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV250</span><span class="p">))</span> <span class="o">&amp;&amp;</span>
			    <span class="p">((</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CONFIG_CNTL</span><span class="p">)</span> <span class="o">&amp;</span>
			      <span class="n">RADEON_CFG_ATI_REV_ID_MASK</span><span class="p">)</span> <span class="o">&lt;</span>
			     <span class="n">RADEON_CFG_ATI_REV_A13</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PLL_PWRMGT_CNTL</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_TCL_BYPASS_DISABLE</span><span class="p">;</span>
				<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PLL_PWRMGT_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">mdelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>

			<span class="cm">/*enable dynamic mode for display clocks (PIXCLK and PIX2CLK) */</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PIXCLKS_CNTL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RADEON_PIX2CLK_ALWAYS_ONb</span> <span class="o">|</span>
				<span class="n">RADEON_PIX2CLK_DAC_ALWAYS_ONb</span> <span class="o">|</span>
				<span class="n">RADEON_PIXCLK_BLEND_ALWAYS_ONb</span> <span class="o">|</span>
				<span class="n">RADEON_PIXCLK_GV_ALWAYS_ONb</span> <span class="o">|</span>
				<span class="n">RADEON_PIXCLK_DIG_TMDS_ALWAYS_ONb</span> <span class="o">|</span>
				<span class="n">RADEON_PIXCLK_LVDS_ALWAYS_ONb</span> <span class="o">|</span>
				<span class="n">RADEON_PIXCLK_TMDS_ALWAYS_ONb</span><span class="p">);</span>

			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PIXCLKS_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="n">mdelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>

			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_VCLK_ECP_CNTL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RADEON_PIXCLK_ALWAYS_ONb</span> <span class="o">|</span>
				<span class="n">RADEON_PIXCLK_DAC_ALWAYS_ONb</span><span class="p">);</span>

			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_VCLK_ECP_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="n">mdelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Turn everything OFF (ForceON to everything) */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_SINGLE_CRTC</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RADEON_SCLK_FORCE_CP</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_HDP</span> <span class="o">|</span>
				<span class="n">RADEON_SCLK_FORCE_DISP1</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_TOP</span>
				<span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_E2</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_SE</span> <span class="o">|</span>
				<span class="n">RADEON_SCLK_FORCE_IDCT</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_VIP</span> <span class="o">|</span>
				<span class="n">RADEON_SCLK_FORCE_RE</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_PB</span> <span class="o">|</span>
				<span class="n">RADEON_SCLK_FORCE_TAM</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_TDM</span> <span class="o">|</span>
				<span class="n">RADEON_SCLK_FORCE_RB</span><span class="p">);</span>
			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS400</span><span class="p">)</span> <span class="o">||</span>
			   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS480</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RADEON_SCLK_FORCE_DISP2</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_CP</span> <span class="o">|</span>
				<span class="n">RADEON_SCLK_FORCE_HDP</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_DISP1</span>
				<span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_TOP</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_E2</span> <span class="o">|</span>
				<span class="n">R300_SCLK_FORCE_VAP</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_IDCT</span> <span class="o">|</span>
				<span class="n">RADEON_SCLK_FORCE_VIP</span> <span class="o">|</span> <span class="n">R300_SCLK_FORCE_SR</span> <span class="o">|</span>
				<span class="n">R300_SCLK_FORCE_PX</span> <span class="o">|</span> <span class="n">R300_SCLK_FORCE_TX</span> <span class="o">|</span>
				<span class="n">R300_SCLK_FORCE_US</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_TV_SCLK</span> <span class="o">|</span>
				<span class="n">R300_SCLK_FORCE_SU</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_OV0</span><span class="p">);</span>
			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_MORE_CNTL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_SCLK_MORE_FORCEON</span><span class="p">;</span>
			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_MORE_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_VCLK_ECP_CNTL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_PIXCLK_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_PIXCLK_DAC_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">R300_DISP_DAC_PIXCLK_DAC_BLANK_OFF</span><span class="p">);</span>
			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_VCLK_ECP_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PIXCLKS_CNTL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_PIX2CLK_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_PIX2CLK_DAC_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_DISP_TVOUT_PIXCLK_TV_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">R300_DVOCLK_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_PIXCLK_BLEND_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_PIXCLK_GV_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">R300_PIXCLK_DVO_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_PIXCLK_LVDS_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_PIXCLK_TMDS_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">R300_PIXCLK_TRANS_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">R300_PIXCLK_TVO_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">R300_P2G2CLK_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">R300_P2G2CLK_DAC_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">R300_DISP_DAC_PIXCLK_DAC2_BLANK_OFF</span><span class="p">);</span>
			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PIXCLKS_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV350</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* for RV350/M10, no delays are required. */</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">R300_SCLK_CNTL2</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">R300_SCLK_FORCE_TCL</span> <span class="o">|</span>
				<span class="n">R300_SCLK_FORCE_GA</span> <span class="o">|</span> <span class="n">R300_SCLK_FORCE_CBA</span><span class="p">);</span>
			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">R300_SCLK_CNTL2</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RADEON_SCLK_FORCE_DISP2</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_CP</span> <span class="o">|</span>
				<span class="n">RADEON_SCLK_FORCE_HDP</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_DISP1</span>
				<span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_TOP</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_E2</span> <span class="o">|</span>
				<span class="n">R300_SCLK_FORCE_VAP</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_IDCT</span> <span class="o">|</span>
				<span class="n">RADEON_SCLK_FORCE_VIP</span> <span class="o">|</span> <span class="n">R300_SCLK_FORCE_SR</span> <span class="o">|</span>
				<span class="n">R300_SCLK_FORCE_PX</span> <span class="o">|</span> <span class="n">R300_SCLK_FORCE_TX</span> <span class="o">|</span>
				<span class="n">R300_SCLK_FORCE_US</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_TV_SCLK</span> <span class="o">|</span>
				<span class="n">R300_SCLK_FORCE_SU</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_OV0</span><span class="p">);</span>
			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_MORE_CNTL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_SCLK_MORE_FORCEON</span><span class="p">;</span>
			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_MORE_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_MCLK_CNTL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RADEON_FORCEON_MCLKA</span> <span class="o">|</span>
				<span class="n">RADEON_FORCEON_MCLKB</span> <span class="o">|</span>
				<span class="n">RADEON_FORCEON_YCLKA</span> <span class="o">|</span>
				<span class="n">RADEON_FORCEON_YCLKB</span> <span class="o">|</span> <span class="n">RADEON_FORCEON_MC</span><span class="p">);</span>
			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_MCLK_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_VCLK_ECP_CNTL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_PIXCLK_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_PIXCLK_DAC_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">R300_DISP_DAC_PIXCLK_DAC_BLANK_OFF</span><span class="p">);</span>
			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_VCLK_ECP_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PIXCLKS_CNTL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_PIX2CLK_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_PIX2CLK_DAC_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_DISP_TVOUT_PIXCLK_TV_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">R300_DVOCLK_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_PIXCLK_BLEND_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_PIXCLK_GV_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">R300_PIXCLK_DVO_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_PIXCLK_LVDS_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_PIXCLK_TMDS_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">R300_PIXCLK_TRANS_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">R300_PIXCLK_TVO_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">R300_P2G2CLK_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">R300_P2G2CLK_DAC_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">R300_DISP_DAC_PIXCLK_DAC2_BLANK_OFF</span><span class="p">);</span>
			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PIXCLKS_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RADEON_SCLK_FORCE_CP</span> <span class="o">|</span> <span class="n">RADEON_SCLK_FORCE_E2</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_SCLK_FORCE_SE</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_SINGLE_CRTC</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RADEON_SCLK_FORCE_RB</span> <span class="o">|</span>
					<span class="n">RADEON_SCLK_FORCE_TDM</span> <span class="o">|</span>
					<span class="n">RADEON_SCLK_FORCE_TAM</span> <span class="o">|</span>
					<span class="n">RADEON_SCLK_FORCE_PB</span> <span class="o">|</span>
					<span class="n">RADEON_SCLK_FORCE_RE</span> <span class="o">|</span>
					<span class="n">RADEON_SCLK_FORCE_VIP</span> <span class="o">|</span>
					<span class="n">RADEON_SCLK_FORCE_IDCT</span> <span class="o">|</span>
					<span class="n">RADEON_SCLK_FORCE_TOP</span> <span class="o">|</span>
					<span class="n">RADEON_SCLK_FORCE_DISP1</span> <span class="o">|</span>
					<span class="n">RADEON_SCLK_FORCE_DISP2</span> <span class="o">|</span>
					<span class="n">RADEON_SCLK_FORCE_HDP</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R300</span><span class="p">)</span> <span class="o">||</span>
				   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R350</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RADEON_SCLK_FORCE_HDP</span> <span class="o">|</span>
					<span class="n">RADEON_SCLK_FORCE_DISP1</span> <span class="o">|</span>
					<span class="n">RADEON_SCLK_FORCE_DISP2</span> <span class="o">|</span>
					<span class="n">RADEON_SCLK_FORCE_TOP</span> <span class="o">|</span>
					<span class="n">RADEON_SCLK_FORCE_IDCT</span> <span class="o">|</span>
					<span class="n">RADEON_SCLK_FORCE_VIP</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

			<span class="n">mdelay</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R300</span><span class="p">)</span> <span class="o">||</span>
			    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R350</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">R300_SCLK_CNTL2</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">R300_SCLK_FORCE_TCL</span> <span class="o">|</span>
					<span class="n">R300_SCLK_FORCE_GA</span> <span class="o">|</span>
					<span class="n">R300_SCLK_FORCE_CBA</span><span class="p">);</span>
				<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">R300_SCLK_CNTL2</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
				<span class="n">mdelay</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_MCLK_CNTL</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_FORCEON_MCLKA</span> <span class="o">|</span>
					 <span class="n">RADEON_FORCEON_YCLKA</span><span class="p">);</span>
				<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_MCLK_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
				<span class="n">mdelay</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV200</span><span class="p">)</span> <span class="o">||</span>
			    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV250</span><span class="p">)</span> <span class="o">||</span>
			    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV280</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_MORE_CNTL</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_SCLK_MORE_FORCEON</span><span class="p">;</span>
				<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_SCLK_MORE_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
				<span class="n">mdelay</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PIXCLKS_CNTL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_PIX2CLK_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_PIX2CLK_DAC_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_PIXCLK_BLEND_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_PIXCLK_GV_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_PIXCLK_DIG_TMDS_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_PIXCLK_LVDS_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_PIXCLK_TMDS_ALWAYS_ONb</span><span class="p">);</span>

			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PIXCLKS_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="n">mdelay</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>

			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_VCLK_ECP_CNTL</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_PIXCLK_ALWAYS_ONb</span> <span class="o">|</span>
				 <span class="n">RADEON_PIXCLK_DAC_ALWAYS_ONb</span><span class="p">);</span>
			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_VCLK_ECP_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
