// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module operator_double_mul6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        ap_return
);

parameter    ap_ST_fsm_state1 = 26'd1;
parameter    ap_ST_fsm_state2 = 26'd2;
parameter    ap_ST_fsm_state3 = 26'd4;
parameter    ap_ST_fsm_state4 = 26'd8;
parameter    ap_ST_fsm_state5 = 26'd16;
parameter    ap_ST_fsm_state6 = 26'd32;
parameter    ap_ST_fsm_state7 = 26'd64;
parameter    ap_ST_fsm_state8 = 26'd128;
parameter    ap_ST_fsm_state9 = 26'd256;
parameter    ap_ST_fsm_state10 = 26'd512;
parameter    ap_ST_fsm_state11 = 26'd1024;
parameter    ap_ST_fsm_state12 = 26'd2048;
parameter    ap_ST_fsm_state13 = 26'd4096;
parameter    ap_ST_fsm_state14 = 26'd8192;
parameter    ap_ST_fsm_state15 = 26'd16384;
parameter    ap_ST_fsm_state16 = 26'd32768;
parameter    ap_ST_fsm_state17 = 26'd65536;
parameter    ap_ST_fsm_state18 = 26'd131072;
parameter    ap_ST_fsm_state19 = 26'd262144;
parameter    ap_ST_fsm_state20 = 26'd524288;
parameter    ap_ST_fsm_state21 = 26'd1048576;
parameter    ap_ST_fsm_state22 = 26'd2097152;
parameter    ap_ST_fsm_state23 = 26'd4194304;
parameter    ap_ST_fsm_state24 = 26'd8388608;
parameter    ap_ST_fsm_state25 = 26'd16777216;
parameter    ap_ST_fsm_state26 = 26'd33554432;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] in_r;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[63:0] ap_return;

(* fsm_encoding = "none" *) reg   [25:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] reg_482;
wire   [0:0] tmp_fu_572_p2;
wire    ap_CS_fsm_state3;
reg   [0:0] tmp_s_reg_1148;
reg   [5:0] reg_488;
reg   [5:0] reg_494;
wire    ap_CS_fsm_state11;
wire    grp_lut_mul3_chunk_fu_206_ap_idle;
wire    grp_lut_mul3_chunk_fu_206_ap_ready;
wire    grp_lut_mul3_chunk_fu_206_ap_done;
wire    grp_lut_mul3_chunk_fu_227_ap_idle;
wire    grp_lut_mul3_chunk_fu_227_ap_ready;
wire    grp_lut_mul3_chunk_fu_227_ap_done;
reg    ap_block_state11_on_subcall_done;
reg   [5:0] reg_499;
reg   [5:0] reg_504;
reg   [5:0] reg_509;
reg   [5:0] reg_514;
wire   [7:0] grp_lut_mul3_chunk_fu_206_ap_return;
reg   [7:0] reg_520;
wire    ap_CS_fsm_state4;
wire    grp_lut_mul3_chunk_fu_248_ap_idle;
wire    grp_lut_mul3_chunk_fu_248_ap_ready;
wire    grp_lut_mul3_chunk_fu_248_ap_done;
wire    grp_lut_mul3_chunk_fu_269_ap_idle;
wire    grp_lut_mul3_chunk_fu_269_ap_ready;
wire    grp_lut_mul3_chunk_fu_269_ap_done;
wire    grp_lut_mul3_chunk_fu_290_ap_idle;
wire    grp_lut_mul3_chunk_fu_290_ap_ready;
wire    grp_lut_mul3_chunk_fu_290_ap_done;
wire    grp_lut_mul3_chunk_fu_311_ap_idle;
wire    grp_lut_mul3_chunk_fu_311_ap_ready;
wire    grp_lut_mul3_chunk_fu_311_ap_done;
wire    grp_lut_mul3_chunk_fu_332_ap_idle;
wire    grp_lut_mul3_chunk_fu_332_ap_ready;
wire    grp_lut_mul3_chunk_fu_332_ap_done;
wire    grp_lut_mul3_chunk_fu_353_ap_idle;
wire    grp_lut_mul3_chunk_fu_353_ap_ready;
wire    grp_lut_mul3_chunk_fu_353_ap_done;
wire    grp_lut_mul3_chunk_fu_374_ap_idle;
wire    grp_lut_mul3_chunk_fu_374_ap_ready;
wire    grp_lut_mul3_chunk_fu_374_ap_done;
reg    ap_block_state4_on_subcall_done;
wire    ap_CS_fsm_state12;
reg    ap_block_state12_on_subcall_done;
wire   [7:0] grp_lut_mul3_chunk_fu_227_ap_return;
reg   [7:0] reg_524;
wire   [7:0] grp_lut_mul3_chunk_fu_248_ap_return;
reg   [7:0] reg_528;
wire   [7:0] grp_lut_mul3_chunk_fu_269_ap_return;
reg   [7:0] reg_532;
wire   [7:0] grp_lut_mul3_chunk_fu_290_ap_return;
reg   [7:0] reg_536;
wire   [7:0] grp_lut_mul3_chunk_fu_311_ap_return;
reg   [7:0] reg_540;
wire   [63:0] p_Val2_s_fu_544_p1;
reg   [63:0] p_Val2_s_reg_1109;
reg   [0:0] p_Repl2_2_reg_1124;
wire   [10:0] new_exp_V_fu_558_p4;
reg   [10:0] new_exp_V_reg_1129;
wire   [51:0] new_mant_V_fu_568_p1;
reg   [51:0] new_mant_V_reg_1135;
reg   [0:0] tmp_reg_1140;
wire   [0:0] tmp_4_fu_578_p2;
reg   [0:0] tmp_4_reg_1144;
wire   [0:0] grp_fu_417_p2;
wire    ap_CS_fsm_state2;
wire   [5:0] tmp_24_fu_584_p1;
reg   [5:0] tmp_24_reg_1152;
wire   [5:0] p_Result_7_i_i1_fu_596_p1;
reg   [5:0] p_Result_7_i_i1_reg_1157;
wire   [7:0] grp_lut_mul3_chunk_fu_332_ap_return;
reg   [7:0] chunk_36_41_V_1_reg_1162;
wire   [7:0] grp_lut_mul3_chunk_fu_353_ap_return;
reg   [7:0] chunk_42_47_V_1_reg_1167;
wire   [4:0] tmp_25_fu_601_p1;
reg   [4:0] tmp_25_reg_1172;
wire   [20:0] tmp18_fu_687_p2;
reg   [20:0] tmp18_reg_1177;
wire    ap_CS_fsm_state5;
wire   [32:0] tmp20_fu_693_p2;
reg   [32:0] tmp20_reg_1182;
wire   [44:0] tmp21_fu_699_p2;
reg   [44:0] tmp21_reg_1187;
wire   [52:0] tmp24_fu_714_p2;
reg   [52:0] tmp24_reg_1192;
wire   [32:0] tmp19_fu_723_p2;
reg   [32:0] tmp19_reg_1197;
wire    ap_CS_fsm_state6;
wire   [52:0] tmp22_fu_731_p2;
reg   [52:0] tmp22_reg_1202;
reg   [51:0] new_mant_V_1_reg_1207;
wire    ap_CS_fsm_state7;
wire   [7:0] new_exp_V_2_s_fu_769_p3;
reg   [7:0] new_exp_V_2_s_reg_1212;
wire    ap_CS_fsm_state9;
wire   [10:0] new_exp_V_2_cast_19_fu_777_p1;
wire    ap_CS_fsm_state10;
wire   [5:0] tmp_13_fu_780_p1;
reg   [5:0] tmp_13_reg_1222;
wire   [5:0] p_Result_7_i_i_fu_784_p1;
reg   [5:0] p_Result_7_i_i_reg_1227;
wire   [6:0] tmp_14_fu_813_p1;
reg   [6:0] tmp_14_reg_1232;
wire   [44:0] tmp7_fu_817_p2;
reg   [44:0] tmp7_reg_1237;
wire   [26:0] tmp6_fu_894_p2;
reg   [26:0] tmp6_reg_1242;
wire    ap_CS_fsm_state13;
wire   [44:0] tmp8_fu_900_p2;
reg   [44:0] tmp8_reg_1247;
wire   [54:0] tmp10_fu_905_p2;
reg   [54:0] tmp10_reg_1252;
wire   [14:0] tmp11_fu_911_p2;
reg   [14:0] tmp11_reg_1257;
wire   [44:0] tmp9_fu_920_p2;
reg   [44:0] tmp9_reg_1262;
wire    ap_CS_fsm_state14;
wire   [54:0] tmp13_fu_932_p2;
reg   [54:0] tmp13_reg_1267;
wire   [54:0] agg_result_V_i_i2_fu_940_p2;
reg   [54:0] agg_result_V_i_i2_reg_1272;
wire    ap_CS_fsm_state15;
wire   [55:0] r_V_18_fu_945_p3;
reg   [55:0] r_V_18_reg_1278;
wire    ap_CS_fsm_state16;
wire   [5:0] clz_V_fu_978_p1;
reg   [5:0] clz_V_reg_1284;
reg   [3:0] tmp_17_reg_1289;
wire   [0:0] icmp_fu_992_p2;
reg   [0:0] icmp_reg_1294;
wire    ap_CS_fsm_state17;
wire   [6:0] tmp_5_cast_fu_997_p1;
reg   [6:0] tmp_5_cast_reg_1301;
wire  signed [6:0] r_V_19_fu_1000_p2;
reg  signed [6:0] r_V_19_reg_1306;
wire   [6:0] tmp_8_fu_1006_p2;
reg   [6:0] tmp_8_reg_1313;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire   [6:0] new_exp_V_1_fu_1035_p2;
reg   [6:0] new_exp_V_1_reg_1328;
wire    ap_CS_fsm_state25;
wire   [55:0] grp_fu_1021_p2;
reg   [55:0] r_V_1_reg_1333;
wire   [55:0] grp_fu_1030_p2;
reg   [55:0] r_V_reg_1338;
wire    grp_lut_mul3_chunk_fu_206_ap_start;
reg   [5:0] grp_lut_mul3_chunk_fu_206_d_V;
wire    grp_lut_mul3_chunk_fu_227_ap_start;
reg   [5:0] grp_lut_mul3_chunk_fu_227_d_V;
wire    grp_lut_mul3_chunk_fu_248_ap_start;
wire    grp_lut_mul3_chunk_fu_269_ap_start;
wire    grp_lut_mul3_chunk_fu_290_ap_start;
wire    grp_lut_mul3_chunk_fu_311_ap_start;
reg   [5:0] grp_lut_mul3_chunk_fu_311_d_V;
wire    grp_lut_mul3_chunk_fu_332_ap_start;
reg   [5:0] grp_lut_mul3_chunk_fu_332_d_V;
wire    grp_lut_mul3_chunk_fu_353_ap_start;
wire    grp_lut_mul3_chunk_fu_374_ap_start;
wire   [7:0] grp_lut_mul3_chunk_fu_374_ap_return;
wire   [51:0] ap_phi_mux_p_0330_2_phi_fu_172_p6;
reg   [51:0] p_0330_2_reg_168;
wire    ap_CS_fsm_state8;
wire  signed [10:0] p_cast_18_fu_1053_p1;
reg   [10:0] ap_phi_mux_p_Repl2_1_phi_fu_185_p6;
reg   [10:0] p_Repl2_1_reg_182;
wire    ap_CS_fsm_state26;
wire   [51:0] new_mant_V_2_fu_1088_p3;
reg   [51:0] ap_phi_mux_p_Repl2_s_phi_fu_196_p6;
reg   [51:0] p_Repl2_s_reg_193;
reg    grp_lut_mul3_chunk_fu_206_ap_start_reg;
reg    grp_lut_mul3_chunk_fu_227_ap_start_reg;
reg    grp_lut_mul3_chunk_fu_248_ap_start_reg;
reg    grp_lut_mul3_chunk_fu_269_ap_start_reg;
reg    grp_lut_mul3_chunk_fu_290_ap_start_reg;
reg    grp_lut_mul3_chunk_fu_311_ap_start_reg;
reg    grp_lut_mul3_chunk_fu_332_ap_start_reg;
reg    grp_lut_mul3_chunk_fu_353_ap_start_reg;
reg    grp_lut_mul3_chunk_fu_374_ap_start_reg;
reg   [63:0] grp_fu_395_p1;
reg   [63:0] grp_fu_406_p1;
wire   [3:0] grp_fu_473_p4;
wire   [4:0] tmp_11_fu_588_p3;
wire   [13:0] r_V_11_fu_605_p3;
wire   [19:0] r_V_12_fu_617_p3;
wire   [25:0] r_V_13_fu_629_p3;
wire   [31:0] r_V_14_fu_641_p3;
wire   [37:0] r_V_15_fu_653_p3;
wire   [43:0] r_V_16_fu_665_p3;
wire   [49:0] r_V_17_fu_676_p3;
wire   [20:0] r_V_14_cast_fu_625_p1;
wire   [20:0] r_V_13_cast_fu_613_p1;
wire   [32:0] r_V_16_cast_fu_649_p1;
wire   [32:0] r_V_15_cast_fu_637_p1;
wire   [44:0] r_V_18_cast_fu_672_p1;
wire   [44:0] r_V_17_cast_fu_661_p1;
wire   [52:0] r_V_19_cast_fu_683_p1;
wire   [52:0] tmp23_fu_705_p4;
wire   [32:0] tmp20_cast_fu_720_p1;
wire   [52:0] tmp23_cast_fu_728_p1;
wire   [52:0] tmp19_cast_fu_736_p1;
wire   [52:0] agg_result_V_i_i1_fu_739_p2;
wire   [7:0] tmp_12_fu_754_p4;
wire   [7:0] new_exp_V_2_cast_fu_763_p2;
wire   [37:0] r_V_7_fu_789_p3;
wire   [43:0] r_V_8_fu_801_p3;
wire   [44:0] r_V_8_cast_fu_809_p1;
wire   [44:0] r_V_7_cast_fu_797_p1;
wire   [13:0] r_V_2_fu_823_p3;
wire   [19:0] r_V_3_fu_835_p3;
wire   [25:0] r_V_5_fu_847_p3;
wire   [31:0] r_V_6_fu_859_p3;
wire   [49:0] r_V_9_fu_871_p3;
wire   [26:0] r_V_5_cast_fu_855_p1;
wire   [26:0] r_V_3_cast_fu_843_p1;
wire   [44:0] r_V_6_cast_fu_867_p1;
wire   [54:0] r_V_s_fu_883_p3;
wire   [54:0] r_V_9_cast_fu_879_p1;
wire   [14:0] p_cast_fu_890_p1;
wire   [14:0] r_V_2_cast_fu_831_p1;
wire   [44:0] tmp12_cast_fu_917_p1;
wire   [54:0] tmp12_fu_925_p3;
wire   [54:0] tmp11_cast_fu_937_p1;
reg   [55:0] p_Result_s_fu_952_p4;
wire   [63:0] p_Result_1_fu_962_p3;
reg   [63:0] tmp_1_fu_970_p3;
wire  signed [31:0] tmp_8_cast_fu_1014_p1;
wire   [55:0] grp_fu_1021_p1;
wire  signed [31:0] tmp_2_fu_1011_p1;
wire   [55:0] grp_fu_1030_p1;
wire   [6:0] p_s_fu_1047_p3;
wire   [0:0] tmp_18_fu_1040_p3;
wire   [0:0] sel_tmp7_fu_1058_p2;
wire   [51:0] tmp_19_fu_1063_p1;
wire   [51:0] tmp_21_fu_1066_p1;
wire   [50:0] tmp_23_fu_1077_p1;
wire   [51:0] tmp_22_fu_1069_p3;
wire   [51:0] tmp_3_fu_1080_p3;
wire   [63:0] p_Result_2_fu_1096_p4;
wire   [63:0] out_fu_1105_p1;
reg   [63:0] ap_return_preg;
reg   [25:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 26'd1;
#0 grp_lut_mul3_chunk_fu_206_ap_start_reg = 1'b0;
#0 grp_lut_mul3_chunk_fu_227_ap_start_reg = 1'b0;
#0 grp_lut_mul3_chunk_fu_248_ap_start_reg = 1'b0;
#0 grp_lut_mul3_chunk_fu_269_ap_start_reg = 1'b0;
#0 grp_lut_mul3_chunk_fu_290_ap_start_reg = 1'b0;
#0 grp_lut_mul3_chunk_fu_311_ap_start_reg = 1'b0;
#0 grp_lut_mul3_chunk_fu_332_ap_start_reg = 1'b0;
#0 grp_lut_mul3_chunk_fu_353_ap_start_reg = 1'b0;
#0 grp_lut_mul3_chunk_fu_374_ap_start_reg = 1'b0;
#0 ap_return_preg = 64'd0;
end

lut_mul3_chunk grp_lut_mul3_chunk_fu_206(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_mul3_chunk_fu_206_ap_start),
    .ap_done(grp_lut_mul3_chunk_fu_206_ap_done),
    .ap_idle(grp_lut_mul3_chunk_fu_206_ap_idle),
    .ap_ready(grp_lut_mul3_chunk_fu_206_ap_ready),
    .d_V(grp_lut_mul3_chunk_fu_206_d_V),
    .ap_return(grp_lut_mul3_chunk_fu_206_ap_return)
);

lut_mul3_chunk grp_lut_mul3_chunk_fu_227(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_mul3_chunk_fu_227_ap_start),
    .ap_done(grp_lut_mul3_chunk_fu_227_ap_done),
    .ap_idle(grp_lut_mul3_chunk_fu_227_ap_idle),
    .ap_ready(grp_lut_mul3_chunk_fu_227_ap_ready),
    .d_V(grp_lut_mul3_chunk_fu_227_d_V),
    .ap_return(grp_lut_mul3_chunk_fu_227_ap_return)
);

lut_mul3_chunk grp_lut_mul3_chunk_fu_248(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_mul3_chunk_fu_248_ap_start),
    .ap_done(grp_lut_mul3_chunk_fu_248_ap_done),
    .ap_idle(grp_lut_mul3_chunk_fu_248_ap_idle),
    .ap_ready(grp_lut_mul3_chunk_fu_248_ap_ready),
    .d_V(reg_499),
    .ap_return(grp_lut_mul3_chunk_fu_248_ap_return)
);

lut_mul3_chunk grp_lut_mul3_chunk_fu_269(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_mul3_chunk_fu_269_ap_start),
    .ap_done(grp_lut_mul3_chunk_fu_269_ap_done),
    .ap_idle(grp_lut_mul3_chunk_fu_269_ap_idle),
    .ap_ready(grp_lut_mul3_chunk_fu_269_ap_ready),
    .d_V(reg_504),
    .ap_return(grp_lut_mul3_chunk_fu_269_ap_return)
);

lut_mul3_chunk grp_lut_mul3_chunk_fu_290(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_mul3_chunk_fu_290_ap_start),
    .ap_done(grp_lut_mul3_chunk_fu_290_ap_done),
    .ap_idle(grp_lut_mul3_chunk_fu_290_ap_idle),
    .ap_ready(grp_lut_mul3_chunk_fu_290_ap_ready),
    .d_V(reg_509),
    .ap_return(grp_lut_mul3_chunk_fu_290_ap_return)
);

lut_mul3_chunk grp_lut_mul3_chunk_fu_311(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_mul3_chunk_fu_311_ap_start),
    .ap_done(grp_lut_mul3_chunk_fu_311_ap_done),
    .ap_idle(grp_lut_mul3_chunk_fu_311_ap_idle),
    .ap_ready(grp_lut_mul3_chunk_fu_311_ap_ready),
    .d_V(grp_lut_mul3_chunk_fu_311_d_V),
    .ap_return(grp_lut_mul3_chunk_fu_311_ap_return)
);

lut_mul3_chunk grp_lut_mul3_chunk_fu_332(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_mul3_chunk_fu_332_ap_start),
    .ap_done(grp_lut_mul3_chunk_fu_332_ap_done),
    .ap_idle(grp_lut_mul3_chunk_fu_332_ap_idle),
    .ap_ready(grp_lut_mul3_chunk_fu_332_ap_ready),
    .d_V(grp_lut_mul3_chunk_fu_332_d_V),
    .ap_return(grp_lut_mul3_chunk_fu_332_ap_return)
);

lut_mul3_chunk grp_lut_mul3_chunk_fu_353(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_mul3_chunk_fu_353_ap_start),
    .ap_done(grp_lut_mul3_chunk_fu_353_ap_done),
    .ap_idle(grp_lut_mul3_chunk_fu_353_ap_idle),
    .ap_ready(grp_lut_mul3_chunk_fu_353_ap_ready),
    .d_V(reg_514),
    .ap_return(grp_lut_mul3_chunk_fu_353_ap_return)
);

lut_mul3_chunk grp_lut_mul3_chunk_fu_374(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_mul3_chunk_fu_374_ap_start),
    .ap_done(grp_lut_mul3_chunk_fu_374_ap_done),
    .ap_idle(grp_lut_mul3_chunk_fu_374_ap_idle),
    .ap_ready(grp_lut_mul3_chunk_fu_374_ap_ready),
    .d_V(p_Result_7_i_i1_reg_1157),
    .ap_return(grp_lut_mul3_chunk_fu_374_ap_return)
);

kernel_correlatiokbM #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 0 ),
    .din0_WIDTH( 56 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 56 ))
kernel_correlatiokbM_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_18_reg_1278),
    .din1(grp_fu_1021_p1),
    .ce(1'b1),
    .dout(grp_fu_1021_p2)
);

kernel_correlatiolbW #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 1 ),
    .din0_WIDTH( 56 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 56 ))
kernel_correlatiolbW_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_18_reg_1278),
    .din1(grp_fu_1030_p1),
    .ce(1'b1),
    .dout(grp_fu_1030_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 64'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state26)) begin
            ap_return_preg <= out_fu_1105_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_mul3_chunk_fu_206_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11)) | ((tmp_s_reg_1148 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_fu_572_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
            grp_lut_mul3_chunk_fu_206_ap_start_reg <= 1'b1;
        end else if ((grp_lut_mul3_chunk_fu_206_ap_ready == 1'b1)) begin
            grp_lut_mul3_chunk_fu_206_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_mul3_chunk_fu_227_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11)) | ((tmp_s_reg_1148 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_fu_572_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
            grp_lut_mul3_chunk_fu_227_ap_start_reg <= 1'b1;
        end else if ((grp_lut_mul3_chunk_fu_227_ap_ready == 1'b1)) begin
            grp_lut_mul3_chunk_fu_227_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_mul3_chunk_fu_248_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11)) | ((tmp_s_reg_1148 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
            grp_lut_mul3_chunk_fu_248_ap_start_reg <= 1'b1;
        end else if ((grp_lut_mul3_chunk_fu_248_ap_ready == 1'b1)) begin
            grp_lut_mul3_chunk_fu_248_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_mul3_chunk_fu_269_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11)) | ((tmp_s_reg_1148 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
            grp_lut_mul3_chunk_fu_269_ap_start_reg <= 1'b1;
        end else if ((grp_lut_mul3_chunk_fu_269_ap_ready == 1'b1)) begin
            grp_lut_mul3_chunk_fu_269_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_mul3_chunk_fu_290_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11)) | ((tmp_s_reg_1148 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
            grp_lut_mul3_chunk_fu_290_ap_start_reg <= 1'b1;
        end else if ((grp_lut_mul3_chunk_fu_290_ap_ready == 1'b1)) begin
            grp_lut_mul3_chunk_fu_290_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_mul3_chunk_fu_311_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11)) | ((tmp_s_reg_1148 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
            grp_lut_mul3_chunk_fu_311_ap_start_reg <= 1'b1;
        end else if ((grp_lut_mul3_chunk_fu_311_ap_ready == 1'b1)) begin
            grp_lut_mul3_chunk_fu_311_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_mul3_chunk_fu_332_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11)) | ((tmp_s_reg_1148 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
            grp_lut_mul3_chunk_fu_332_ap_start_reg <= 1'b1;
        end else if ((grp_lut_mul3_chunk_fu_332_ap_ready == 1'b1)) begin
            grp_lut_mul3_chunk_fu_332_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_mul3_chunk_fu_353_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_s_reg_1148 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_lut_mul3_chunk_fu_353_ap_start_reg <= 1'b1;
        end else if ((grp_lut_mul3_chunk_fu_353_ap_ready == 1'b1)) begin
            grp_lut_mul3_chunk_fu_353_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_mul3_chunk_fu_374_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_s_reg_1148 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_lut_mul3_chunk_fu_374_ap_start_reg <= 1'b1;
        end else if ((grp_lut_mul3_chunk_fu_374_ap_ready == 1'b1)) begin
            grp_lut_mul3_chunk_fu_374_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_1148 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        p_0330_2_reg_168 <= 52'd0;
    end else if (((tmp_4_reg_1144 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_0330_2_reg_168 <= new_mant_V_reg_1135;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_0330_2_reg_168 <= new_mant_V_1_reg_1207;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_Repl2_1_reg_182 <= new_exp_V_2_cast_19_fu_777_p1;
    end else if (((tmp_4_reg_1144 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        p_Repl2_1_reg_182 <= new_exp_V_reg_1129;
    end else if (((tmp_reg_1140 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        p_Repl2_1_reg_182 <= p_cast_18_fu_1053_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_Repl2_s_reg_193 <= p_0330_2_reg_168;
    end else if (((tmp_4_reg_1144 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        p_Repl2_s_reg_193 <= ap_phi_mux_p_0330_2_phi_fu_172_p6;
    end else if (((tmp_reg_1140 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        p_Repl2_s_reg_193 <= new_mant_V_2_fu_1088_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        agg_result_V_i_i2_reg_1272 <= agg_result_V_i_i2_fu_940_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_on_subcall_done))) begin
        chunk_36_41_V_1_reg_1162 <= grp_lut_mul3_chunk_fu_332_ap_return;
        chunk_42_47_V_1_reg_1167 <= grp_lut_mul3_chunk_fu_353_ap_return;
        tmp_25_reg_1172 <= tmp_25_fu_601_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        clz_V_reg_1284 <= clz_V_fu_978_p1;
        r_V_18_reg_1278[55 : 1] <= r_V_18_fu_945_p3[55 : 1];
        tmp_17_reg_1289 <= {{tmp_1_fu_970_p3[5:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        icmp_reg_1294 <= icmp_fu_992_p2;
        r_V_19_reg_1306 <= r_V_19_fu_1000_p2;
        tmp_5_cast_reg_1301[5 : 0] <= tmp_5_cast_fu_997_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_reg_1294 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        new_exp_V_1_reg_1328 <= new_exp_V_1_fu_1035_p2;
        r_V_1_reg_1333 <= grp_fu_1021_p2;
        r_V_reg_1338 <= grp_fu_1030_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (tmp_4_reg_1144 == 1'd0))) begin
        new_exp_V_2_s_reg_1212 <= new_exp_V_2_s_fu_769_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        new_exp_V_reg_1129 <= {{p_Val2_s_fu_544_p1[62:52]}};
        new_mant_V_reg_1135 <= new_mant_V_fu_568_p1;
        p_Repl2_2_reg_1124 <= p_Val2_s_fu_544_p1[32'd63];
        p_Val2_s_reg_1109 <= p_Val2_s_fu_544_p1;
        tmp_reg_1140 <= tmp_fu_572_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        new_mant_V_1_reg_1207 <= {{agg_result_V_i_i1_fu_739_p2[52:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_1148 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_Result_7_i_i1_reg_1157[3 : 0] <= p_Result_7_i_i1_fu_596_p1[3 : 0];
        tmp_24_reg_1152 <= tmp_24_fu_584_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
        p_Result_7_i_i_reg_1227[3 : 0] <= p_Result_7_i_i_fu_784_p1[3 : 0];
        tmp_13_reg_1222 <= tmp_13_fu_780_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_s_reg_1148 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_fu_572_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        reg_482 <= {{grp_fu_395_p1[35:30]}};
        reg_488 <= {{grp_fu_406_p1[41:36]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11)) | ((tmp_s_reg_1148 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_494 <= {{p_Val2_s_reg_1109[11:6]}};
        reg_499 <= {{p_Val2_s_reg_1109[17:12]}};
        reg_504 <= {{p_Val2_s_reg_1109[23:18]}};
        reg_509 <= {{p_Val2_s_reg_1109[29:24]}};
        reg_514 <= {{p_Val2_s_reg_1109[47:42]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11)) | ((1'b1 == ap_CS_fsm_state12) & (1'b0 == ap_block_state12_on_subcall_done)) | ((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_on_subcall_done)))) begin
        reg_520 <= grp_lut_mul3_chunk_fu_206_ap_return;
        reg_524 <= grp_lut_mul3_chunk_fu_227_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state12) & (1'b0 == ap_block_state12_on_subcall_done)) | ((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_on_subcall_done)))) begin
        reg_528 <= grp_lut_mul3_chunk_fu_248_ap_return;
        reg_532 <= grp_lut_mul3_chunk_fu_269_ap_return;
        reg_536 <= grp_lut_mul3_chunk_fu_290_ap_return;
        reg_540 <= grp_lut_mul3_chunk_fu_311_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp10_reg_1252[54 : 42] <= tmp10_fu_905_p2[54 : 42];
        tmp11_reg_1257 <= tmp11_fu_911_p2;
        tmp6_reg_1242[26 : 12] <= tmp6_fu_894_p2[26 : 12];
        tmp8_reg_1247[44 : 24] <= tmp8_fu_900_p2[44 : 24];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp13_reg_1267 <= tmp13_fu_932_p2;
        tmp9_reg_1262[44 : 12] <= tmp9_fu_920_p2[44 : 12];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp18_reg_1177[20 : 6] <= tmp18_fu_687_p2[20 : 6];
        tmp20_reg_1182[32 : 18] <= tmp20_fu_693_p2[32 : 18];
        tmp21_reg_1187[44 : 30] <= tmp21_fu_699_p2[44 : 30];
        tmp24_reg_1192 <= tmp24_fu_714_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp19_reg_1197[32 : 6] <= tmp19_fu_723_p2[32 : 6];
        tmp22_reg_1202 <= tmp22_fu_731_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'b0 == ap_block_state12_on_subcall_done))) begin
        tmp7_reg_1237[44 : 30] <= tmp7_fu_817_p2[44 : 30];
        tmp_14_reg_1232 <= tmp_14_fu_813_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_572_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_4_reg_1144 <= tmp_4_fu_578_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_reg_1294 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        tmp_8_reg_1313 <= tmp_8_fu_1006_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_4_reg_1144 == 1'd0))) begin
        tmp_s_reg_1148 <= grp_fu_417_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_1140 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_phi_mux_p_Repl2_1_phi_fu_185_p6 = p_cast_18_fu_1053_p1;
    end else begin
        ap_phi_mux_p_Repl2_1_phi_fu_185_p6 = p_Repl2_1_reg_182;
    end
end

always @ (*) begin
    if (((tmp_reg_1140 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_phi_mux_p_Repl2_s_phi_fu_196_p6 = new_mant_V_2_fu_1088_p3;
    end else begin
        ap_phi_mux_p_Repl2_s_phi_fu_196_p6 = p_Repl2_s_reg_193;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_return = out_fu_1105_p1;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_395_p1 = p_Val2_s_reg_1109;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_395_p1 = p_Val2_s_fu_544_p1;
    end else begin
        grp_fu_395_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_406_p1 = p_Val2_s_reg_1109;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_406_p1 = p_Val2_s_fu_544_p1;
    end else begin
        grp_fu_406_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_lut_mul3_chunk_fu_206_d_V = tmp_13_reg_1222;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_lut_mul3_chunk_fu_206_d_V = tmp_24_reg_1152;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_lut_mul3_chunk_fu_206_d_V = reg_482;
    end else begin
        grp_lut_mul3_chunk_fu_206_d_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_lut_mul3_chunk_fu_227_d_V = reg_494;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_lut_mul3_chunk_fu_227_d_V = reg_488;
    end else begin
        grp_lut_mul3_chunk_fu_227_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_lut_mul3_chunk_fu_311_d_V = reg_514;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_lut_mul3_chunk_fu_311_d_V = reg_482;
    end else begin
        grp_lut_mul3_chunk_fu_311_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_lut_mul3_chunk_fu_332_d_V = p_Result_7_i_i_reg_1227;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_lut_mul3_chunk_fu_332_d_V = reg_488;
    end else begin
        grp_lut_mul3_chunk_fu_332_d_V = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((tmp_fu_572_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((tmp_fu_572_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_4_reg_1144 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((tmp_s_reg_1148 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((tmp_4_reg_1144 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (1'b0 == ap_block_state12_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign agg_result_V_i_i1_fu_739_p2 = (tmp19_cast_fu_736_p1 + tmp22_reg_1202);

assign agg_result_V_i_i2_fu_940_p2 = (tmp11_cast_fu_937_p1 + tmp13_reg_1267);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state11_on_subcall_done = ((grp_lut_mul3_chunk_fu_227_ap_done == 1'b0) | (grp_lut_mul3_chunk_fu_206_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state12_on_subcall_done = ((grp_lut_mul3_chunk_fu_227_ap_done == 1'b0) | (grp_lut_mul3_chunk_fu_206_ap_done == 1'b0) | (grp_lut_mul3_chunk_fu_332_ap_done == 1'b0) | (grp_lut_mul3_chunk_fu_311_ap_done == 1'b0) | (grp_lut_mul3_chunk_fu_290_ap_done == 1'b0) | (grp_lut_mul3_chunk_fu_269_ap_done == 1'b0) | (grp_lut_mul3_chunk_fu_248_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_lut_mul3_chunk_fu_227_ap_done == 1'b0) | (grp_lut_mul3_chunk_fu_206_ap_done == 1'b0) | (grp_lut_mul3_chunk_fu_374_ap_done == 1'b0) | (grp_lut_mul3_chunk_fu_353_ap_done == 1'b0) | (grp_lut_mul3_chunk_fu_332_ap_done == 1'b0) | (grp_lut_mul3_chunk_fu_311_ap_done == 1'b0) | (grp_lut_mul3_chunk_fu_290_ap_done == 1'b0) | (grp_lut_mul3_chunk_fu_269_ap_done == 1'b0) | (grp_lut_mul3_chunk_fu_248_ap_done == 1'b0));
end

assign ap_phi_mux_p_0330_2_phi_fu_172_p6 = p_0330_2_reg_168;

assign clz_V_fu_978_p1 = tmp_1_fu_970_p3[5:0];

assign grp_fu_1021_p1 = $unsigned(tmp_8_cast_fu_1014_p1);

assign grp_fu_1030_p1 = $unsigned(tmp_2_fu_1011_p1);

assign grp_fu_417_p2 = ((new_exp_V_reg_1129 < 11'd253) ? 1'b1 : 1'b0);

assign grp_fu_473_p4 = {{p_Val2_s_reg_1109[51:48]}};

assign grp_lut_mul3_chunk_fu_206_ap_start = grp_lut_mul3_chunk_fu_206_ap_start_reg;

assign grp_lut_mul3_chunk_fu_227_ap_start = grp_lut_mul3_chunk_fu_227_ap_start_reg;

assign grp_lut_mul3_chunk_fu_248_ap_start = grp_lut_mul3_chunk_fu_248_ap_start_reg;

assign grp_lut_mul3_chunk_fu_269_ap_start = grp_lut_mul3_chunk_fu_269_ap_start_reg;

assign grp_lut_mul3_chunk_fu_290_ap_start = grp_lut_mul3_chunk_fu_290_ap_start_reg;

assign grp_lut_mul3_chunk_fu_311_ap_start = grp_lut_mul3_chunk_fu_311_ap_start_reg;

assign grp_lut_mul3_chunk_fu_332_ap_start = grp_lut_mul3_chunk_fu_332_ap_start_reg;

assign grp_lut_mul3_chunk_fu_353_ap_start = grp_lut_mul3_chunk_fu_353_ap_start_reg;

assign grp_lut_mul3_chunk_fu_374_ap_start = grp_lut_mul3_chunk_fu_374_ap_start_reg;

assign icmp_fu_992_p2 = ((tmp_17_reg_1289 == 4'd0) ? 1'b1 : 1'b0);

assign new_exp_V_1_fu_1035_p2 = (7'd4 - tmp_5_cast_reg_1301);

assign new_exp_V_2_cast_19_fu_777_p1 = new_exp_V_2_s_reg_1212;

assign new_exp_V_2_cast_fu_763_p2 = (tmp_12_fu_754_p4 + 8'd2);

assign new_exp_V_2_s_fu_769_p3 = ((grp_fu_417_p2[0:0] === 1'b1) ? new_exp_V_2_cast_fu_763_p2 : 8'd255);

assign new_exp_V_fu_558_p4 = {{p_Val2_s_fu_544_p1[62:52]}};

assign new_mant_V_2_fu_1088_p3 = ((icmp_reg_1294[0:0] === 1'b1) ? tmp_22_fu_1069_p3 : tmp_3_fu_1080_p3);

assign new_mant_V_fu_568_p1 = p_Val2_s_fu_544_p1[51:0];

assign out_fu_1105_p1 = p_Result_2_fu_1096_p4;

assign p_Result_1_fu_962_p3 = {{8'd255}, {p_Result_s_fu_952_p4}};

assign p_Result_2_fu_1096_p4 = {{{p_Repl2_2_reg_1124}, {ap_phi_mux_p_Repl2_1_phi_fu_185_p6}}, {ap_phi_mux_p_Repl2_s_phi_fu_196_p6}};

assign p_Result_7_i_i1_fu_596_p1 = tmp_11_fu_588_p3;

assign p_Result_7_i_i_fu_784_p1 = grp_fu_473_p4;

integer ap_tvar_int_0;

always @ (r_V_18_fu_945_p3) begin
    for (ap_tvar_int_0 = 56 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 55 - 0) begin
            p_Result_s_fu_952_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_s_fu_952_p4[ap_tvar_int_0] = r_V_18_fu_945_p3[55 - ap_tvar_int_0];
        end
    end
end

assign p_Val2_s_fu_544_p1 = in_r;

assign p_cast_18_fu_1053_p1 = $signed(p_s_fu_1047_p3);

assign p_cast_fu_890_p1 = reg_520;

assign p_s_fu_1047_p3 = ((icmp_reg_1294[0:0] === 1'b1) ? new_exp_V_1_reg_1328 : 7'd0);

assign r_V_11_fu_605_p3 = {{reg_524}, {6'd0}};

assign r_V_12_fu_617_p3 = {{reg_528}, {12'd0}};

assign r_V_13_cast_fu_613_p1 = r_V_11_fu_605_p3;

assign r_V_13_fu_629_p3 = {{reg_532}, {18'd0}};

assign r_V_14_cast_fu_625_p1 = r_V_12_fu_617_p3;

assign r_V_14_fu_641_p3 = {{reg_536}, {24'd0}};

assign r_V_15_cast_fu_637_p1 = r_V_13_fu_629_p3;

assign r_V_15_fu_653_p3 = {{reg_540}, {30'd0}};

assign r_V_16_cast_fu_649_p1 = r_V_14_fu_641_p3;

assign r_V_16_fu_665_p3 = {{chunk_36_41_V_1_reg_1162}, {36'd0}};

assign r_V_17_cast_fu_661_p1 = r_V_15_fu_653_p3;

assign r_V_17_fu_676_p3 = {{chunk_42_47_V_1_reg_1167}, {42'd0}};

assign r_V_18_cast_fu_672_p1 = r_V_16_fu_665_p3;

assign r_V_18_fu_945_p3 = {{agg_result_V_i_i2_reg_1272}, {1'd0}};

assign r_V_19_cast_fu_683_p1 = r_V_17_fu_676_p3;

assign r_V_19_fu_1000_p2 = (7'd3 - tmp_5_cast_fu_997_p1);

assign r_V_2_cast_fu_831_p1 = r_V_2_fu_823_p3;

assign r_V_2_fu_823_p3 = {{reg_524}, {6'd0}};

assign r_V_3_cast_fu_843_p1 = r_V_3_fu_835_p3;

assign r_V_3_fu_835_p3 = {{reg_528}, {12'd0}};

assign r_V_5_cast_fu_855_p1 = r_V_5_fu_847_p3;

assign r_V_5_fu_847_p3 = {{reg_532}, {18'd0}};

assign r_V_6_cast_fu_867_p1 = r_V_6_fu_859_p3;

assign r_V_6_fu_859_p3 = {{reg_536}, {24'd0}};

assign r_V_7_cast_fu_797_p1 = r_V_7_fu_789_p3;

assign r_V_7_fu_789_p3 = {{reg_520}, {30'd0}};

assign r_V_8_cast_fu_809_p1 = r_V_8_fu_801_p3;

assign r_V_8_fu_801_p3 = {{reg_524}, {36'd0}};

assign r_V_9_cast_fu_879_p1 = r_V_9_fu_871_p3;

assign r_V_9_fu_871_p3 = {{reg_540}, {42'd0}};

assign r_V_s_fu_883_p3 = {{tmp_14_reg_1232}, {48'd0}};

assign sel_tmp7_fu_1058_p2 = (tmp_18_fu_1040_p3 & icmp_reg_1294);

assign tmp10_fu_905_p2 = (r_V_s_fu_883_p3 + r_V_9_cast_fu_879_p1);

assign tmp11_cast_fu_937_p1 = tmp9_reg_1262;

assign tmp11_fu_911_p2 = (p_cast_fu_890_p1 + r_V_2_cast_fu_831_p1);

assign tmp12_cast_fu_917_p1 = tmp6_reg_1242;

assign tmp12_fu_925_p3 = {{40'd0}, {tmp11_reg_1257}};

assign tmp13_fu_932_p2 = (tmp10_reg_1252 + tmp12_fu_925_p3);

assign tmp18_fu_687_p2 = (r_V_14_cast_fu_625_p1 + r_V_13_cast_fu_613_p1);

assign tmp19_cast_fu_736_p1 = tmp19_reg_1197;

assign tmp19_fu_723_p2 = (tmp20_cast_fu_720_p1 + tmp20_reg_1182);

assign tmp20_cast_fu_720_p1 = tmp18_reg_1177;

assign tmp20_fu_693_p2 = (r_V_16_cast_fu_649_p1 + r_V_15_cast_fu_637_p1);

assign tmp21_fu_699_p2 = (r_V_18_cast_fu_672_p1 + r_V_17_cast_fu_661_p1);

assign tmp22_fu_731_p2 = (tmp23_cast_fu_728_p1 + tmp24_reg_1192);

assign tmp23_cast_fu_728_p1 = tmp21_reg_1187;

assign tmp23_fu_705_p4 = {{{tmp_25_reg_1172}, {40'd0}}, {reg_520}};

assign tmp24_fu_714_p2 = (r_V_19_cast_fu_683_p1 + tmp23_fu_705_p4);

assign tmp6_fu_894_p2 = (r_V_5_cast_fu_855_p1 + r_V_3_cast_fu_843_p1);

assign tmp7_fu_817_p2 = (r_V_8_cast_fu_809_p1 + r_V_7_cast_fu_797_p1);

assign tmp8_fu_900_p2 = (r_V_6_cast_fu_867_p1 + tmp7_reg_1237);

assign tmp9_fu_920_p2 = (tmp12_cast_fu_917_p1 + tmp8_reg_1247);

assign tmp_11_fu_588_p3 = {{1'd1}, {grp_fu_473_p4}};

assign tmp_12_fu_754_p4 = {{p_Val2_s_reg_1109[59:52]}};

assign tmp_13_fu_780_p1 = p_Val2_s_reg_1109[5:0];

assign tmp_14_fu_813_p1 = grp_lut_mul3_chunk_fu_332_ap_return[6:0];

assign tmp_18_fu_1040_p3 = r_V_19_reg_1306[32'd6];

assign tmp_19_fu_1063_p1 = r_V_1_reg_1333[51:0];


always @ (p_Result_1_fu_962_p3) begin
    if (p_Result_1_fu_962_p3[0] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd0;
    end else if (p_Result_1_fu_962_p3[1] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd1;
    end else if (p_Result_1_fu_962_p3[2] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd2;
    end else if (p_Result_1_fu_962_p3[3] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd3;
    end else if (p_Result_1_fu_962_p3[4] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd4;
    end else if (p_Result_1_fu_962_p3[5] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd5;
    end else if (p_Result_1_fu_962_p3[6] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd6;
    end else if (p_Result_1_fu_962_p3[7] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd7;
    end else if (p_Result_1_fu_962_p3[8] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd8;
    end else if (p_Result_1_fu_962_p3[9] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd9;
    end else if (p_Result_1_fu_962_p3[10] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd10;
    end else if (p_Result_1_fu_962_p3[11] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd11;
    end else if (p_Result_1_fu_962_p3[12] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd12;
    end else if (p_Result_1_fu_962_p3[13] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd13;
    end else if (p_Result_1_fu_962_p3[14] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd14;
    end else if (p_Result_1_fu_962_p3[15] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd15;
    end else if (p_Result_1_fu_962_p3[16] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd16;
    end else if (p_Result_1_fu_962_p3[17] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd17;
    end else if (p_Result_1_fu_962_p3[18] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd18;
    end else if (p_Result_1_fu_962_p3[19] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd19;
    end else if (p_Result_1_fu_962_p3[20] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd20;
    end else if (p_Result_1_fu_962_p3[21] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd21;
    end else if (p_Result_1_fu_962_p3[22] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd22;
    end else if (p_Result_1_fu_962_p3[23] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd23;
    end else if (p_Result_1_fu_962_p3[24] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd24;
    end else if (p_Result_1_fu_962_p3[25] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd25;
    end else if (p_Result_1_fu_962_p3[26] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd26;
    end else if (p_Result_1_fu_962_p3[27] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd27;
    end else if (p_Result_1_fu_962_p3[28] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd28;
    end else if (p_Result_1_fu_962_p3[29] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd29;
    end else if (p_Result_1_fu_962_p3[30] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd30;
    end else if (p_Result_1_fu_962_p3[31] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd31;
    end else if (p_Result_1_fu_962_p3[32] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd32;
    end else if (p_Result_1_fu_962_p3[33] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd33;
    end else if (p_Result_1_fu_962_p3[34] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd34;
    end else if (p_Result_1_fu_962_p3[35] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd35;
    end else if (p_Result_1_fu_962_p3[36] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd36;
    end else if (p_Result_1_fu_962_p3[37] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd37;
    end else if (p_Result_1_fu_962_p3[38] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd38;
    end else if (p_Result_1_fu_962_p3[39] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd39;
    end else if (p_Result_1_fu_962_p3[40] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd40;
    end else if (p_Result_1_fu_962_p3[41] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd41;
    end else if (p_Result_1_fu_962_p3[42] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd42;
    end else if (p_Result_1_fu_962_p3[43] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd43;
    end else if (p_Result_1_fu_962_p3[44] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd44;
    end else if (p_Result_1_fu_962_p3[45] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd45;
    end else if (p_Result_1_fu_962_p3[46] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd46;
    end else if (p_Result_1_fu_962_p3[47] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd47;
    end else if (p_Result_1_fu_962_p3[48] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd48;
    end else if (p_Result_1_fu_962_p3[49] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd49;
    end else if (p_Result_1_fu_962_p3[50] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd50;
    end else if (p_Result_1_fu_962_p3[51] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd51;
    end else if (p_Result_1_fu_962_p3[52] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd52;
    end else if (p_Result_1_fu_962_p3[53] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd53;
    end else if (p_Result_1_fu_962_p3[54] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd54;
    end else if (p_Result_1_fu_962_p3[55] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd55;
    end else if (p_Result_1_fu_962_p3[56] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd56;
    end else if (p_Result_1_fu_962_p3[57] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd57;
    end else if (p_Result_1_fu_962_p3[58] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd58;
    end else if (p_Result_1_fu_962_p3[59] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd59;
    end else if (p_Result_1_fu_962_p3[60] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd60;
    end else if (p_Result_1_fu_962_p3[61] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd61;
    end else if (p_Result_1_fu_962_p3[62] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd62;
    end else if (p_Result_1_fu_962_p3[63] == 1'b1) begin
        tmp_1_fu_970_p3 = 64'd63;
    end else begin
        tmp_1_fu_970_p3 = 64'd64;
    end
end

assign tmp_21_fu_1066_p1 = r_V_reg_1338[51:0];

assign tmp_22_fu_1069_p3 = ((sel_tmp7_fu_1058_p2[0:0] === 1'b1) ? tmp_19_fu_1063_p1 : tmp_21_fu_1066_p1);

assign tmp_23_fu_1077_p1 = agg_result_V_i_i2_reg_1272[50:0];

assign tmp_24_fu_584_p1 = p_Val2_s_reg_1109[5:0];

assign tmp_25_fu_601_p1 = grp_lut_mul3_chunk_fu_374_ap_return[4:0];

assign tmp_2_fu_1011_p1 = r_V_19_reg_1306;

assign tmp_3_fu_1080_p3 = {{tmp_23_fu_1077_p1}, {1'd0}};

assign tmp_4_fu_578_p2 = ((new_exp_V_fu_558_p4 == 11'd255) ? 1'b1 : 1'b0);

assign tmp_5_cast_fu_997_p1 = clz_V_reg_1284;

assign tmp_8_cast_fu_1014_p1 = $signed(tmp_8_reg_1313);

assign tmp_8_fu_1006_p2 = ($signed(7'd0) - $signed(r_V_19_reg_1306));

assign tmp_fu_572_p2 = ((new_exp_V_fu_558_p4 == 11'd0) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    p_Result_7_i_i1_reg_1157[5:4] <= 2'b01;
    tmp18_reg_1177[5:0] <= 6'b000000;
    tmp20_reg_1182[17:0] <= 18'b000000000000000000;
    tmp21_reg_1187[29:0] <= 30'b000000000000000000000000000000;
    tmp19_reg_1197[5:0] <= 6'b000000;
    p_Result_7_i_i_reg_1227[5:4] <= 2'b00;
    tmp7_reg_1237[29:0] <= 30'b000000000000000000000000000000;
    tmp6_reg_1242[11:0] <= 12'b000000000000;
    tmp8_reg_1247[23:0] <= 24'b000000000000000000000000;
    tmp10_reg_1252[41:0] <= 42'b000000000000000000000000000000000000000000;
    tmp9_reg_1262[11:0] <= 12'b000000000000;
    r_V_18_reg_1278[0] <= 1'b0;
    tmp_5_cast_reg_1301[6] <= 1'b0;
end

endmodule //operator_double_mul6
