#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 20 20:23:05 2020
# Process ID: 13238
# Current directory: /home/sanjay/project/sha256_v3/sha256_v3.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/sanjay/project/sha256_v3/sha256_v3.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/sanjay/project/sha256_v3/sha256_v3.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sanjay/project/axi_stream_side_channel_data/proj_axi_stream_side_channel_data/sha256_build1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sanjay/vivado/Vivado/2019.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:07 . Memory (MB): peak = 1463.883 ; gain = 23.812 ; free physical = 750 ; free virtual = 7858
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1/design_1_axi_dma_1.dcp' for cell 'design_1_i/axi_dma'
INFO: [Project 1-454] Reading design checkpoint '/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_3/design_1_rst_ps7_0_100M_3.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_sha256_0_3/design_1_sha256_0_3.dcp' for cell 'design_1_i/sha256_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1767.852 ; gain = 0.000 ; free physical = 400 ; free virtual = 7563
INFO: [Netlist 29-17] Analyzing 606 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1/design_1_axi_dma_1.xdc] for cell 'design_1_i/axi_dma/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1/design_1_axi_dma_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1/design_1_axi_dma_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1/design_1_axi_dma_1.xdc:61]
Finished Parsing XDC File [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1/design_1_axi_dma_1.xdc] for cell 'design_1_i/axi_dma/U0'
Parsing XDC File [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_3/design_1_rst_ps7_0_100M_3_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_3/design_1_rst_ps7_0_100M_3_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_3/design_1_rst_ps7_0_100M_3.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_3/design_1_rst_ps7_0_100M_3.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1/design_1_axi_dma_1_clocks.xdc] for cell 'design_1_i/axi_dma/U0'
Finished Parsing XDC File [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1/design_1_axi_dma_1_clocks.xdc] for cell 'design_1_i/axi_dma/U0'
Parsing XDC File [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sanjay/project/sha256_v3/sha256_v3.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Sourcing Tcl File [/home/sanjay/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/sanjay/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/sanjay/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/sanjay/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/sanjay/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/sanjay/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/sanjay/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/sanjay/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/sanjay/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/sanjay/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/sanjay/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/sanjay/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1936.160 ; gain = 0.000 ; free physical = 263 ; free virtual = 7446
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

19 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1936.160 ; gain = 447.496 ; free physical = 263 ; free virtual = 7446
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1986.816 ; gain = 47.695 ; free physical = 259 ; free virtual = 7443

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18e664314

Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2424.676 ; gain = 437.859 ; free physical = 110 ; free virtual = 7044

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14b8d9ae6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2582.582 ; gain = 0.000 ; free physical = 136 ; free virtual = 6911
INFO: [Opt 31-389] Phase Retarget created 35 cells and removed 129 cells
INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).
Phase 2 Constant propagation | Checksum: 17a1cb04f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2582.582 ; gain = 0.000 ; free physical = 135 ; free virtual = 6911
INFO: [Opt 31-389] Phase Constant propagation created 260 cells and removed 850 cells
INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16837fef8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2582.582 ; gain = 0.000 ; free physical = 133 ; free virtual = 6909
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 698 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 16837fef8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2582.582 ; gain = 0.000 ; free physical = 132 ; free virtual = 6910
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16837fef8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2582.582 ; gain = 0.000 ; free physical = 133 ; free virtual = 6911
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16837fef8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2582.582 ; gain = 0.000 ; free physical = 133 ; free virtual = 6911
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              35  |             129  |                                             24  |
|  Constant propagation         |             260  |             850  |                                             24  |
|  Sweep                        |               0  |             698  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2582.582 ; gain = 0.000 ; free physical = 133 ; free virtual = 6911
Ending Logic Optimization Task | Checksum: 18d073990

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2582.582 ; gain = 0.000 ; free physical = 133 ; free virtual = 6911

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.811 | TNS=-3.819 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 32
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 17279dda9

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:01 . Memory (MB): peak = 2918.602 ; gain = 0.000 ; free physical = 292 ; free virtual = 6878
Ending Power Optimization Task | Checksum: 17279dda9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2918.602 ; gain = 336.020 ; free physical = 295 ; free virtual = 6891

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Ending Logic Optimization Task | Checksum: 17babf441

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2918.602 ; gain = 0.000 ; free physical = 294 ; free virtual = 6896
Ending Final Cleanup Task | Checksum: 17babf441

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2918.602 ; gain = 0.000 ; free physical = 294 ; free virtual = 6895

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2918.602 ; gain = 0.000 ; free physical = 293 ; free virtual = 6896
Ending Netlist Obfuscation Task | Checksum: 17babf441

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2918.602 ; gain = 0.000 ; free physical = 293 ; free virtual = 6896
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2918.602 ; gain = 982.441 ; free physical = 292 ; free virtual = 6896
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2918.602 ; gain = 0.000 ; free physical = 289 ; free virtual = 6896
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2918.602 ; gain = 0.000 ; free physical = 275 ; free virtual = 6894
INFO: [Common 17-1381] The checkpoint '/home/sanjay/project/sha256_v3/sha256_v3.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2918.602 ; gain = 0.000 ; free physical = 272 ; free virtual = 6898
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sanjay/project/sha256_v3/sha256_v3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2926.605 ; gain = 8.004 ; free physical = 239 ; free virtual = 6894
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 227 ; free virtual = 6893
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1387cb739

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 227 ; free virtual = 6893
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 227 ; free virtual = 6893

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6d53ba7b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 192 ; free virtual = 6875

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 147d8243e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 162 ; free virtual = 6853

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 147d8243e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 162 ; free virtual = 6853
Phase 1 Placer Initialization | Checksum: 147d8243e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 161 ; free virtual = 6853

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b2c02edc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 152 ; free virtual = 6846

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 514 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 179 nets or cells. Created 5 new cells, deleted 174 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 120 ; free virtual = 6833

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |            174  |                   179  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            5  |            174  |                   179  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 13a4f0ebd

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 118 ; free virtual = 6832
Phase 2.2 Global Placement Core | Checksum: 1c651dbd4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 114 ; free virtual = 6830
Phase 2 Global Placement | Checksum: 1c651dbd4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 120 ; free virtual = 6836

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13e3b4b13

Time (s): cpu = 00:00:51 ; elapsed = 00:00:29 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 117 ; free virtual = 6835

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15b819c60

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6831

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 229dd4eea

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6831

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 246b18f02

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6831

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ecb781a6

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6831

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: d232cf2f

Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 107 ; free virtual = 6827

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 176d7b0d3

Time (s): cpu = 00:01:09 ; elapsed = 00:00:40 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 107 ; free virtual = 6827

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 12806d1e6

Time (s): cpu = 00:01:10 ; elapsed = 00:00:40 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 107 ; free virtual = 6827

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1108386fa

Time (s): cpu = 00:01:19 ; elapsed = 00:00:44 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 105 ; free virtual = 6826
Phase 3 Detail Placement | Checksum: 1108386fa

Time (s): cpu = 00:01:19 ; elapsed = 00:00:44 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 105 ; free virtual = 6826

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 6d42a37f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 6d42a37f

Time (s): cpu = 00:01:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 105 ; free virtual = 6826
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.173. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16b15732a

Time (s): cpu = 00:04:58 ; elapsed = 00:04:08 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 110 ; free virtual = 6820
Phase 4.1 Post Commit Optimization | Checksum: 16b15732a

Time (s): cpu = 00:04:58 ; elapsed = 00:04:08 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 110 ; free virtual = 6820

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16b15732a

Time (s): cpu = 00:04:59 ; elapsed = 00:04:08 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6822

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16b15732a

Time (s): cpu = 00:04:59 ; elapsed = 00:04:08 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6822

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6822
Phase 4.4 Final Placement Cleanup | Checksum: 145fe94c7

Time (s): cpu = 00:04:59 ; elapsed = 00:04:09 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6822
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 145fe94c7

Time (s): cpu = 00:04:59 ; elapsed = 00:04:09 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6822
Ending Placer Task | Checksum: b0d3a607

Time (s): cpu = 00:04:59 ; elapsed = 00:04:09 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6822
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:05 ; elapsed = 00:04:12 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 127 ; free virtual = 6838
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 127 ; free virtual = 6838
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 109 ; free virtual = 6826
INFO: [Common 17-1381] The checkpoint '/home/sanjay/project/sha256_v3/sha256_v3.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 128 ; free virtual = 6826
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 136 ; free virtual = 6837
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 104 ; free virtual = 6805

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.173 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 5e770486

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 114 ; free virtual = 6796

Phase 2 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 2 SLR Crossing Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.173 | TNS=0.000 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 3 Fanout Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Phase 4 Single Cell Placement Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 5 Multi Cell Placement Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 6 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 6 Rewire | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 7 Critical Cell Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 8 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 8 Fanout Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Phase 9 Single Cell Placement Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 10 Multi Cell Placement Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 11 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 11 Rewire | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 12 Critical Cell Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 13 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 13 SLR Crossing Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 14 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 14 Fanout Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Phase 15 Single Cell Placement Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 16 Multi Cell Placement Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 17 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 17 Rewire | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 18 Critical Cell Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 19 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 19 DSP Register Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 20 BRAM Register Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 21 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 21 URAM Register Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 22 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 22 Shift Register Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 23 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 23 DSP Register Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 24 BRAM Register Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 25 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 25 URAM Register Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 26 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 26 Shift Register Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 27 Critical Pin Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6794

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 111 ; free virtual = 6794

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Phase 29 Single Cell Placement Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 111 ; free virtual = 6794

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 30 Multi Cell Placement Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 111 ; free virtual = 6794

Phase 31 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 31 SLR Crossing Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 111 ; free virtual = 6794

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.173 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.173 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 111 ; free virtual = 6794

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 111 ; free virtual = 6794

Phase 34 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.173 | TNS=0.000 | WHS=-0.274 | THS=-1.864 |
INFO: [Physopt 32-45] Identified 2 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 2 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 2 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.173 | TNS=0.000 | WHS=-0.171 | THS=-1.317 |
Phase 34 Hold Fix Optimization | Checksum: 5e770486

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 110 ; free virtual = 6794
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 110 ; free virtual = 6794
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.173 | TNS=0.000 | WHS=-0.171 | THS=-1.317 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Single Cell Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.103  |          0.548  |           2  |          0  |               2  |           0  |           1  |  00:00:01  |
|  Total                      |          0.103  |          0.548  |           2  |          0  |               2  |           0  |           1  |  00:00:01  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 110 ; free virtual = 6794
Ending Physical Synthesis Task | Checksum: 5e770486

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 110 ; free virtual = 6794
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 117 ; free virtual = 6800
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 117 ; free virtual = 6800
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 111 ; free virtual = 6791
INFO: [Common 17-1381] The checkpoint '/home/sanjay/project/sha256_v3/sha256_v3.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AggressiveExplore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 568b2a57 ConstDB: 0 ShapeSum: f4d83d87 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6d4938d8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 112 ; free virtual = 6672
Post Restoration Checksum: NetGraph: 56ee3a41 NumContArr: 165afe97 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6d4938d8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 111 ; free virtual = 6673

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 6d4938d8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 121 ; free virtual = 6660

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 6d4938d8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 121 ; free virtual = 6660
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18df699b9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 136 ; free virtual = 6647
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.133  | TNS=0.000  | WHS=-0.355 | THS=-171.030|

Phase 2 Router Initialization | Checksum: 10922aba9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 131 ; free virtual = 6642

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11880
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11880
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ffc86b7b

Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 131 ; free virtual = 6643

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1198
 Number of Nodes with overlaps = 251
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.159 | TNS=-0.159 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: c3902400

Time (s): cpu = 00:01:28 ; elapsed = 00:00:50 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 125 ; free virtual = 6638

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.051 | TNS=-0.051 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 157a73a54

Time (s): cpu = 00:01:32 ; elapsed = 00:00:54 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 126 ; free virtual = 6640

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.019 | TNS=-0.019 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1953b63f0

Time (s): cpu = 00:01:35 ; elapsed = 00:00:57 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 125 ; free virtual = 6640

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.039 | TNS=-0.039 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 11d7e05dd

Time (s): cpu = 00:01:37 ; elapsed = 00:00:59 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 125 ; free virtual = 6639
Phase 4 Rip-up And Reroute | Checksum: 11d7e05dd

Time (s): cpu = 00:01:37 ; elapsed = 00:00:59 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 125 ; free virtual = 6639

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 190cd8e9e

Time (s): cpu = 00:01:40 ; elapsed = 00:01:00 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 125 ; free virtual = 6639
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.129  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 190cd8e9e

Time (s): cpu = 00:01:40 ; elapsed = 00:01:00 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 126 ; free virtual = 6640

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 190cd8e9e

Time (s): cpu = 00:01:40 ; elapsed = 00:01:00 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 126 ; free virtual = 6640
Phase 5 Delay and Skew Optimization | Checksum: 190cd8e9e

Time (s): cpu = 00:01:40 ; elapsed = 00:01:00 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 126 ; free virtual = 6640

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cefda814

Time (s): cpu = 00:01:43 ; elapsed = 00:01:02 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 127 ; free virtual = 6641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.129  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16e23b36d

Time (s): cpu = 00:01:43 ; elapsed = 00:01:02 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 127 ; free virtual = 6641
Phase 6 Post Hold Fix | Checksum: 16e23b36d

Time (s): cpu = 00:01:43 ; elapsed = 00:01:02 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 127 ; free virtual = 6641

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.20726 %
  Global Horizontal Routing Utilization  = 2.9831 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16d734d2b

Time (s): cpu = 00:01:44 ; elapsed = 00:01:02 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 127 ; free virtual = 6641

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16d734d2b

Time (s): cpu = 00:01:44 ; elapsed = 00:01:02 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 125 ; free virtual = 6640

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11c537594

Time (s): cpu = 00:01:45 ; elapsed = 00:01:03 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 126 ; free virtual = 6640

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.129  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 1a970f1a0

Time (s): cpu = 00:01:59 ; elapsed = 00:01:08 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 124 ; free virtual = 6639
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:59 ; elapsed = 00:01:08 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 216 ; free virtual = 6731

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
161 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:06 ; elapsed = 00:01:12 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 214 ; free virtual = 6731
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 213 ; free virtual = 6731
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 179 ; free virtual = 6721
INFO: [Common 17-1381] The checkpoint '/home/sanjay/project/sha256_v3/sha256_v3.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sanjay/project/sha256_v3/sha256_v3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 200 ; free virtual = 6728
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sanjay/project/sha256_v3/sha256_v3.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 200 ; free virtual = 6732
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
174 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2926.605 ; gain = 0.000 ; free physical = 174 ; free virtual = 6716
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 20:31:50 2020...
