CR2:
  EXTSEL:
    Tim3Cc1: [0, Timer 3 CC1 event]
    Tim2Cc3: [1, Timer 2 CC3 event]
    Tim1Cc3: [2, Timer 1 CC3 event]
    Tim8Cc1: [3, Timer 8 CC1 event]
    Tim8Trgo: [4, Timer 8 TRGO event]
    Tim5Cc1: [5, Timer 5 CC1 event]
    Tim5Cc3: [6, Timer 5 CC3 event]
    Swstart: [7, SWSTART]
  JEXTSEL:
    Tim1Trgo: [0, Timer 1 TRGO event]
    Tim1Cc4: [1, Timer 1 CC4 event]
    Tim4Cc3: [2, Timer 4 CC3 event]
    Tim8Cc2: [3, Timer 8 CC2 event]
    Tim8Cc4: [4, Timer 8 CC4 event]
    Tim5Trgo: [5, Timer 5 TRGO event]
    Tim5Cc4: [6, Timer 5 CC4 event]
    Jswstart: [7, JSWSTART]
