5 18 101 9 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (sbit_sel2.vcd) 2 -o (sbit_sel2.cdd) 2 -v (sbit_sel2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 sbit_sel2.v 9 32 1
2 1 3d 15 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 11 107000a 1 0 4 1 4 17 0 f 0 0 0 0
1 b 2 12 107000a 1 0 0 0 1 17 0 1 0 1 0 0
1 i 3 13 107000a 1 0 31 0 32 49 0 ffffffff 0 7 3 0
4 1 15 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 sbit_sel2.v 0 21 1
2 2 0 16 c000f 1 61008 0 0 4 16 8 0
2 3 1 16 80008 0 1410 0 0 4 1 a
2 4 37 16 8000f 1 1a 2 3
2 5 3d 17 10003 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 4 16 8 11 5 5 4
4 5 17 1 0 0 0 4
3 1 main.$u0.$u1 "main.$u0.$u1" 0 sbit_sel2.v 0 0 1
2 6 0 17 80008 1 1004 0 0 32 48 0 0
2 7 1 17 60006 0 1410 0 0 32 33 i
2 8 37 17 60008 1 16 6 7
2 9 0 17 d000d 1 1008 0 0 32 48 6 0
2 10 1 17 b000b 7 100c 0 0 32 33 i
2 11 d 17 b000d 7 128e 9 10 1 50 0 1 1 1 0 0
2 12 3d 17 18001c 6 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 13 0 17 140014 1 1008 0 0 32 48 1 0
2 14 1 17 120012 6 101c 0 0 32 33 i
2 15 6 17 120014 6 1298 13 14 32 50 0 ffffffff fffffffe 1 6 1
2 16 1 17 100010 0 1410 0 0 32 33 i
2 17 37 17 100014 6 3a 15 16
4 8 17 6 11 11 11 8
4 11 17 11 0 12 0 8
4 17 17 16 6 11 11 8
4 12 17 24 0 17 0 8
3 1 main.$u0.$u1.$u2 "main.$u0.$u1.$u2" 0 sbit_sel2.v 0 20 1
2 18 1 18 100010 6 101c 0 0 32 33 i
2 19 23 18 e0011 6 101c 0 18 1 18 0 1 0 0 0 0 a
2 20 1 18 a000a 0 1410 0 0 1 1 b
2 21 37 18 a0011 6 3e 19 20
2 22 0 19 b000b 1 1008 0 0 32 48 5 0
2 23 2c 19 a000b c 900a 22 0 32 18 0 ffffffff 0 0 0 0
4 21 18 10 11 23 23 21
4 23 19 10 0 0 0 21
3 1 main.$u3 "main.$u3" 0 sbit_sel2.v 0 30 1
