<!DOCTYPE html>
<html data-bs-theme="light" lang="en">

<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0, shrink-to-fit=no">
    <title>Home - Brand</title>
    <link rel="stylesheet" href="assets/bootstrap/css/bootstrap.min.css">
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Catamaran:100,200,300,400,500,600,700,800,900&amp;display=swap">
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Lato:100,100i,300,300i,400,400i,700,700i,900,900i&amp;display=swap">
</head>

<body id="page-top">
    <nav class="navbar navbar-expand-lg fixed-top bg-dark navbar-custom navbar-dark">
        <div class="container"><a class="navbar-brand" href="#page-top">Sundaram S S</a><button data-bs-toggle="collapse" class="navbar-toggler" data-bs-target="#navbarResponsive"><span class="visually-hidden">Toggle navigation</span><span class="navbar-toggler-icon"></span></button>
            <div class="collapse navbar-collapse" id="navbarResponsive">
                <ul class="navbar-nav ms-auto">
                    <li class="nav-item"><a class="nav-link" href="#page-top">Home</a></li>
                    <li class="nav-item"><a class="nav-link" href="#about">About</a></li>
                    <li class="nav-item"><a class="nav-link" href="#skills">Skills</a></li>
                    <li class="nav-item"><a class="nav-link" href="#projects">Projects</a></li>
                    <li class="nav-item"><a class="nav-link" href="#academic">Academic</a></li>
                    <li class="nav-item"><a class="nav-link" href="#publications">Publications</a></li>
                    <li class="nav-item"><a class="nav-link" href="#research">Research</a></li>
                    <li class="nav-item"><a class="nav-link" href="#contact">Contact</a></li>
                    <li class="nav-item"><a class="nav-link" href="resume.pdf">Résumé</a></li>
                </ul>
            </div>
        </div>
    </nav>
    <header class="text-center text-white masthead">
        <div class="masthead-content">
            <div class="container">
                <h1 class="masthead-heading mb-0">Sundaram S S</h1>
                <h2 class="masthead-subheading mb-0">Hardware Security &amp; FPGA Engineer</h2><a class="btn btn-primary btn-xl rounded-pill mt-5" role="button" href="resume.pdf">Download Résumé</a><a class="btn btn-outline-light btn-xl rounded-pill mt-5 ms-3" role="button" href="#contact">Contact Me</a>
            </div>
        </div>
        <div class="bg-circle-1 bg-circle"></div>
        <div class="bg-circle-2 bg-circle"></div>
        <div class="bg-circle-3 bg-circle"></div>
        <div class="bg-circle-4 bg-circle"></div>
    </header>
    <section id="about">
        <div class="container">
            <div class="row align-items-center">
                <div class="col-lg-6 order-lg-2">
                    <div class="p-5"><img class="rounded-circle img-fluid" src="assets/img/01.jpg"></div>
                </div>
                <div class="col-lg-6 order-lg-1">
                    <div class="p-5">
                        <h2 class="display-4">About</h2>
                        <p>&nbsp;&nbsp;I am a hardware-oriented engineer specializing in <strong>digital RTL design, FPGA prototyping, and hardware security-centric system architecture</strong>. My work focuses on building <strong>correct-by-construction datapaths</strong>, tightly coupled <strong>PS–PL systems</strong>, and <strong>secure packet-processing pipelines</strong> on Xilinx SoCs.<br>&nbsp;&nbsp;My technical foundation spans <strong>Verilog/SystemVerilog RTL</strong>, <strong>AXI-based SoC integration</strong>, <strong>embedded bare-metal software</strong>, and <strong>hardware/software co-design workflows</strong>. I have implemented and validated designs involving <strong>AXI-Stream packet pipelines</strong>, <strong>AXI-Lite control interfaces</strong>, <strong>DMA engines</strong>, and <strong>interrupt-driven Ethernet processing</strong> on Zynq and Kria platforms.<br>&nbsp;&nbsp;A key area of interest in my work is <strong>hardware security</strong>—specifically <strong>secure Ethernet datapaths, entropy-based anomaly detection, and side-channel-aware hardware design</strong>. I place strong emphasis on <strong>timing closure, power-aware design decisions, and system-level validation</strong> using industry-standard EDA tools.<br><br></p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <section id="skills">
        <div class="container">
            <div class="row align-items-center">
                <div class="col-lg-6 order-lg-1">
                    <div class="p-5"><img class="rounded-circle img-fluid" src="assets/img/02.jpg"></div>
                </div>
                <div class="col-lg-6 order-lg-2">
                    <div class="p-5">
                        <h2 class="display-4">Skills</h2>
                        <p><strong>RTL Design &amp; Verification</strong><br>Verilog, SystemVerilog<br>RTL micro-architecture design<br>AXI-Stream / AXI-Lite protocol compliance<br>Timing closure (setup/hold, CDC awareness)<br>Functional verification, simulation debugging<br>QuestaSim, assertions, waveform analysis<br><br><strong>FPGA SoC &amp; Embedded Systems</strong><br>Xilinx Zynq-7000, Kria KV260 platforms<br>PS–PL integration (AXI, interrupts, DMA)<br>Bare-metal Embedded C (ARM Cortex-R5 / A9)<br>Ethernet MAC (GEM), VLAN-aware packet handling<br>Hardware/software co-design and bring-up<br><br><strong>EDA Tools &amp; Flows</strong><br>Xilinx Vivado, Vitis<br>Cadence Virtuoso, Innovus<br>Synopsys Genus<br>MATLAB / Simulink (DSP modeling &amp; HDL generation)<br><br><strong>Hardware Security &amp; Networking</strong><br>Secure Ethernet datapaths<br>Entropy monitoring and anomaly detection<br>Side-channel-aware design concepts<br>Network packet inspection and debugging (Wireshark)</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <section id="projects">
        <div class="container">
            <div class="row align-items-center">
                <div class="col-lg-6 order-lg-2">
                    <div class="p-5"><img class="rounded-circle img-fluid" src="assets/img/03.jpg"></div>
                </div>
                <div class="col-lg-6 order-lg-1">
                    <div class="p-5">
                        <h2 class="display-4">Projects</h2>
                        <p><strong>Ethernet-Based VLAN Switching on ARM Cortex-R5</strong><br>Designed and implemented a <strong>bare-metal VLAN-aware Ethernet switching system</strong> on Xilinx Kria KV260. Developed packet classification, MAC table learning/aging, and VLAN-tag-based forwarding using <strong>PS GEM Ethernet</strong> and <strong>AXI-connected datapaths</strong>. Validated functionality and throughput using <strong>Wireshark</strong>.<br><br><strong>Entropy-Driven FPGA Security Monitoring</strong><br>Developed a <strong>real-time FPGA RTL engine</strong> to monitor entropy characteristics of network packet streams via <strong>AXI-Stream interfaces</strong>. Designed to detect anomalous traffic patterns directly in hardware, demonstrating the feasibility of <strong>on-chip security monitoring</strong> with minimal latency.<br><br><strong>Scalable NoC Optimization for Chiplet-Based SoCs (2025)</strong><br>Explored <strong>deadlock-free Network-on-Chip architectures</strong> for chiplet systems. Applied <strong>multi-objective optimization algorithms (SBPA, NSGA-II)</strong> to analyze bandwidth-latency trade-offs and improve routing scalability.<br><br><strong>Low-Power FIR Filter Architecture: FPGA vs ASIC</strong><br>Designed a <strong>12-tap FIR filter</strong> using MATLAB/Simulink and synthesized the design on both <strong>FPGA</strong> and <strong>90 nm ASIC</strong>. Performed detailed <strong>power, performance, and area (PPA)</strong> comparison using Cadence Genus, highlighting architectural trade-offs.<br><br></p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <section id="academic">
        <div class="container">
            <div class="row align-items-center">
                <div class="col-lg-6 order-lg-2">
                    <div class="p-5"><img class="rounded-circle img-fluid" src="assets/img/01.jpg"></div>
                </div>
                <div class="col-lg-6 order-lg-1">
                    <div class="p-5">
                        <h2 class="display-4">Academic</h2>
                        <p><br><strong>Master of Engineering (M.E.) – VLSI Design</strong><br>PSG College of Technology, Coimbatore<br>2024 – 2026 | CGPA: <strong>8.1</strong> (up to 3rd semester)<br><br><strong>Bachelor of Engineering (B.E.) – Electrical &amp; Electronics Engineering</strong><br>Kumaraguru College of Technology, Coimbatore<br>2020 – 2024 | CGPA: <strong>8.5</strong><br><strong>Diploma – Electrical &amp; Electronics Engineering</strong><br>Kongu Polytechnic College, Perundurai<br>2017 – 2020 | Percentage: <strong>87%</strong><br><strong>Higher Secondary Education</strong><br>PEM School of Excellence, Tirupur<br>CBSE – 2018<br><br></p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <section id="publications">
        <div class="container">
            <div class="row align-items-center">
                <div class="col-lg-6 order-lg-1">
                    <div class="p-5"><img class="rounded-circle img-fluid" src="assets/img/02.jpg"></div>
                </div>
                <div class="col-lg-6 order-lg-2">
                    <div class="p-5">
                        <h2 class="display-4">Publications &amp; Certifications</h2>
                        <p><strong>International Conference on Science, Engineering and Advanced Technology (ICSEAT 2024)</strong><br>Presented a peer-reviewed research paper at Gulf University, Bahrain, focusing on advanced engineering systems.<br><br><br><strong>Certifications &amp; Professional Training</strong><br>Embedded Processing with FPGA – PSG College of Technology (2025)<br>System-Level Verification Methodology – PSG College of Technology (2025)<br>SoC Design using Verilog HDL – Maven Silicon (2024)<br><br></p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <section id="research">
        <div class="container">
            <div class="row align-items-center">
                <div class="col-lg-6 order-lg-2">
                    <div class="p-5"><img class="rounded-circle img-fluid" src="assets/img/03.jpg"></div>
                </div>
                <div class="col-lg-6 order-lg-1">
                    <div class="p-5">
                        <h2 class="display-4">Research Interests<br><br></h2>
                        <p><br>Post-Quantum Cryptography (PQC) hardware architectures<br>Side-channel-resistant digital design<br>Hardware security evaluation and validation methodologies<br>Power-aware and timing-driven VLSI design<br>Secure network-centric hardware accelerators<br><br></p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <section id="contact">
        <div class="container">
            <div class="row align-items-center">
                <div class="col-lg-6 order-lg-2">
                    <div class="p-5"><img class="rounded-circle img-fluid" src="assets/img/01.jpg"></div>
                </div>
                <div class="col-lg-6 order-lg-1">
                    <div class="p-5">
                        <h2 class="display-4">Contact</h2>
                        <p><br><strong>Email:</strong> 24mv05@psgtech.ac.in<br><br><strong>Phone:</strong> +91 94866 47513<br><br><strong>Location:</strong> Coimbatore, India<br>I am open to opportunities in <strong>FPGA design, hardware security, VLSI architecture, and research-oriented roles</strong>.<br><br>Feel free to reach out for technical discussions, collaborations, or recruitment inquiries.<br><br></p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <footer class="py-5 bg-black">
        <div class="container">
            <p class="text-center text-white m-0 small">Updated on Feb 2026 by Sundaram S S</p>
        </div>
    </footer>
    <script src="assets/bootstrap/js/bootstrap.min.js"></script>
</body>

</html>