module part1(SW, HEX0, HEX1);
	input [9:0] SW;
	output [0:6] HEX0, HEX1;
	
	wire A, B, C, D, A1, B1, C1, D1;
	
	assign A = SW[7];
	assign B = SW[6];
	assign C = SW[5];
	assign D = SW[4];
	
	assign HEX0[0] = A + C + (B&D) + (~B&~D);
	assign HEX0[1] = ~B + (~C&~D) + (C&D);
	assign HEX0[2] = B + ~C + D;
	assign HEX0[3] = (~B&~D) + (C&~D) + (B&~C&D) + (~B&C) + A;
	assign HEX0[4] = (~B&~D) + (C&~D);
	assign HEX0[5] = A + (~C&~D) + (B&~C) + (B&~D);
	assign HEX0[6] = A + (B&~C) + (~B&C) + (C&~D);