{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 13:08:17 2014 " "Info: Processing started: Tue May 20 13:08:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off L3C580 -c L3C580 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off L3C580 -c L3C580 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[1\] " "Info: Assuming node \"key\[1\]\" is an undefined clock" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 25 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "key\[1\] register err\[0\] register in\[3\] 281.06 MHz 3.558 ns Internal " "Info: Clock \"key\[1\]\" has Internal fmax of 281.06 MHz between source register \"err\[0\]\" and destination register \"in\[3\]\" (period= 3.558 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.312 ns + Longest register register " "Info: + Longest register to register delay is 3.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns err\[0\] 1 REG LCFF_X33_Y13_N9 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y13_N9; Fanout = 29; REG Node = 'err\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { err[0] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.177 ns) 1.150 ns in\[3\]~161 2 COMB LCCOMB_X32_Y12_N10 4 " "Info: 2: + IC(0.973 ns) + CELL(0.177 ns) = 1.150 ns; Loc. = LCCOMB_X32_Y12_N10; Fanout = 4; COMB Node = 'in\[3\]~161'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { err[0] in[3]~161 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.322 ns) 2.359 ns in\[3\]~172 3 COMB LCCOMB_X31_Y13_N6 1 " "Info: 3: + IC(0.887 ns) + CELL(0.322 ns) = 2.359 ns; Loc. = LCCOMB_X31_Y13_N6; Fanout = 1; COMB Node = 'in\[3\]~172'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { in[3]~161 in[3]~172 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.545 ns) 3.216 ns in\[3\]~173 4 COMB LCCOMB_X31_Y13_N0 1 " "Info: 4: + IC(0.312 ns) + CELL(0.545 ns) = 3.216 ns; Loc. = LCCOMB_X31_Y13_N0; Fanout = 1; COMB Node = 'in\[3\]~173'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { in[3]~172 in[3]~173 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.312 ns in\[3\] 5 REG LCFF_X31_Y13_N1 8 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 3.312 ns; Loc. = LCFF_X31_Y13_N1; Fanout = 8; REG Node = 'in\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { in[3]~173 in[3] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.140 ns ( 34.42 % ) " "Info: Total cell delay = 1.140 ns ( 34.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.172 ns ( 65.58 % ) " "Info: Total interconnect delay = 2.172 ns ( 65.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { err[0] in[3]~161 in[3]~172 in[3]~173 in[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { err[0] {} in[3]~161 {} in[3]~172 {} in[3]~173 {} in[3] {} } { 0.000ns 0.973ns 0.887ns 0.312ns 0.000ns } { 0.000ns 0.177ns 0.322ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 3.169 ns + Shortest register " "Info: + Shortest clock path from clock \"key\[1\]\" to destination register is 3.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key\[1\] 1 CLK PIN_R21 16 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 16; CLK Node = 'key\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.703 ns) + CELL(0.602 ns) 3.169 ns in\[3\] 2 REG LCFF_X31_Y13_N1 8 " "Info: 2: + IC(1.703 ns) + CELL(0.602 ns) = 3.169 ns; Loc. = LCFF_X31_Y13_N1; Fanout = 8; REG Node = 'in\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { key[1] in[3] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 46.26 % ) " "Info: Total cell delay = 1.466 ns ( 46.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.703 ns ( 53.74 % ) " "Info: Total interconnect delay = 1.703 ns ( 53.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { key[1] in[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.169 ns" { key[1] {} key[1]~combout {} in[3] {} } { 0.000ns 0.000ns 1.703ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] source 3.176 ns - Longest register " "Info: - Longest clock path from clock \"key\[1\]\" to source register is 3.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key\[1\] 1 CLK PIN_R21 16 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 16; CLK Node = 'key\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.602 ns) 3.176 ns err\[0\] 2 REG LCFF_X33_Y13_N9 29 " "Info: 2: + IC(1.710 ns) + CELL(0.602 ns) = 3.176 ns; Loc. = LCFF_X33_Y13_N9; Fanout = 29; REG Node = 'err\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { key[1] err[0] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 46.16 % ) " "Info: Total cell delay = 1.466 ns ( 46.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.710 ns ( 53.84 % ) " "Info: Total interconnect delay = 1.710 ns ( 53.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { key[1] err[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { key[1] {} key[1]~combout {} err[0] {} } { 0.000ns 0.000ns 1.710ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { key[1] in[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.169 ns" { key[1] {} key[1]~combout {} in[3] {} } { 0.000ns 0.000ns 1.703ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { key[1] err[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { key[1] {} key[1]~combout {} err[0] {} } { 0.000ns 0.000ns 1.710ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 392 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 392 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { err[0] in[3]~161 in[3]~172 in[3]~173 in[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { err[0] {} in[3]~161 {} in[3]~172 {} in[3]~173 {} in[3] {} } { 0.000ns 0.973ns 0.887ns 0.312ns 0.000ns } { 0.000ns 0.177ns 0.322ns 0.545ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { key[1] in[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.169 ns" { key[1] {} key[1]~combout {} in[3] {} } { 0.000ns 0.000ns 1.703ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { key[1] err[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { key[1] {} key[1]~combout {} err[0] {} } { 0.000ns 0.000ns 1.710ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register h2\[0\] register hex0\[6\]~reg0 135.94 MHz 7.356 ns Internal " "Info: Clock \"clock\" has Internal fmax of 135.94 MHz between source register \"h2\[0\]\" and destination register \"hex0\[6\]~reg0\" (period= 7.356 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.120 ns + Longest register register " "Info: + Longest register to register delay is 7.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns h2\[0\] 1 REG LCFF_X27_Y12_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y12_N13; Fanout = 3; REG Node = 'h2\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { h2[0] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.521 ns) 1.431 ns Equal5~1 2 COMB LCCOMB_X26_Y11_N14 7 " "Info: 2: + IC(0.910 ns) + CELL(0.521 ns) = 1.431 ns; Loc. = LCCOMB_X26_Y11_N14; Fanout = 7; COMB Node = 'Equal5~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { h2[0] Equal5~1 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.178 ns) 2.141 ns Equal7~0 3 COMB LCCOMB_X26_Y11_N24 17 " "Info: 3: + IC(0.532 ns) + CELL(0.178 ns) = 2.141 ns; Loc. = LCCOMB_X26_Y11_N24; Fanout = 17; COMB Node = 'Equal7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { Equal5~1 Equal7~0 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.322 ns) 3.336 ns hex0\[1\]~145 4 COMB LCCOMB_X27_Y11_N2 1 " "Info: 4: + IC(0.873 ns) + CELL(0.322 ns) = 3.336 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 1; COMB Node = 'hex0\[1\]~145'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { Equal7~0 hex0[1]~145 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.178 ns) 4.054 ns hex0\[1\]~146 5 COMB LCCOMB_X26_Y11_N6 3 " "Info: 5: + IC(0.540 ns) + CELL(0.178 ns) = 4.054 ns; Loc. = LCCOMB_X26_Y11_N6; Fanout = 3; COMB Node = 'hex0\[1\]~146'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { hex0[1]~145 hex0[1]~146 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.278 ns) 5.187 ns hex0\[1\]~147 6 COMB LCCOMB_X30_Y11_N2 5 " "Info: 6: + IC(0.855 ns) + CELL(0.278 ns) = 5.187 ns; Loc. = LCCOMB_X30_Y11_N2; Fanout = 5; COMB Node = 'hex0\[1\]~147'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { hex0[1]~146 hex0[1]~147 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.544 ns) 6.555 ns hex0~173 7 COMB LCCOMB_X30_Y11_N10 1 " "Info: 7: + IC(0.824 ns) + CELL(0.544 ns) = 6.555 ns; Loc. = LCCOMB_X30_Y11_N10; Fanout = 1; COMB Node = 'hex0~173'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { hex0[1]~147 hex0~173 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 7.024 ns hex0~174 8 COMB LCCOMB_X30_Y11_N24 1 " "Info: 8: + IC(0.291 ns) + CELL(0.178 ns) = 7.024 ns; Loc. = LCCOMB_X30_Y11_N24; Fanout = 1; COMB Node = 'hex0~174'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { hex0~173 hex0~174 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.120 ns hex0\[6\]~reg0 9 REG LCFF_X30_Y11_N25 3 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 7.120 ns; Loc. = LCFF_X30_Y11_N25; Fanout = 3; REG Node = 'hex0\[6\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { hex0~174 hex0[6]~reg0 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.295 ns ( 32.23 % ) " "Info: Total cell delay = 2.295 ns ( 32.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.825 ns ( 67.77 % ) " "Info: Total interconnect delay = 4.825 ns ( 67.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.120 ns" { h2[0] Equal5~1 Equal7~0 hex0[1]~145 hex0[1]~146 hex0[1]~147 hex0~173 hex0~174 hex0[6]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.120 ns" { h2[0] {} Equal5~1 {} Equal7~0 {} hex0[1]~145 {} hex0[1]~146 {} hex0[1]~147 {} hex0~173 {} hex0~174 {} hex0[6]~reg0 {} } { 0.000ns 0.910ns 0.532ns 0.873ns 0.540ns 0.855ns 0.824ns 0.291ns 0.000ns } { 0.000ns 0.521ns 0.178ns 0.322ns 0.178ns 0.278ns 0.544ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.846 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 94 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 94; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.846 ns hex0\[6\]~reg0 3 REG LCFF_X30_Y11_N25 3 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X30_Y11_N25; Fanout = 3; REG Node = 'hex0\[6\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clock~clkctrl hex0[6]~reg0 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl hex0[6]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} hex0[6]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.843 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 94 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 94; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.843 ns h2\[0\] 3 REG LCFF_X27_Y12_N13 3 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X27_Y12_N13; Fanout = 3; REG Node = 'h2\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clock~clkctrl h2[0] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.26 % ) " "Info: Total cell delay = 1.628 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 42.74 % ) " "Info: Total interconnect delay = 1.215 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clock clock~clkctrl h2[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clock {} clock~combout {} clock~clkctrl {} h2[0] {} } { 0.000ns 0.000ns 0.232ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl hex0[6]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} hex0[6]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clock clock~clkctrl h2[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clock {} clock~combout {} clock~clkctrl {} h2[0] {} } { 0.000ns 0.000ns 0.232ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.120 ns" { h2[0] Equal5~1 Equal7~0 hex0[1]~145 hex0[1]~146 hex0[1]~147 hex0~173 hex0~174 hex0[6]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.120 ns" { h2[0] {} Equal5~1 {} Equal7~0 {} hex0[1]~145 {} hex0[1]~146 {} hex0[1]~147 {} hex0~173 {} hex0~174 {} hex0[6]~reg0 {} } { 0.000ns 0.910ns 0.532ns 0.873ns 0.540ns 0.855ns 0.824ns 0.291ns 0.000ns } { 0.000ns 0.521ns 0.178ns 0.322ns 0.178ns 0.278ns 0.544ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl hex0[6]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} hex0[6]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clock clock~clkctrl h2[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clock {} clock~combout {} clock~clkctrl {} h2[0] {} } { 0.000ns 0.000ns 0.232ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "hex3\[5\]~reg0 sw\[9\] clock 4.898 ns register " "Info: tsu for register \"hex3\[5\]~reg0\" (data pin = \"sw\[9\]\", clock pin = \"clock\") is 4.898 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.781 ns + Longest pin register " "Info: + Longest pin to register delay is 7.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns sw\[9\] 1 PIN PIN_L2 22 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 22; PIN Node = 'sw\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[9] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.894 ns) + CELL(0.177 ns) 3.097 ns hex3~144 2 COMB LCCOMB_X29_Y12_N22 5 " "Info: 2: + IC(1.894 ns) + CELL(0.177 ns) = 3.097 ns; Loc. = LCCOMB_X29_Y12_N22; Fanout = 5; COMB Node = 'hex3~144'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { sw[9] hex3~144 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.545 ns) 4.867 ns hex3~171 3 COMB LCCOMB_X24_Y9_N8 1 " "Info: 3: + IC(1.225 ns) + CELL(0.545 ns) = 4.867 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 1; COMB Node = 'hex3~171'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { hex3~144 hex3~171 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.521 ns) 6.821 ns hex3~172 4 COMB LCCOMB_X29_Y11_N10 1 " "Info: 4: + IC(1.433 ns) + CELL(0.521 ns) = 6.821 ns; Loc. = LCCOMB_X29_Y11_N10; Fanout = 1; COMB Node = 'hex3~172'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { hex3~171 hex3~172 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.545 ns) 7.685 ns hex3~176 5 COMB LCCOMB_X29_Y11_N16 1 " "Info: 5: + IC(0.319 ns) + CELL(0.545 ns) = 7.685 ns; Loc. = LCCOMB_X29_Y11_N16; Fanout = 1; COMB Node = 'hex3~176'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { hex3~172 hex3~176 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.781 ns hex3\[5\]~reg0 6 REG LCFF_X29_Y11_N17 3 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 7.781 ns; Loc. = LCFF_X29_Y11_N17; Fanout = 3; REG Node = 'hex3\[5\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { hex3~176 hex3[5]~reg0 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.910 ns ( 37.40 % ) " "Info: Total cell delay = 2.910 ns ( 37.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.871 ns ( 62.60 % ) " "Info: Total interconnect delay = 4.871 ns ( 62.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.781 ns" { sw[9] hex3~144 hex3~171 hex3~172 hex3~176 hex3[5]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.781 ns" { sw[9] {} sw[9]~combout {} hex3~144 {} hex3~171 {} hex3~172 {} hex3~176 {} hex3[5]~reg0 {} } { 0.000ns 0.000ns 1.894ns 1.225ns 1.433ns 0.319ns 0.000ns } { 0.000ns 1.026ns 0.177ns 0.545ns 0.521ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.845 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 94 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 94; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.845 ns hex3\[5\]~reg0 3 REG LCFF_X29_Y11_N17 3 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.845 ns; Loc. = LCFF_X29_Y11_N17; Fanout = 3; REG Node = 'hex3\[5\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clock~clkctrl hex3[5]~reg0 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.22 % ) " "Info: Total cell delay = 1.628 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 42.78 % ) " "Info: Total interconnect delay = 1.217 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl hex3[5]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock {} clock~combout {} clock~clkctrl {} hex3[5]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.781 ns" { sw[9] hex3~144 hex3~171 hex3~172 hex3~176 hex3[5]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.781 ns" { sw[9] {} sw[9]~combout {} hex3~144 {} hex3~171 {} hex3~172 {} hex3~176 {} hex3[5]~reg0 {} } { 0.000ns 0.000ns 1.894ns 1.225ns 1.433ns 0.319ns 0.000ns } { 0.000ns 1.026ns 0.177ns 0.545ns 0.521ns 0.545ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl hex3[5]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock {} clock~combout {} clock~clkctrl {} hex3[5]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock hex0\[4\] hex0\[4\]~reg0 10.481 ns register " "Info: tco from clock \"clock\" to destination pin \"hex0\[4\]\" through register \"hex0\[4\]~reg0\" is 10.481 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.846 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 94 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 94; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.846 ns hex0\[4\]~reg0 3 REG LCFF_X30_Y11_N9 3 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X30_Y11_N9; Fanout = 3; REG Node = 'hex0\[4\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clock~clkctrl hex0[4]~reg0 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl hex0[4]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} hex0[4]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.358 ns + Longest register pin " "Info: + Longest register to pin delay is 7.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hex0\[4\]~reg0 1 REG LCFF_X30_Y11_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y11_N9; Fanout = 3; REG Node = 'hex0\[4\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex0[4]~reg0 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.508 ns) + CELL(2.850 ns) 7.358 ns hex0\[4\] 2 PIN PIN_F2 0 " "Info: 2: + IC(4.508 ns) + CELL(2.850 ns) = 7.358 ns; Loc. = PIN_F2; Fanout = 0; PIN Node = 'hex0\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.358 ns" { hex0[4]~reg0 hex0[4] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 38.73 % ) " "Info: Total cell delay = 2.850 ns ( 38.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.508 ns ( 61.27 % ) " "Info: Total interconnect delay = 4.508 ns ( 61.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.358 ns" { hex0[4]~reg0 hex0[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.358 ns" { hex0[4]~reg0 {} hex0[4] {} } { 0.000ns 4.508ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl hex0[4]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} hex0[4]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.358 ns" { hex0[4]~reg0 hex0[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.358 ns" { hex0[4]~reg0 {} hex0[4] {} } { 0.000ns 4.508ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state\[2\] sw\[9\] clock -0.070 ns register " "Info: th for register \"state\[2\]\" (data pin = \"sw\[9\]\", clock pin = \"clock\") is -0.070 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.847 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 94 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 94; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.847 ns state\[2\] 3 REG LCFF_X29_Y12_N9 9 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X29_Y12_N9; Fanout = 9; REG Node = 'state\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clock~clkctrl state[2] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl state[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} state[2] {} } { 0.000ns 0.000ns 0.232ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.203 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns sw\[9\] 1 PIN PIN_L2 22 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 22; PIN Node = 'sw\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[9] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.903 ns) + CELL(0.178 ns) 3.107 ns state~14 2 COMB LCCOMB_X29_Y12_N8 1 " "Info: 2: + IC(1.903 ns) + CELL(0.178 ns) = 3.107 ns; Loc. = LCCOMB_X29_Y12_N8; Fanout = 1; COMB Node = 'state~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { sw[9] state~14 } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.203 ns state\[2\] 3 REG LCFF_X29_Y12_N9 9 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.203 ns; Loc. = LCFF_X29_Y12_N9; Fanout = 9; REG Node = 'state\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { state~14 state[2] } "NODE_NAME" } } { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 40.59 % ) " "Info: Total cell delay = 1.300 ns ( 40.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.903 ns ( 59.41 % ) " "Info: Total interconnect delay = 1.903 ns ( 59.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { sw[9] state~14 state[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { sw[9] {} sw[9]~combout {} state~14 {} state[2] {} } { 0.000ns 0.000ns 1.903ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl state[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} state[2] {} } { 0.000ns 0.000ns 0.232ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { sw[9] state~14 state[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { sw[9] {} sw[9]~combout {} state~14 {} state[2] {} } { 0.000ns 0.000ns 1.903ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 13:08:18 2014 " "Info: Processing ended: Tue May 20 13:08:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
