
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006dd0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000400  08006f60  08006f60  00007f60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007360  08007360  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007360  08007360  00008360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007368  08007368  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007368  08007368  00008368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800736c  0800736c  0000836c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007370  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  200001d4  08007544  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000454  08007544  00009454  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bd00  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001def  00000000  00000000  00014f04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa0  00000000  00000000  00016cf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000080b  00000000  00000000  00017798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026a2b  00000000  00000000  00017fa3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c939  00000000  00000000  0003e9ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e97b5  00000000  00000000  0004b307  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00134abc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b88  00000000  00000000  00134b00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00138688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006f48 	.word	0x08006f48

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08006f48 	.word	0x08006f48

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <hx711_init>:
#include <hx711.h>

//#############################################################################################
void hx711_init(hx711_t *hx711, GPIO_TypeDef *clk_gpio, uint16_t clk_pin, GPIO_TypeDef *dat_gpio, uint16_t dat_pin){
 8000f38:	b480      	push	{r7}
 8000f3a:	b085      	sub	sp, #20
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	60f8      	str	r0, [r7, #12]
 8000f40:	60b9      	str	r1, [r7, #8]
 8000f42:	603b      	str	r3, [r7, #0]
 8000f44:	4613      	mov	r3, r2
 8000f46:	80fb      	strh	r3, [r7, #6]
  // Setup the pin connections with the STM Board
  hx711->clk_gpio = clk_gpio;
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	68ba      	ldr	r2, [r7, #8]
 8000f4c:	601a      	str	r2, [r3, #0]
  hx711->clk_pin = clk_pin;
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	88fa      	ldrh	r2, [r7, #6]
 8000f52:	811a      	strh	r2, [r3, #8]
  hx711->dat_gpio = dat_gpio;
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	683a      	ldr	r2, [r7, #0]
 8000f58:	605a      	str	r2, [r3, #4]
  hx711->dat_pin = dat_pin;
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	8b3a      	ldrh	r2, [r7, #24]
 8000f5e:	815a      	strh	r2, [r3, #10]

}
 8000f60:	bf00      	nop
 8000f62:	3714      	adds	r7, #20
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr

08000f6c <set_scale>:

//#############################################################################################
void set_scale(hx711_t *hx711, float Ascale, float Bscale){
 8000f6c:	b480      	push	{r7}
 8000f6e:	b085      	sub	sp, #20
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	60f8      	str	r0, [r7, #12]
 8000f74:	ed87 0a02 	vstr	s0, [r7, #8]
 8000f78:	edc7 0a01 	vstr	s1, [r7, #4]
  // Set the scale. To calibrate the cell, run the program with a scale of 1, call the tare function and then the get_units function.
  // Divide the obtained weight by the real weight. The result is the parameter to pass to scale
	hx711->Ascale = Ascale;
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	68ba      	ldr	r2, [r7, #8]
 8000f80:	611a      	str	r2, [r3, #16]
	hx711->Bscale = Bscale;
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	687a      	ldr	r2, [r7, #4]
 8000f86:	61da      	str	r2, [r3, #28]
}
 8000f88:	bf00      	nop
 8000f8a:	3714      	adds	r7, #20
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr

08000f94 <set_gain>:

//#############################################################################################
void set_gain(hx711_t *hx711, uint8_t Again, uint8_t Bgain){
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	460b      	mov	r3, r1
 8000f9e:	70fb      	strb	r3, [r7, #3]
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	70bb      	strb	r3, [r7, #2]
  // Define A channel's gain
	switch (Again) {
 8000fa4:	78fb      	ldrb	r3, [r7, #3]
 8000fa6:	2b40      	cmp	r3, #64	@ 0x40
 8000fa8:	d005      	beq.n	8000fb6 <set_gain+0x22>
 8000faa:	2b80      	cmp	r3, #128	@ 0x80
 8000fac:	d107      	bne.n	8000fbe <set_gain+0x2a>
			case 128:		// channel A, gain factor 128
				hx711->Again = 1;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	751a      	strb	r2, [r3, #20]
				break;
 8000fb4:	e003      	b.n	8000fbe <set_gain+0x2a>
			case 64:		// channel A, gain factor 64
				hx711->Again = 3;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2203      	movs	r2, #3
 8000fba:	751a      	strb	r2, [r3, #20]
				break;
 8000fbc:	bf00      	nop
		}
	hx711->Bgain = 2;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2202      	movs	r2, #2
 8000fc2:	f883 2020 	strb.w	r2, [r3, #32]
}
 8000fc6:	bf00      	nop
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr

08000fd2 <shiftIn>:
	if(channel == CHANNEL_A) hx711->Aoffset = offset;
	else hx711->Boffset = offset;
}

//############################################################################################
uint8_t shiftIn(hx711_t *hx711, uint8_t bitOrder) {
 8000fd2:	b580      	push	{r7, lr}
 8000fd4:	b084      	sub	sp, #16
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	6078      	str	r0, [r7, #4]
 8000fda:	460b      	mov	r3, r1
 8000fdc:	70fb      	strb	r3, [r7, #3]
    uint8_t value = 0;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	73fb      	strb	r3, [r7, #15]
    uint8_t i;

    for(i = 0; i < 8; ++i) {
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	73bb      	strb	r3, [r7, #14]
 8000fe6:	e03e      	b.n	8001066 <shiftIn+0x94>
    	HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_SET);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6818      	ldr	r0, [r3, #0]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	891b      	ldrh	r3, [r3, #8]
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	f001 f83c 	bl	8002070 <HAL_GPIO_WritePin>
        if(bitOrder == 0)
 8000ff8:	78fb      	ldrb	r3, [r7, #3]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d113      	bne.n	8001026 <shiftIn+0x54>
            value |= HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) << i;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	685a      	ldr	r2, [r3, #4]
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	895b      	ldrh	r3, [r3, #10]
 8001006:	4619      	mov	r1, r3
 8001008:	4610      	mov	r0, r2
 800100a:	f001 f819 	bl	8002040 <HAL_GPIO_ReadPin>
 800100e:	4603      	mov	r3, r0
 8001010:	461a      	mov	r2, r3
 8001012:	7bbb      	ldrb	r3, [r7, #14]
 8001014:	fa02 f303 	lsl.w	r3, r2, r3
 8001018:	b25a      	sxtb	r2, r3
 800101a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800101e:	4313      	orrs	r3, r2
 8001020:	b25b      	sxtb	r3, r3
 8001022:	73fb      	strb	r3, [r7, #15]
 8001024:	e014      	b.n	8001050 <shiftIn+0x7e>
        else
            value |= HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) << (7 - i);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	685a      	ldr	r2, [r3, #4]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	895b      	ldrh	r3, [r3, #10]
 800102e:	4619      	mov	r1, r3
 8001030:	4610      	mov	r0, r2
 8001032:	f001 f805 	bl	8002040 <HAL_GPIO_ReadPin>
 8001036:	4603      	mov	r3, r0
 8001038:	461a      	mov	r2, r3
 800103a:	7bbb      	ldrb	r3, [r7, #14]
 800103c:	f1c3 0307 	rsb	r3, r3, #7
 8001040:	fa02 f303 	lsl.w	r3, r2, r3
 8001044:	b25a      	sxtb	r2, r3
 8001046:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800104a:	4313      	orrs	r3, r2
 800104c:	b25b      	sxtb	r3, r3
 800104e:	73fb      	strb	r3, [r7, #15]
        HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_RESET);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6818      	ldr	r0, [r3, #0]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	891b      	ldrh	r3, [r3, #8]
 8001058:	2200      	movs	r2, #0
 800105a:	4619      	mov	r1, r3
 800105c:	f001 f808 	bl	8002070 <HAL_GPIO_WritePin>
    for(i = 0; i < 8; ++i) {
 8001060:	7bbb      	ldrb	r3, [r7, #14]
 8001062:	3301      	adds	r3, #1
 8001064:	73bb      	strb	r3, [r7, #14]
 8001066:	7bbb      	ldrb	r3, [r7, #14]
 8001068:	2b07      	cmp	r3, #7
 800106a:	d9bd      	bls.n	8000fe8 <shiftIn+0x16>
    }
    return value;
 800106c:	7bfb      	ldrb	r3, [r7, #15]
}
 800106e:	4618      	mov	r0, r3
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}

08001076 <is_ready>:

//############################################################################################
bool is_ready(hx711_t *hx711) {
 8001076:	b580      	push	{r7, lr}
 8001078:	b082      	sub	sp, #8
 800107a:	af00      	add	r7, sp, #0
 800107c:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_RESET){
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	685a      	ldr	r2, [r3, #4]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	895b      	ldrh	r3, [r3, #10]
 8001086:	4619      	mov	r1, r3
 8001088:	4610      	mov	r0, r2
 800108a:	f000 ffd9 	bl	8002040 <HAL_GPIO_ReadPin>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d101      	bne.n	8001098 <is_ready+0x22>
		return 1;
 8001094:	2301      	movs	r3, #1
 8001096:	e000      	b.n	800109a <is_ready+0x24>
	}
	return 0;
 8001098:	2300      	movs	r3, #0
}
 800109a:	4618      	mov	r0, r3
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <wait_ready>:

//############################################################################################
void wait_ready(hx711_t *hx711) {
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b082      	sub	sp, #8
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
	// Wait for the chip to become ready.
	while (!is_ready(hx711)) {
 80010aa:	e002      	b.n	80010b2 <wait_ready+0x10>
		HAL_Delay(0);
 80010ac:	2000      	movs	r0, #0
 80010ae:	f000 fce7 	bl	8001a80 <HAL_Delay>
	while (!is_ready(hx711)) {
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f7ff ffdf 	bl	8001076 <is_ready>
 80010b8:	4603      	mov	r3, r0
 80010ba:	f083 0301 	eor.w	r3, r3, #1
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d1f3      	bne.n	80010ac <wait_ready+0xa>
	}
}
 80010c4:	bf00      	nop
 80010c6:	bf00      	nop
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
	...

080010d0 <read>:

//############################################################################################
long read(hx711_t *hx711, uint8_t channel){
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	460b      	mov	r3, r1
 80010da:	70fb      	strb	r3, [r7, #3]
	wait_ready(hx711);
 80010dc:	6878      	ldr	r0, [r7, #4]
 80010de:	f7ff ffe0 	bl	80010a2 <wait_ready>
	unsigned long value = 0;
 80010e2:	2300      	movs	r3, #0
 80010e4:	60fb      	str	r3, [r7, #12]
	uint8_t data[3] = { 0 };
 80010e6:	4b2e      	ldr	r3, [pc, #184]	@ (80011a0 <read+0xd0>)
 80010e8:	881b      	ldrh	r3, [r3, #0]
 80010ea:	813b      	strh	r3, [r7, #8]
 80010ec:	2300      	movs	r3, #0
 80010ee:	72bb      	strb	r3, [r7, #10]
	uint8_t filler = 0x00;
 80010f0:	2300      	movs	r3, #0
 80010f2:	75fb      	strb	r3, [r7, #23]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010f4:	b672      	cpsid	i
}
 80010f6:	bf00      	nop

	noInterrupts();

	data[2] = shiftIn(hx711, 1);
 80010f8:	2101      	movs	r1, #1
 80010fa:	6878      	ldr	r0, [r7, #4]
 80010fc:	f7ff ff69 	bl	8000fd2 <shiftIn>
 8001100:	4603      	mov	r3, r0
 8001102:	72bb      	strb	r3, [r7, #10]
	data[1] = shiftIn(hx711, 1);
 8001104:	2101      	movs	r1, #1
 8001106:	6878      	ldr	r0, [r7, #4]
 8001108:	f7ff ff63 	bl	8000fd2 <shiftIn>
 800110c:	4603      	mov	r3, r0
 800110e:	727b      	strb	r3, [r7, #9]
	data[0] = shiftIn(hx711, 1);
 8001110:	2101      	movs	r1, #1
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f7ff ff5d 	bl	8000fd2 <shiftIn>
 8001118:	4603      	mov	r3, r0
 800111a:	723b      	strb	r3, [r7, #8]

	uint8_t gain = 0;
 800111c:	2300      	movs	r3, #0
 800111e:	75bb      	strb	r3, [r7, #22]
	if(channel == 0) gain = hx711->Again;
 8001120:	78fb      	ldrb	r3, [r7, #3]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d103      	bne.n	800112e <read+0x5e>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	7d1b      	ldrb	r3, [r3, #20]
 800112a:	75bb      	strb	r3, [r7, #22]
 800112c:	e003      	b.n	8001136 <read+0x66>
	else gain = hx711->Bgain;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001134:	75bb      	strb	r3, [r7, #22]

	for (unsigned int i = 0; i < gain; i++) {
 8001136:	2300      	movs	r3, #0
 8001138:	613b      	str	r3, [r7, #16]
 800113a:	e012      	b.n	8001162 <read+0x92>
		HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_SET);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6818      	ldr	r0, [r3, #0]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	891b      	ldrh	r3, [r3, #8]
 8001144:	2201      	movs	r2, #1
 8001146:	4619      	mov	r1, r3
 8001148:	f000 ff92 	bl	8002070 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_RESET);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6818      	ldr	r0, [r3, #0]
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	891b      	ldrh	r3, [r3, #8]
 8001154:	2200      	movs	r2, #0
 8001156:	4619      	mov	r1, r3
 8001158:	f000 ff8a 	bl	8002070 <HAL_GPIO_WritePin>
	for (unsigned int i = 0; i < gain; i++) {
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	3301      	adds	r3, #1
 8001160:	613b      	str	r3, [r7, #16]
 8001162:	7dbb      	ldrb	r3, [r7, #22]
 8001164:	693a      	ldr	r2, [r7, #16]
 8001166:	429a      	cmp	r2, r3
 8001168:	d3e8      	bcc.n	800113c <read+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 800116a:	b662      	cpsie	i
}
 800116c:	bf00      	nop
	}

	interrupts();

	// Replicate the most significant bit to pad out a 32-bit signed integer
	if (data[2] & 0x80) {
 800116e:	7abb      	ldrb	r3, [r7, #10]
 8001170:	b25b      	sxtb	r3, r3
 8001172:	2b00      	cmp	r3, #0
 8001174:	da02      	bge.n	800117c <read+0xac>
		filler = 0xFF;
 8001176:	23ff      	movs	r3, #255	@ 0xff
 8001178:	75fb      	strb	r3, [r7, #23]
 800117a:	e001      	b.n	8001180 <read+0xb0>
	} else {
		filler = 0x00;
 800117c:	2300      	movs	r3, #0
 800117e:	75fb      	strb	r3, [r7, #23]
	}

	// Construct a 32-bit signed integer
	value = ( (unsigned long)(filler) << 24
 8001180:	7dfb      	ldrb	r3, [r7, #23]
 8001182:	061a      	lsls	r2, r3, #24
			| (unsigned long)(data[2]) << 16
 8001184:	7abb      	ldrb	r3, [r7, #10]
 8001186:	041b      	lsls	r3, r3, #16
 8001188:	431a      	orrs	r2, r3
			| (unsigned long)(data[1]) << 8
 800118a:	7a7b      	ldrb	r3, [r7, #9]
 800118c:	021b      	lsls	r3, r3, #8
 800118e:	4313      	orrs	r3, r2
			| (unsigned long)(data[0]) );
 8001190:	7a3a      	ldrb	r2, [r7, #8]
	value = ( (unsigned long)(filler) << 24
 8001192:	4313      	orrs	r3, r2
 8001194:	60fb      	str	r3, [r7, #12]

	return (long)(value);
 8001196:	68fb      	ldr	r3, [r7, #12]
}
 8001198:	4618      	mov	r0, r3
 800119a:	3718      	adds	r7, #24
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	08006f60 	.word	0x08006f60

080011a4 <read_average>:

//############################################################################################
long read_average(hx711_t *hx711, int8_t times, uint8_t channel) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	460b      	mov	r3, r1
 80011ae:	70fb      	strb	r3, [r7, #3]
 80011b0:	4613      	mov	r3, r2
 80011b2:	70bb      	strb	r3, [r7, #2]
	long sum = 0;
 80011b4:	2300      	movs	r3, #0
 80011b6:	60fb      	str	r3, [r7, #12]
	for (int8_t i = 0; i < times; i++) {
 80011b8:	2300      	movs	r3, #0
 80011ba:	72fb      	strb	r3, [r7, #11]
 80011bc:	e011      	b.n	80011e2 <read_average+0x3e>
		sum += read(hx711, channel);
 80011be:	78bb      	ldrb	r3, [r7, #2]
 80011c0:	4619      	mov	r1, r3
 80011c2:	6878      	ldr	r0, [r7, #4]
 80011c4:	f7ff ff84 	bl	80010d0 <read>
 80011c8:	4602      	mov	r2, r0
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	4413      	add	r3, r2
 80011ce:	60fb      	str	r3, [r7, #12]
		HAL_Delay(0);
 80011d0:	2000      	movs	r0, #0
 80011d2:	f000 fc55 	bl	8001a80 <HAL_Delay>
	for (int8_t i = 0; i < times; i++) {
 80011d6:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	3301      	adds	r3, #1
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	72fb      	strb	r3, [r7, #11]
 80011e2:	f997 200b 	ldrsb.w	r2, [r7, #11]
 80011e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80011ea:	429a      	cmp	r2, r3
 80011ec:	dbe7      	blt.n	80011be <read_average+0x1a>
	}
	return sum / times;
 80011ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80011f2:	68fa      	ldr	r2, [r7, #12]
 80011f4:	fb92 f3f3 	sdiv	r3, r2, r3
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3710      	adds	r7, #16
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <get_value>:

//############################################################################################
double get_value(hx711_t *hx711, int8_t times, uint8_t channel) {
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	460b      	mov	r3, r1
 800120a:	70fb      	strb	r3, [r7, #3]
 800120c:	4613      	mov	r3, r2
 800120e:	70bb      	strb	r3, [r7, #2]
	long offset = 0;
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
	if(channel == CHANNEL_A) offset = hx711->Aoffset;
 8001214:	78bb      	ldrb	r3, [r7, #2]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d103      	bne.n	8001222 <get_value+0x22>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	68db      	ldr	r3, [r3, #12]
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	e002      	b.n	8001228 <get_value+0x28>
	else offset = hx711->Boffset;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	699b      	ldr	r3, [r3, #24]
 8001226:	60fb      	str	r3, [r7, #12]
	return read_average(hx711, times, channel) - offset;
 8001228:	78ba      	ldrb	r2, [r7, #2]
 800122a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800122e:	4619      	mov	r1, r3
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f7ff ffb7 	bl	80011a4 <read_average>
 8001236:	4602      	mov	r2, r0
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff f971 	bl	8000524 <__aeabi_i2d>
 8001242:	4602      	mov	r2, r0
 8001244:	460b      	mov	r3, r1
 8001246:	ec43 2b17 	vmov	d7, r2, r3
}
 800124a:	eeb0 0a47 	vmov.f32	s0, s14
 800124e:	eef0 0a67 	vmov.f32	s1, s15
 8001252:	3710      	adds	r7, #16
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}

08001258 <get_weight>:
	tare(hx711, times, CHANNEL_A);
	tare(hx711, times, CHANNEL_B);
}

//############################################################################################
float get_weight(hx711_t *hx711, int8_t times, uint8_t channel) {
 8001258:	b5b0      	push	{r4, r5, r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	460b      	mov	r3, r1
 8001262:	70fb      	strb	r3, [r7, #3]
 8001264:	4613      	mov	r3, r2
 8001266:	70bb      	strb	r3, [r7, #2]
  // Read load cell
	read(hx711, channel);
 8001268:	78bb      	ldrb	r3, [r7, #2]
 800126a:	4619      	mov	r1, r3
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f7ff ff2f 	bl	80010d0 <read>
	float scale = 0;
 8001272:	f04f 0300 	mov.w	r3, #0
 8001276:	60fb      	str	r3, [r7, #12]
	if(channel == CHANNEL_A) scale = hx711->Ascale;
 8001278:	78bb      	ldrb	r3, [r7, #2]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d103      	bne.n	8001286 <get_weight+0x2e>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	691b      	ldr	r3, [r3, #16]
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	e002      	b.n	800128c <get_weight+0x34>
	else scale = hx711->Bscale;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	69db      	ldr	r3, [r3, #28]
 800128a:	60fb      	str	r3, [r7, #12]
	return get_value(hx711, times, channel) / scale;
 800128c:	78ba      	ldrb	r2, [r7, #2]
 800128e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001292:	4619      	mov	r1, r3
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f7ff ffb3 	bl	8001200 <get_value>
 800129a:	ec55 4b10 	vmov	r4, r5, d0
 800129e:	68f8      	ldr	r0, [r7, #12]
 80012a0:	f7ff f952 	bl	8000548 <__aeabi_f2d>
 80012a4:	4602      	mov	r2, r0
 80012a6:	460b      	mov	r3, r1
 80012a8:	4620      	mov	r0, r4
 80012aa:	4629      	mov	r1, r5
 80012ac:	f7ff face 	bl	800084c <__aeabi_ddiv>
 80012b0:	4602      	mov	r2, r0
 80012b2:	460b      	mov	r3, r1
 80012b4:	4610      	mov	r0, r2
 80012b6:	4619      	mov	r1, r3
 80012b8:	f7ff fc76 	bl	8000ba8 <__aeabi_d2f>
 80012bc:	4603      	mov	r3, r0
 80012be:	ee07 3a90 	vmov	s15, r3
}
 80012c2:	eeb0 0a67 	vmov.f32	s0, s15
 80012c6:	3710      	adds	r7, #16
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bdb0      	pop	{r4, r5, r7, pc}

080012cc <init_weight>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */



void init_weight(hx711_t *hx711){
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af02      	add	r7, sp, #8
 80012d2:	6078      	str	r0, [r7, #4]


	sprintf(buffer,"HX711 initialization\n\r");
 80012d4:	4916      	ldr	r1, [pc, #88]	@ (8001330 <init_weight+0x64>)
 80012d6:	4817      	ldr	r0, [pc, #92]	@ (8001334 <init_weight+0x68>)
 80012d8:	f003 fd0a 	bl	8004cf0 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)(buffer), sizeof(buffer), 100);
 80012dc:	2364      	movs	r3, #100	@ 0x64
 80012de:	2280      	movs	r2, #128	@ 0x80
 80012e0:	4914      	ldr	r1, [pc, #80]	@ (8001334 <init_weight+0x68>)
 80012e2:	4815      	ldr	r0, [pc, #84]	@ (8001338 <init_weight+0x6c>)
 80012e4:	f002 fa8e 	bl	8003804 <HAL_UART_Transmit>

	/* Initialize the hx711 sensors */
	hx711_init(hx711, GPIOC, GPIO_PIN_12, GPIOC, GPIO_PIN_10);
 80012e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012ec:	9300      	str	r3, [sp, #0]
 80012ee:	4b13      	ldr	r3, [pc, #76]	@ (800133c <init_weight+0x70>)
 80012f0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80012f4:	4911      	ldr	r1, [pc, #68]	@ (800133c <init_weight+0x70>)
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f7ff fe1e 	bl	8000f38 <hx711_init>

	/* Configure gain for each channel (see datasheet for details) */
	set_gain(hx711, 128, 32);
 80012fc:	2220      	movs	r2, #32
 80012fe:	2180      	movs	r1, #128	@ 0x80
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f7ff fe47 	bl	8000f94 <set_gain>

	/* Set HX711 scaling factor (see README for procedure) */
	set_scale(hx711, -44.25, -10.98);
 8001306:	eddf 0a0e 	vldr	s1, [pc, #56]	@ 8001340 <init_weight+0x74>
 800130a:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 8001344 <init_weight+0x78>
 800130e:	6878      	ldr	r0, [r7, #4]
 8001310:	f7ff fe2c 	bl	8000f6c <set_scale>

	/* Tare weight */
	//tare_all(hx711, 10);

	sprintf(buffer,"HX711 module has been initialized\n\r");
 8001314:	490c      	ldr	r1, [pc, #48]	@ (8001348 <init_weight+0x7c>)
 8001316:	4807      	ldr	r0, [pc, #28]	@ (8001334 <init_weight+0x68>)
 8001318:	f003 fcea 	bl	8004cf0 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)(buffer), sizeof(buffer), 100);
 800131c:	2364      	movs	r3, #100	@ 0x64
 800131e:	2280      	movs	r2, #128	@ 0x80
 8001320:	4904      	ldr	r1, [pc, #16]	@ (8001334 <init_weight+0x68>)
 8001322:	4805      	ldr	r0, [pc, #20]	@ (8001338 <init_weight+0x6c>)
 8001324:	f002 fa6e 	bl	8003804 <HAL_UART_Transmit>
}
 8001328:	bf00      	nop
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	08006f64 	.word	0x08006f64
 8001334:	20000280 	.word	0x20000280
 8001338:	200001f0 	.word	0x200001f0
 800133c:	48000800 	.word	0x48000800
 8001340:	c12fae14 	.word	0xc12fae14
 8001344:	c2310000 	.word	0xc2310000
 8001348:	08006f7c 	.word	0x08006f7c

0800134c <measure_weight>:


float measure_weight(hx711_t * hx711){
 800134c:	b580      	push	{r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
	long weightA = 0;
 8001354:	2300      	movs	r3, #0
 8001356:	60fb      	str	r3, [r7, #12]

	// Measure the weight for channel A
	weightA = get_weight(hx711, 10, CHANNEL_A);
 8001358:	2200      	movs	r2, #0
 800135a:	210a      	movs	r1, #10
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f7ff ff7b 	bl	8001258 <get_weight>
 8001362:	eef0 7a40 	vmov.f32	s15, s0
 8001366:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800136a:	ee17 3a90 	vmov	r3, s15
 800136e:	60fb      	str	r3, [r7, #12]
	// Weight cannot be negative
	weightA = (weightA < 0) ? 0 : weightA;
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001376:	60fb      	str	r3, [r7, #12]

	return weightA;
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	ee07 3a90 	vmov	s15, r3
 800137e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8001382:	eeb0 0a67 	vmov.f32	s0, s15
 8001386:	3710      	adds	r7, #16
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}

0800138c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001392:	f000 fb00 	bl	8001996 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001396:	f000 f837 	bl	8001408 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800139a:	f000 f8bb 	bl	8001514 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800139e:	f000 f889 	bl	80014b4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  init_weight(hx711);
 80013a2:	4b14      	ldr	r3, [pc, #80]	@ (80013f4 <main+0x68>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff ff90 	bl	80012cc <init_weight>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  result = measure_weight(hx711);
 80013ac:	4b11      	ldr	r3, [pc, #68]	@ (80013f4 <main+0x68>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff ffcb 	bl	800134c <measure_weight>
 80013b6:	eef0 7a40 	vmov.f32	s15, s0
 80013ba:	4b0f      	ldr	r3, [pc, #60]	@ (80013f8 <main+0x6c>)
 80013bc:	edc3 7a00 	vstr	s15, [r3]
	  int length = sprintf(buffer, "%.2f", result);
 80013c0:	4b0d      	ldr	r3, [pc, #52]	@ (80013f8 <main+0x6c>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff f8bf 	bl	8000548 <__aeabi_f2d>
 80013ca:	4602      	mov	r2, r0
 80013cc:	460b      	mov	r3, r1
 80013ce:	490b      	ldr	r1, [pc, #44]	@ (80013fc <main+0x70>)
 80013d0:	480b      	ldr	r0, [pc, #44]	@ (8001400 <main+0x74>)
 80013d2:	f003 fc8d 	bl	8004cf0 <siprintf>
 80013d6:	6078      	str	r0, [r7, #4]
	  HAL_UART_Transmit(&huart2, (uint8_t *)buffer, length, HAL_MAX_DELAY);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	b29a      	uxth	r2, r3
 80013dc:	f04f 33ff 	mov.w	r3, #4294967295
 80013e0:	4907      	ldr	r1, [pc, #28]	@ (8001400 <main+0x74>)
 80013e2:	4808      	ldr	r0, [pc, #32]	@ (8001404 <main+0x78>)
 80013e4:	f002 fa0e 	bl	8003804 <HAL_UART_Transmit>
	  HAL_Delay(3000);
 80013e8:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80013ec:	f000 fb48 	bl	8001a80 <HAL_Delay>
  {
 80013f0:	bf00      	nop
 80013f2:	e7db      	b.n	80013ac <main+0x20>
 80013f4:	20000278 	.word	0x20000278
 80013f8:	2000027c 	.word	0x2000027c
 80013fc:	08006fa0 	.word	0x08006fa0
 8001400:	20000280 	.word	0x20000280
 8001404:	200001f0 	.word	0x200001f0

08001408 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b096      	sub	sp, #88	@ 0x58
 800140c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800140e:	f107 0314 	add.w	r3, r7, #20
 8001412:	2244      	movs	r2, #68	@ 0x44
 8001414:	2100      	movs	r1, #0
 8001416:	4618      	mov	r0, r3
 8001418:	f003 fccd 	bl	8004db6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800141c:	463b      	mov	r3, r7
 800141e:	2200      	movs	r2, #0
 8001420:	601a      	str	r2, [r3, #0]
 8001422:	605a      	str	r2, [r3, #4]
 8001424:	609a      	str	r2, [r3, #8]
 8001426:	60da      	str	r2, [r3, #12]
 8001428:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800142a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800142e:	f000 fe79 	bl	8002124 <HAL_PWREx_ControlVoltageScaling>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001438:	f000 f8ee 	bl	8001618 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800143c:	f000 fe54 	bl	80020e8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001440:	4b1b      	ldr	r3, [pc, #108]	@ (80014b0 <SystemClock_Config+0xa8>)
 8001442:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001446:	4a1a      	ldr	r2, [pc, #104]	@ (80014b0 <SystemClock_Config+0xa8>)
 8001448:	f023 0318 	bic.w	r3, r3, #24
 800144c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001450:	2314      	movs	r3, #20
 8001452:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001454:	2301      	movs	r3, #1
 8001456:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001458:	2301      	movs	r3, #1
 800145a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800145c:	2300      	movs	r3, #0
 800145e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001460:	2360      	movs	r3, #96	@ 0x60
 8001462:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001464:	2300      	movs	r3, #0
 8001466:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001468:	f107 0314 	add.w	r3, r7, #20
 800146c:	4618      	mov	r0, r3
 800146e:	f000 feaf 	bl	80021d0 <HAL_RCC_OscConfig>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001478:	f000 f8ce 	bl	8001618 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800147c:	230f      	movs	r3, #15
 800147e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001480:	2300      	movs	r3, #0
 8001482:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001484:	2300      	movs	r3, #0
 8001486:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001488:	2300      	movs	r3, #0
 800148a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800148c:	2300      	movs	r3, #0
 800148e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001490:	463b      	mov	r3, r7
 8001492:	2100      	movs	r1, #0
 8001494:	4618      	mov	r0, r3
 8001496:	f001 fa77 	bl	8002988 <HAL_RCC_ClockConfig>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80014a0:	f000 f8ba 	bl	8001618 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80014a4:	f001 ff7e 	bl	80033a4 <HAL_RCCEx_EnableMSIPLLMode>
}
 80014a8:	bf00      	nop
 80014aa:	3758      	adds	r7, #88	@ 0x58
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	40021000 	.word	0x40021000

080014b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014b8:	4b14      	ldr	r3, [pc, #80]	@ (800150c <MX_USART2_UART_Init+0x58>)
 80014ba:	4a15      	ldr	r2, [pc, #84]	@ (8001510 <MX_USART2_UART_Init+0x5c>)
 80014bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014be:	4b13      	ldr	r3, [pc, #76]	@ (800150c <MX_USART2_UART_Init+0x58>)
 80014c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014c6:	4b11      	ldr	r3, [pc, #68]	@ (800150c <MX_USART2_UART_Init+0x58>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014cc:	4b0f      	ldr	r3, [pc, #60]	@ (800150c <MX_USART2_UART_Init+0x58>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014d2:	4b0e      	ldr	r3, [pc, #56]	@ (800150c <MX_USART2_UART_Init+0x58>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014d8:	4b0c      	ldr	r3, [pc, #48]	@ (800150c <MX_USART2_UART_Init+0x58>)
 80014da:	220c      	movs	r2, #12
 80014dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014de:	4b0b      	ldr	r3, [pc, #44]	@ (800150c <MX_USART2_UART_Init+0x58>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014e4:	4b09      	ldr	r3, [pc, #36]	@ (800150c <MX_USART2_UART_Init+0x58>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014ea:	4b08      	ldr	r3, [pc, #32]	@ (800150c <MX_USART2_UART_Init+0x58>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014f0:	4b06      	ldr	r3, [pc, #24]	@ (800150c <MX_USART2_UART_Init+0x58>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014f6:	4805      	ldr	r0, [pc, #20]	@ (800150c <MX_USART2_UART_Init+0x58>)
 80014f8:	f002 f936 	bl	8003768 <HAL_UART_Init>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001502:	f000 f889 	bl	8001618 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	200001f0 	.word	0x200001f0
 8001510:	40004400 	.word	0x40004400

08001514 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b088      	sub	sp, #32
 8001518:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800151a:	f107 030c 	add.w	r3, r7, #12
 800151e:	2200      	movs	r2, #0
 8001520:	601a      	str	r2, [r3, #0]
 8001522:	605a      	str	r2, [r3, #4]
 8001524:	609a      	str	r2, [r3, #8]
 8001526:	60da      	str	r2, [r3, #12]
 8001528:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800152a:	4b39      	ldr	r3, [pc, #228]	@ (8001610 <MX_GPIO_Init+0xfc>)
 800152c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800152e:	4a38      	ldr	r2, [pc, #224]	@ (8001610 <MX_GPIO_Init+0xfc>)
 8001530:	f043 0304 	orr.w	r3, r3, #4
 8001534:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001536:	4b36      	ldr	r3, [pc, #216]	@ (8001610 <MX_GPIO_Init+0xfc>)
 8001538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800153a:	f003 0304 	and.w	r3, r3, #4
 800153e:	60bb      	str	r3, [r7, #8]
 8001540:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001542:	4b33      	ldr	r3, [pc, #204]	@ (8001610 <MX_GPIO_Init+0xfc>)
 8001544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001546:	4a32      	ldr	r2, [pc, #200]	@ (8001610 <MX_GPIO_Init+0xfc>)
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800154e:	4b30      	ldr	r3, [pc, #192]	@ (8001610 <MX_GPIO_Init+0xfc>)
 8001550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	607b      	str	r3, [r7, #4]
 8001558:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800155a:	4b2d      	ldr	r3, [pc, #180]	@ (8001610 <MX_GPIO_Init+0xfc>)
 800155c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800155e:	4a2c      	ldr	r2, [pc, #176]	@ (8001610 <MX_GPIO_Init+0xfc>)
 8001560:	f043 0302 	orr.w	r3, r3, #2
 8001564:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001566:	4b2a      	ldr	r3, [pc, #168]	@ (8001610 <MX_GPIO_Init+0xfc>)
 8001568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800156a:	f003 0302 	and.w	r3, r3, #2
 800156e:	603b      	str	r3, [r7, #0]
 8001570:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|HX_SCK_Pin, GPIO_PIN_RESET);
 8001572:	2200      	movs	r2, #0
 8001574:	f44f 7190 	mov.w	r1, #288	@ 0x120
 8001578:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800157c:	f000 fd78 	bl	8002070 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001580:	2320      	movs	r3, #32
 8001582:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001584:	2301      	movs	r3, #1
 8001586:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001588:	2300      	movs	r3, #0
 800158a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158c:	2300      	movs	r3, #0
 800158e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001590:	f107 030c 	add.w	r3, r7, #12
 8001594:	4619      	mov	r1, r3
 8001596:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800159a:	f000 fba7 	bl	8001cec <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 800159e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015a4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015aa:	2300      	movs	r3, #0
 80015ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80015ae:	f107 030c 	add.w	r3, r7, #12
 80015b2:	4619      	mov	r1, r3
 80015b4:	4817      	ldr	r0, [pc, #92]	@ (8001614 <MX_GPIO_Init+0x100>)
 80015b6:	f000 fb99 	bl	8001cec <HAL_GPIO_Init>

  /*Configure GPIO pin : HX_SCK_Pin */
  GPIO_InitStruct.Pin = HX_SCK_Pin;
 80015ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c0:	2301      	movs	r3, #1
 80015c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c4:	2300      	movs	r3, #0
 80015c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015c8:	2302      	movs	r3, #2
 80015ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HX_SCK_GPIO_Port, &GPIO_InitStruct);
 80015cc:	f107 030c 	add.w	r3, r7, #12
 80015d0:	4619      	mov	r1, r3
 80015d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015d6:	f000 fb89 	bl	8001cec <HAL_GPIO_Init>

  /*Configure GPIO pin : HX_DT_Pin */
  GPIO_InitStruct.Pin = HX_DT_Pin;
 80015da:	2308      	movs	r3, #8
 80015dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015de:	2300      	movs	r3, #0
 80015e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015e2:	2301      	movs	r3, #1
 80015e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015e6:	2302      	movs	r3, #2
 80015e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HX_DT_GPIO_Port, &GPIO_InitStruct);
 80015ea:	f107 030c 	add.w	r3, r7, #12
 80015ee:	4619      	mov	r1, r3
 80015f0:	4808      	ldr	r0, [pc, #32]	@ (8001614 <MX_GPIO_Init+0x100>)
 80015f2:	f000 fb7b 	bl	8001cec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80015f6:	2200      	movs	r2, #0
 80015f8:	2100      	movs	r1, #0
 80015fa:	2028      	movs	r0, #40	@ 0x28
 80015fc:	f000 fb3f 	bl	8001c7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001600:	2028      	movs	r0, #40	@ 0x28
 8001602:	f000 fb58 	bl	8001cb6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001606:	bf00      	nop
 8001608:	3720      	adds	r7, #32
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	40021000 	.word	0x40021000
 8001614:	48000400 	.word	0x48000400

08001618 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800161c:	b672      	cpsid	i
}
 800161e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001620:	bf00      	nop
 8001622:	e7fd      	b.n	8001620 <Error_Handler+0x8>

08001624 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800162a:	4b0f      	ldr	r3, [pc, #60]	@ (8001668 <HAL_MspInit+0x44>)
 800162c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800162e:	4a0e      	ldr	r2, [pc, #56]	@ (8001668 <HAL_MspInit+0x44>)
 8001630:	f043 0301 	orr.w	r3, r3, #1
 8001634:	6613      	str	r3, [r2, #96]	@ 0x60
 8001636:	4b0c      	ldr	r3, [pc, #48]	@ (8001668 <HAL_MspInit+0x44>)
 8001638:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800163a:	f003 0301 	and.w	r3, r3, #1
 800163e:	607b      	str	r3, [r7, #4]
 8001640:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001642:	4b09      	ldr	r3, [pc, #36]	@ (8001668 <HAL_MspInit+0x44>)
 8001644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001646:	4a08      	ldr	r2, [pc, #32]	@ (8001668 <HAL_MspInit+0x44>)
 8001648:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800164c:	6593      	str	r3, [r2, #88]	@ 0x58
 800164e:	4b06      	ldr	r3, [pc, #24]	@ (8001668 <HAL_MspInit+0x44>)
 8001650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001652:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001656:	603b      	str	r3, [r7, #0]
 8001658:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800165a:	bf00      	nop
 800165c:	370c      	adds	r7, #12
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	40021000 	.word	0x40021000

0800166c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b0ac      	sub	sp, #176	@ 0xb0
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001674:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]
 8001682:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001684:	f107 0314 	add.w	r3, r7, #20
 8001688:	2288      	movs	r2, #136	@ 0x88
 800168a:	2100      	movs	r1, #0
 800168c:	4618      	mov	r0, r3
 800168e:	f003 fb92 	bl	8004db6 <memset>
  if(huart->Instance==USART2)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a21      	ldr	r2, [pc, #132]	@ (800171c <HAL_UART_MspInit+0xb0>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d13b      	bne.n	8001714 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800169c:	2302      	movs	r3, #2
 800169e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80016a0:	2300      	movs	r3, #0
 80016a2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016a4:	f107 0314 	add.w	r3, r7, #20
 80016a8:	4618      	mov	r0, r3
 80016aa:	f001 fb91 	bl	8002dd0 <HAL_RCCEx_PeriphCLKConfig>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80016b4:	f7ff ffb0 	bl	8001618 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016b8:	4b19      	ldr	r3, [pc, #100]	@ (8001720 <HAL_UART_MspInit+0xb4>)
 80016ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016bc:	4a18      	ldr	r2, [pc, #96]	@ (8001720 <HAL_UART_MspInit+0xb4>)
 80016be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80016c4:	4b16      	ldr	r3, [pc, #88]	@ (8001720 <HAL_UART_MspInit+0xb4>)
 80016c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016cc:	613b      	str	r3, [r7, #16]
 80016ce:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d0:	4b13      	ldr	r3, [pc, #76]	@ (8001720 <HAL_UART_MspInit+0xb4>)
 80016d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d4:	4a12      	ldr	r2, [pc, #72]	@ (8001720 <HAL_UART_MspInit+0xb4>)
 80016d6:	f043 0301 	orr.w	r3, r3, #1
 80016da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016dc:	4b10      	ldr	r3, [pc, #64]	@ (8001720 <HAL_UART_MspInit+0xb4>)
 80016de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e0:	f003 0301 	and.w	r3, r3, #1
 80016e4:	60fb      	str	r3, [r7, #12]
 80016e6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80016e8:	230c      	movs	r3, #12
 80016ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ee:	2302      	movs	r3, #2
 80016f0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f4:	2300      	movs	r3, #0
 80016f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016fa:	2303      	movs	r3, #3
 80016fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001700:	2307      	movs	r3, #7
 8001702:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001706:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800170a:	4619      	mov	r1, r3
 800170c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001710:	f000 faec 	bl	8001cec <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001714:	bf00      	nop
 8001716:	37b0      	adds	r7, #176	@ 0xb0
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	40004400 	.word	0x40004400
 8001720:	40021000 	.word	0x40021000

08001724 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001728:	bf00      	nop
 800172a:	e7fd      	b.n	8001728 <NMI_Handler+0x4>

0800172c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001730:	bf00      	nop
 8001732:	e7fd      	b.n	8001730 <HardFault_Handler+0x4>

08001734 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001738:	bf00      	nop
 800173a:	e7fd      	b.n	8001738 <MemManage_Handler+0x4>

0800173c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001740:	bf00      	nop
 8001742:	e7fd      	b.n	8001740 <BusFault_Handler+0x4>

08001744 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001748:	bf00      	nop
 800174a:	e7fd      	b.n	8001748 <UsageFault_Handler+0x4>

0800174c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001750:	bf00      	nop
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr

0800175a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800175a:	b480      	push	{r7}
 800175c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800175e:	bf00      	nop
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr

08001768 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr

08001776 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001776:	b580      	push	{r7, lr}
 8001778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800177a:	f000 f961 	bl	8001a40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800177e:	bf00      	nop
 8001780:	bd80      	pop	{r7, pc}

08001782 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_Pin);
 8001786:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800178a:	f000 fc89 	bl	80020a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}

08001792 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001792:	b480      	push	{r7}
 8001794:	af00      	add	r7, sp, #0
  return 1;
 8001796:	2301      	movs	r3, #1
}
 8001798:	4618      	mov	r0, r3
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr

080017a2 <_kill>:

int _kill(int pid, int sig)
{
 80017a2:	b580      	push	{r7, lr}
 80017a4:	b082      	sub	sp, #8
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
 80017aa:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017ac:	f003 fb56 	bl	8004e5c <__errno>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2216      	movs	r2, #22
 80017b4:	601a      	str	r2, [r3, #0]
  return -1;
 80017b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}

080017c2 <_exit>:

void _exit (int status)
{
 80017c2:	b580      	push	{r7, lr}
 80017c4:	b082      	sub	sp, #8
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017ca:	f04f 31ff 	mov.w	r1, #4294967295
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f7ff ffe7 	bl	80017a2 <_kill>
  while (1) {}    /* Make sure we hang here */
 80017d4:	bf00      	nop
 80017d6:	e7fd      	b.n	80017d4 <_exit+0x12>

080017d8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b086      	sub	sp, #24
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017e4:	2300      	movs	r3, #0
 80017e6:	617b      	str	r3, [r7, #20]
 80017e8:	e00a      	b.n	8001800 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017ea:	f3af 8000 	nop.w
 80017ee:	4601      	mov	r1, r0
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	1c5a      	adds	r2, r3, #1
 80017f4:	60ba      	str	r2, [r7, #8]
 80017f6:	b2ca      	uxtb	r2, r1
 80017f8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	3301      	adds	r3, #1
 80017fe:	617b      	str	r3, [r7, #20]
 8001800:	697a      	ldr	r2, [r7, #20]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	429a      	cmp	r2, r3
 8001806:	dbf0      	blt.n	80017ea <_read+0x12>
  }

  return len;
 8001808:	687b      	ldr	r3, [r7, #4]
}
 800180a:	4618      	mov	r0, r3
 800180c:	3718      	adds	r7, #24
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}

08001812 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001812:	b580      	push	{r7, lr}
 8001814:	b086      	sub	sp, #24
 8001816:	af00      	add	r7, sp, #0
 8001818:	60f8      	str	r0, [r7, #12]
 800181a:	60b9      	str	r1, [r7, #8]
 800181c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800181e:	2300      	movs	r3, #0
 8001820:	617b      	str	r3, [r7, #20]
 8001822:	e009      	b.n	8001838 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	1c5a      	adds	r2, r3, #1
 8001828:	60ba      	str	r2, [r7, #8]
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	4618      	mov	r0, r3
 800182e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	3301      	adds	r3, #1
 8001836:	617b      	str	r3, [r7, #20]
 8001838:	697a      	ldr	r2, [r7, #20]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	429a      	cmp	r2, r3
 800183e:	dbf1      	blt.n	8001824 <_write+0x12>
  }
  return len;
 8001840:	687b      	ldr	r3, [r7, #4]
}
 8001842:	4618      	mov	r0, r3
 8001844:	3718      	adds	r7, #24
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}

0800184a <_close>:

int _close(int file)
{
 800184a:	b480      	push	{r7}
 800184c:	b083      	sub	sp, #12
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001852:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001856:	4618      	mov	r0, r3
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr

08001862 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001862:	b480      	push	{r7}
 8001864:	b083      	sub	sp, #12
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
 800186a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001872:	605a      	str	r2, [r3, #4]
  return 0;
 8001874:	2300      	movs	r3, #0
}
 8001876:	4618      	mov	r0, r3
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr

08001882 <_isatty>:

int _isatty(int file)
{
 8001882:	b480      	push	{r7}
 8001884:	b083      	sub	sp, #12
 8001886:	af00      	add	r7, sp, #0
 8001888:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800188a:	2301      	movs	r3, #1
}
 800188c:	4618      	mov	r0, r3
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	60f8      	str	r0, [r7, #12]
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018a4:	2300      	movs	r3, #0
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3714      	adds	r7, #20
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
	...

080018b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b086      	sub	sp, #24
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018bc:	4a14      	ldr	r2, [pc, #80]	@ (8001910 <_sbrk+0x5c>)
 80018be:	4b15      	ldr	r3, [pc, #84]	@ (8001914 <_sbrk+0x60>)
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018c8:	4b13      	ldr	r3, [pc, #76]	@ (8001918 <_sbrk+0x64>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d102      	bne.n	80018d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018d0:	4b11      	ldr	r3, [pc, #68]	@ (8001918 <_sbrk+0x64>)
 80018d2:	4a12      	ldr	r2, [pc, #72]	@ (800191c <_sbrk+0x68>)
 80018d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018d6:	4b10      	ldr	r3, [pc, #64]	@ (8001918 <_sbrk+0x64>)
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4413      	add	r3, r2
 80018de:	693a      	ldr	r2, [r7, #16]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d207      	bcs.n	80018f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018e4:	f003 faba 	bl	8004e5c <__errno>
 80018e8:	4603      	mov	r3, r0
 80018ea:	220c      	movs	r2, #12
 80018ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018ee:	f04f 33ff 	mov.w	r3, #4294967295
 80018f2:	e009      	b.n	8001908 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018f4:	4b08      	ldr	r3, [pc, #32]	@ (8001918 <_sbrk+0x64>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018fa:	4b07      	ldr	r3, [pc, #28]	@ (8001918 <_sbrk+0x64>)
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4413      	add	r3, r2
 8001902:	4a05      	ldr	r2, [pc, #20]	@ (8001918 <_sbrk+0x64>)
 8001904:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001906:	68fb      	ldr	r3, [r7, #12]
}
 8001908:	4618      	mov	r0, r3
 800190a:	3718      	adds	r7, #24
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	20018000 	.word	0x20018000
 8001914:	00000400 	.word	0x00000400
 8001918:	20000300 	.word	0x20000300
 800191c:	20000458 	.word	0x20000458

08001920 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001924:	4b06      	ldr	r3, [pc, #24]	@ (8001940 <SystemInit+0x20>)
 8001926:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800192a:	4a05      	ldr	r2, [pc, #20]	@ (8001940 <SystemInit+0x20>)
 800192c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001930:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001934:	bf00      	nop
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	e000ed00 	.word	0xe000ed00

08001944 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001944:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800197c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001948:	f7ff ffea 	bl	8001920 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800194c:	480c      	ldr	r0, [pc, #48]	@ (8001980 <LoopForever+0x6>)
  ldr r1, =_edata
 800194e:	490d      	ldr	r1, [pc, #52]	@ (8001984 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001950:	4a0d      	ldr	r2, [pc, #52]	@ (8001988 <LoopForever+0xe>)
  movs r3, #0
 8001952:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001954:	e002      	b.n	800195c <LoopCopyDataInit>

08001956 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001956:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001958:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800195a:	3304      	adds	r3, #4

0800195c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800195c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800195e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001960:	d3f9      	bcc.n	8001956 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001962:	4a0a      	ldr	r2, [pc, #40]	@ (800198c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001964:	4c0a      	ldr	r4, [pc, #40]	@ (8001990 <LoopForever+0x16>)
  movs r3, #0
 8001966:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001968:	e001      	b.n	800196e <LoopFillZerobss>

0800196a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800196a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800196c:	3204      	adds	r2, #4

0800196e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800196e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001970:	d3fb      	bcc.n	800196a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001972:	f003 fa79 	bl	8004e68 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001976:	f7ff fd09 	bl	800138c <main>

0800197a <LoopForever>:

LoopForever:
    b LoopForever
 800197a:	e7fe      	b.n	800197a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800197c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001980:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001984:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001988:	08007370 	.word	0x08007370
  ldr r2, =_sbss
 800198c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001990:	20000454 	.word	0x20000454

08001994 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001994:	e7fe      	b.n	8001994 <ADC1_2_IRQHandler>

08001996 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001996:	b580      	push	{r7, lr}
 8001998:	b082      	sub	sp, #8
 800199a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800199c:	2300      	movs	r3, #0
 800199e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019a0:	2003      	movs	r0, #3
 80019a2:	f000 f961 	bl	8001c68 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019a6:	200f      	movs	r0, #15
 80019a8:	f000 f80e 	bl	80019c8 <HAL_InitTick>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d002      	beq.n	80019b8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	71fb      	strb	r3, [r7, #7]
 80019b6:	e001      	b.n	80019bc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019b8:	f7ff fe34 	bl	8001624 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019bc:	79fb      	ldrb	r3, [r7, #7]
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
	...

080019c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b084      	sub	sp, #16
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019d0:	2300      	movs	r3, #0
 80019d2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80019d4:	4b17      	ldr	r3, [pc, #92]	@ (8001a34 <HAL_InitTick+0x6c>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d023      	beq.n	8001a24 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80019dc:	4b16      	ldr	r3, [pc, #88]	@ (8001a38 <HAL_InitTick+0x70>)
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	4b14      	ldr	r3, [pc, #80]	@ (8001a34 <HAL_InitTick+0x6c>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	4619      	mov	r1, r3
 80019e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80019ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80019f2:	4618      	mov	r0, r3
 80019f4:	f000 f96d 	bl	8001cd2 <HAL_SYSTICK_Config>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d10f      	bne.n	8001a1e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2b0f      	cmp	r3, #15
 8001a02:	d809      	bhi.n	8001a18 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a04:	2200      	movs	r2, #0
 8001a06:	6879      	ldr	r1, [r7, #4]
 8001a08:	f04f 30ff 	mov.w	r0, #4294967295
 8001a0c:	f000 f937 	bl	8001c7e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a10:	4a0a      	ldr	r2, [pc, #40]	@ (8001a3c <HAL_InitTick+0x74>)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6013      	str	r3, [r2, #0]
 8001a16:	e007      	b.n	8001a28 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	73fb      	strb	r3, [r7, #15]
 8001a1c:	e004      	b.n	8001a28 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	73fb      	strb	r3, [r7, #15]
 8001a22:	e001      	b.n	8001a28 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3710      	adds	r7, #16
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	20000008 	.word	0x20000008
 8001a38:	20000000 	.word	0x20000000
 8001a3c:	20000004 	.word	0x20000004

08001a40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a44:	4b06      	ldr	r3, [pc, #24]	@ (8001a60 <HAL_IncTick+0x20>)
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	461a      	mov	r2, r3
 8001a4a:	4b06      	ldr	r3, [pc, #24]	@ (8001a64 <HAL_IncTick+0x24>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4413      	add	r3, r2
 8001a50:	4a04      	ldr	r2, [pc, #16]	@ (8001a64 <HAL_IncTick+0x24>)
 8001a52:	6013      	str	r3, [r2, #0]
}
 8001a54:	bf00      	nop
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	20000008 	.word	0x20000008
 8001a64:	20000304 	.word	0x20000304

08001a68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a6c:	4b03      	ldr	r3, [pc, #12]	@ (8001a7c <HAL_GetTick+0x14>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop
 8001a7c:	20000304 	.word	0x20000304

08001a80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b084      	sub	sp, #16
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a88:	f7ff ffee 	bl	8001a68 <HAL_GetTick>
 8001a8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a98:	d005      	beq.n	8001aa6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ac4 <HAL_Delay+0x44>)
 8001a9c:	781b      	ldrb	r3, [r3, #0]
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	4413      	add	r3, r2
 8001aa4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001aa6:	bf00      	nop
 8001aa8:	f7ff ffde 	bl	8001a68 <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	68fa      	ldr	r2, [r7, #12]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d8f7      	bhi.n	8001aa8 <HAL_Delay+0x28>
  {
  }
}
 8001ab8:	bf00      	nop
 8001aba:	bf00      	nop
 8001abc:	3710      	adds	r7, #16
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	20000008 	.word	0x20000008

08001ac8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b085      	sub	sp, #20
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f003 0307 	and.w	r3, r3, #7
 8001ad6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8001b0c <__NVIC_SetPriorityGrouping+0x44>)
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ade:	68ba      	ldr	r2, [r7, #8]
 8001ae0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001af0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001af4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001af8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001afa:	4a04      	ldr	r2, [pc, #16]	@ (8001b0c <__NVIC_SetPriorityGrouping+0x44>)
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	60d3      	str	r3, [r2, #12]
}
 8001b00:	bf00      	nop
 8001b02:	3714      	adds	r7, #20
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr
 8001b0c:	e000ed00 	.word	0xe000ed00

08001b10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b14:	4b04      	ldr	r3, [pc, #16]	@ (8001b28 <__NVIC_GetPriorityGrouping+0x18>)
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	0a1b      	lsrs	r3, r3, #8
 8001b1a:	f003 0307 	and.w	r3, r3, #7
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr
 8001b28:	e000ed00 	.word	0xe000ed00

08001b2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	4603      	mov	r3, r0
 8001b34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	db0b      	blt.n	8001b56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b3e:	79fb      	ldrb	r3, [r7, #7]
 8001b40:	f003 021f 	and.w	r2, r3, #31
 8001b44:	4907      	ldr	r1, [pc, #28]	@ (8001b64 <__NVIC_EnableIRQ+0x38>)
 8001b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b4a:	095b      	lsrs	r3, r3, #5
 8001b4c:	2001      	movs	r0, #1
 8001b4e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b56:	bf00      	nop
 8001b58:	370c      	adds	r7, #12
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	e000e100 	.word	0xe000e100

08001b68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	4603      	mov	r3, r0
 8001b70:	6039      	str	r1, [r7, #0]
 8001b72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	db0a      	blt.n	8001b92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	b2da      	uxtb	r2, r3
 8001b80:	490c      	ldr	r1, [pc, #48]	@ (8001bb4 <__NVIC_SetPriority+0x4c>)
 8001b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b86:	0112      	lsls	r2, r2, #4
 8001b88:	b2d2      	uxtb	r2, r2
 8001b8a:	440b      	add	r3, r1
 8001b8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b90:	e00a      	b.n	8001ba8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	b2da      	uxtb	r2, r3
 8001b96:	4908      	ldr	r1, [pc, #32]	@ (8001bb8 <__NVIC_SetPriority+0x50>)
 8001b98:	79fb      	ldrb	r3, [r7, #7]
 8001b9a:	f003 030f 	and.w	r3, r3, #15
 8001b9e:	3b04      	subs	r3, #4
 8001ba0:	0112      	lsls	r2, r2, #4
 8001ba2:	b2d2      	uxtb	r2, r2
 8001ba4:	440b      	add	r3, r1
 8001ba6:	761a      	strb	r2, [r3, #24]
}
 8001ba8:	bf00      	nop
 8001baa:	370c      	adds	r7, #12
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr
 8001bb4:	e000e100 	.word	0xe000e100
 8001bb8:	e000ed00 	.word	0xe000ed00

08001bbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b089      	sub	sp, #36	@ 0x24
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	60f8      	str	r0, [r7, #12]
 8001bc4:	60b9      	str	r1, [r7, #8]
 8001bc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	f003 0307 	and.w	r3, r3, #7
 8001bce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bd0:	69fb      	ldr	r3, [r7, #28]
 8001bd2:	f1c3 0307 	rsb	r3, r3, #7
 8001bd6:	2b04      	cmp	r3, #4
 8001bd8:	bf28      	it	cs
 8001bda:	2304      	movcs	r3, #4
 8001bdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	3304      	adds	r3, #4
 8001be2:	2b06      	cmp	r3, #6
 8001be4:	d902      	bls.n	8001bec <NVIC_EncodePriority+0x30>
 8001be6:	69fb      	ldr	r3, [r7, #28]
 8001be8:	3b03      	subs	r3, #3
 8001bea:	e000      	b.n	8001bee <NVIC_EncodePriority+0x32>
 8001bec:	2300      	movs	r3, #0
 8001bee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8001bf4:	69bb      	ldr	r3, [r7, #24]
 8001bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfa:	43da      	mvns	r2, r3
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	401a      	ands	r2, r3
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c04:	f04f 31ff 	mov.w	r1, #4294967295
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c0e:	43d9      	mvns	r1, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c14:	4313      	orrs	r3, r2
         );
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3724      	adds	r7, #36	@ 0x24
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
	...

08001c24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	3b01      	subs	r3, #1
 8001c30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c34:	d301      	bcc.n	8001c3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c36:	2301      	movs	r3, #1
 8001c38:	e00f      	b.n	8001c5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c64 <SysTick_Config+0x40>)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	3b01      	subs	r3, #1
 8001c40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c42:	210f      	movs	r1, #15
 8001c44:	f04f 30ff 	mov.w	r0, #4294967295
 8001c48:	f7ff ff8e 	bl	8001b68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c4c:	4b05      	ldr	r3, [pc, #20]	@ (8001c64 <SysTick_Config+0x40>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c52:	4b04      	ldr	r3, [pc, #16]	@ (8001c64 <SysTick_Config+0x40>)
 8001c54:	2207      	movs	r2, #7
 8001c56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	e000e010 	.word	0xe000e010

08001c68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f7ff ff29 	bl	8001ac8 <__NVIC_SetPriorityGrouping>
}
 8001c76:	bf00      	nop
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b086      	sub	sp, #24
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	4603      	mov	r3, r0
 8001c86:	60b9      	str	r1, [r7, #8]
 8001c88:	607a      	str	r2, [r7, #4]
 8001c8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c90:	f7ff ff3e 	bl	8001b10 <__NVIC_GetPriorityGrouping>
 8001c94:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	68b9      	ldr	r1, [r7, #8]
 8001c9a:	6978      	ldr	r0, [r7, #20]
 8001c9c:	f7ff ff8e 	bl	8001bbc <NVIC_EncodePriority>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ca6:	4611      	mov	r1, r2
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff ff5d 	bl	8001b68 <__NVIC_SetPriority>
}
 8001cae:	bf00      	nop
 8001cb0:	3718      	adds	r7, #24
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b082      	sub	sp, #8
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f7ff ff31 	bl	8001b2c <__NVIC_EnableIRQ>
}
 8001cca:	bf00      	nop
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	b082      	sub	sp, #8
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f7ff ffa2 	bl	8001c24 <SysTick_Config>
 8001ce0:	4603      	mov	r3, r0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
	...

08001cec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b087      	sub	sp, #28
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cfa:	e17f      	b.n	8001ffc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	2101      	movs	r1, #1
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	fa01 f303 	lsl.w	r3, r1, r3
 8001d08:	4013      	ands	r3, r2
 8001d0a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	f000 8171 	beq.w	8001ff6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f003 0303 	and.w	r3, r3, #3
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d005      	beq.n	8001d2c <HAL_GPIO_Init+0x40>
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f003 0303 	and.w	r3, r3, #3
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	d130      	bne.n	8001d8e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	005b      	lsls	r3, r3, #1
 8001d36:	2203      	movs	r2, #3
 8001d38:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3c:	43db      	mvns	r3, r3
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	4013      	ands	r3, r2
 8001d42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	68da      	ldr	r2, [r3, #12]
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	005b      	lsls	r3, r3, #1
 8001d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d50:	693a      	ldr	r2, [r7, #16]
 8001d52:	4313      	orrs	r3, r2
 8001d54:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	693a      	ldr	r2, [r7, #16]
 8001d5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d62:	2201      	movs	r2, #1
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	43db      	mvns	r3, r3
 8001d6c:	693a      	ldr	r2, [r7, #16]
 8001d6e:	4013      	ands	r3, r2
 8001d70:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	091b      	lsrs	r3, r3, #4
 8001d78:	f003 0201 	and.w	r2, r3, #1
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d82:	693a      	ldr	r2, [r7, #16]
 8001d84:	4313      	orrs	r3, r2
 8001d86:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f003 0303 	and.w	r3, r3, #3
 8001d96:	2b03      	cmp	r3, #3
 8001d98:	d118      	bne.n	8001dcc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d9e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001da0:	2201      	movs	r2, #1
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	fa02 f303 	lsl.w	r3, r2, r3
 8001da8:	43db      	mvns	r3, r3
 8001daa:	693a      	ldr	r2, [r7, #16]
 8001dac:	4013      	ands	r3, r2
 8001dae:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	08db      	lsrs	r3, r3, #3
 8001db6:	f003 0201 	and.w	r2, r3, #1
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc0:	693a      	ldr	r2, [r7, #16]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	693a      	ldr	r2, [r7, #16]
 8001dca:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f003 0303 	and.w	r3, r3, #3
 8001dd4:	2b03      	cmp	r3, #3
 8001dd6:	d017      	beq.n	8001e08 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	005b      	lsls	r3, r3, #1
 8001de2:	2203      	movs	r2, #3
 8001de4:	fa02 f303 	lsl.w	r3, r2, r3
 8001de8:	43db      	mvns	r3, r3
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	4013      	ands	r3, r2
 8001dee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	689a      	ldr	r2, [r3, #8]
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f003 0303 	and.w	r3, r3, #3
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	d123      	bne.n	8001e5c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	08da      	lsrs	r2, r3, #3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	3208      	adds	r2, #8
 8001e1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e20:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	f003 0307 	and.w	r3, r3, #7
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	220f      	movs	r2, #15
 8001e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e30:	43db      	mvns	r3, r3
 8001e32:	693a      	ldr	r2, [r7, #16]
 8001e34:	4013      	ands	r3, r2
 8001e36:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	691a      	ldr	r2, [r3, #16]
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	f003 0307 	and.w	r3, r3, #7
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	fa02 f303 	lsl.w	r3, r2, r3
 8001e48:	693a      	ldr	r2, [r7, #16]
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	08da      	lsrs	r2, r3, #3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	3208      	adds	r2, #8
 8001e56:	6939      	ldr	r1, [r7, #16]
 8001e58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	2203      	movs	r2, #3
 8001e68:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6c:	43db      	mvns	r3, r3
 8001e6e:	693a      	ldr	r2, [r7, #16]
 8001e70:	4013      	ands	r3, r2
 8001e72:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f003 0203 	and.w	r2, r3, #3
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	005b      	lsls	r3, r3, #1
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	693a      	ldr	r2, [r7, #16]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	693a      	ldr	r2, [r7, #16]
 8001e8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	f000 80ac 	beq.w	8001ff6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e9e:	4b5f      	ldr	r3, [pc, #380]	@ (800201c <HAL_GPIO_Init+0x330>)
 8001ea0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ea2:	4a5e      	ldr	r2, [pc, #376]	@ (800201c <HAL_GPIO_Init+0x330>)
 8001ea4:	f043 0301 	orr.w	r3, r3, #1
 8001ea8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001eaa:	4b5c      	ldr	r3, [pc, #368]	@ (800201c <HAL_GPIO_Init+0x330>)
 8001eac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	60bb      	str	r3, [r7, #8]
 8001eb4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001eb6:	4a5a      	ldr	r2, [pc, #360]	@ (8002020 <HAL_GPIO_Init+0x334>)
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	089b      	lsrs	r3, r3, #2
 8001ebc:	3302      	adds	r3, #2
 8001ebe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ec2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	f003 0303 	and.w	r3, r3, #3
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	220f      	movs	r2, #15
 8001ece:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed2:	43db      	mvns	r3, r3
 8001ed4:	693a      	ldr	r2, [r7, #16]
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001ee0:	d025      	beq.n	8001f2e <HAL_GPIO_Init+0x242>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a4f      	ldr	r2, [pc, #316]	@ (8002024 <HAL_GPIO_Init+0x338>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d01f      	beq.n	8001f2a <HAL_GPIO_Init+0x23e>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a4e      	ldr	r2, [pc, #312]	@ (8002028 <HAL_GPIO_Init+0x33c>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d019      	beq.n	8001f26 <HAL_GPIO_Init+0x23a>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a4d      	ldr	r2, [pc, #308]	@ (800202c <HAL_GPIO_Init+0x340>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d013      	beq.n	8001f22 <HAL_GPIO_Init+0x236>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a4c      	ldr	r2, [pc, #304]	@ (8002030 <HAL_GPIO_Init+0x344>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d00d      	beq.n	8001f1e <HAL_GPIO_Init+0x232>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a4b      	ldr	r2, [pc, #300]	@ (8002034 <HAL_GPIO_Init+0x348>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d007      	beq.n	8001f1a <HAL_GPIO_Init+0x22e>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a4a      	ldr	r2, [pc, #296]	@ (8002038 <HAL_GPIO_Init+0x34c>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d101      	bne.n	8001f16 <HAL_GPIO_Init+0x22a>
 8001f12:	2306      	movs	r3, #6
 8001f14:	e00c      	b.n	8001f30 <HAL_GPIO_Init+0x244>
 8001f16:	2307      	movs	r3, #7
 8001f18:	e00a      	b.n	8001f30 <HAL_GPIO_Init+0x244>
 8001f1a:	2305      	movs	r3, #5
 8001f1c:	e008      	b.n	8001f30 <HAL_GPIO_Init+0x244>
 8001f1e:	2304      	movs	r3, #4
 8001f20:	e006      	b.n	8001f30 <HAL_GPIO_Init+0x244>
 8001f22:	2303      	movs	r3, #3
 8001f24:	e004      	b.n	8001f30 <HAL_GPIO_Init+0x244>
 8001f26:	2302      	movs	r3, #2
 8001f28:	e002      	b.n	8001f30 <HAL_GPIO_Init+0x244>
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e000      	b.n	8001f30 <HAL_GPIO_Init+0x244>
 8001f2e:	2300      	movs	r3, #0
 8001f30:	697a      	ldr	r2, [r7, #20]
 8001f32:	f002 0203 	and.w	r2, r2, #3
 8001f36:	0092      	lsls	r2, r2, #2
 8001f38:	4093      	lsls	r3, r2
 8001f3a:	693a      	ldr	r2, [r7, #16]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f40:	4937      	ldr	r1, [pc, #220]	@ (8002020 <HAL_GPIO_Init+0x334>)
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	089b      	lsrs	r3, r3, #2
 8001f46:	3302      	adds	r3, #2
 8001f48:	693a      	ldr	r2, [r7, #16]
 8001f4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f4e:	4b3b      	ldr	r3, [pc, #236]	@ (800203c <HAL_GPIO_Init+0x350>)
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	43db      	mvns	r3, r3
 8001f58:	693a      	ldr	r2, [r7, #16]
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d003      	beq.n	8001f72 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001f6a:	693a      	ldr	r2, [r7, #16]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f72:	4a32      	ldr	r2, [pc, #200]	@ (800203c <HAL_GPIO_Init+0x350>)
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f78:	4b30      	ldr	r3, [pc, #192]	@ (800203c <HAL_GPIO_Init+0x350>)
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	43db      	mvns	r3, r3
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	4013      	ands	r3, r2
 8001f86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d003      	beq.n	8001f9c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f9c:	4a27      	ldr	r2, [pc, #156]	@ (800203c <HAL_GPIO_Init+0x350>)
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001fa2:	4b26      	ldr	r3, [pc, #152]	@ (800203c <HAL_GPIO_Init+0x350>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	43db      	mvns	r3, r3
 8001fac:	693a      	ldr	r2, [r7, #16]
 8001fae:	4013      	ands	r3, r2
 8001fb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d003      	beq.n	8001fc6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001fbe:	693a      	ldr	r2, [r7, #16]
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001fc6:	4a1d      	ldr	r2, [pc, #116]	@ (800203c <HAL_GPIO_Init+0x350>)
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001fcc:	4b1b      	ldr	r3, [pc, #108]	@ (800203c <HAL_GPIO_Init+0x350>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	43db      	mvns	r3, r3
 8001fd6:	693a      	ldr	r2, [r7, #16]
 8001fd8:	4013      	ands	r3, r2
 8001fda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d003      	beq.n	8001ff0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001fe8:	693a      	ldr	r2, [r7, #16]
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001ff0:	4a12      	ldr	r2, [pc, #72]	@ (800203c <HAL_GPIO_Init+0x350>)
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	fa22 f303 	lsr.w	r3, r2, r3
 8002006:	2b00      	cmp	r3, #0
 8002008:	f47f ae78 	bne.w	8001cfc <HAL_GPIO_Init+0x10>
  }
}
 800200c:	bf00      	nop
 800200e:	bf00      	nop
 8002010:	371c      	adds	r7, #28
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	40021000 	.word	0x40021000
 8002020:	40010000 	.word	0x40010000
 8002024:	48000400 	.word	0x48000400
 8002028:	48000800 	.word	0x48000800
 800202c:	48000c00 	.word	0x48000c00
 8002030:	48001000 	.word	0x48001000
 8002034:	48001400 	.word	0x48001400
 8002038:	48001800 	.word	0x48001800
 800203c:	40010400 	.word	0x40010400

08002040 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002040:	b480      	push	{r7}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	460b      	mov	r3, r1
 800204a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	691a      	ldr	r2, [r3, #16]
 8002050:	887b      	ldrh	r3, [r7, #2]
 8002052:	4013      	ands	r3, r2
 8002054:	2b00      	cmp	r3, #0
 8002056:	d002      	beq.n	800205e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002058:	2301      	movs	r3, #1
 800205a:	73fb      	strb	r3, [r7, #15]
 800205c:	e001      	b.n	8002062 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800205e:	2300      	movs	r3, #0
 8002060:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002062:	7bfb      	ldrb	r3, [r7, #15]
}
 8002064:	4618      	mov	r0, r3
 8002066:	3714      	adds	r7, #20
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	460b      	mov	r3, r1
 800207a:	807b      	strh	r3, [r7, #2]
 800207c:	4613      	mov	r3, r2
 800207e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002080:	787b      	ldrb	r3, [r7, #1]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d003      	beq.n	800208e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002086:	887a      	ldrh	r2, [r7, #2]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800208c:	e002      	b.n	8002094 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800208e:	887a      	ldrh	r2, [r7, #2]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002094:	bf00      	nop
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	4603      	mov	r3, r0
 80020a8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80020aa:	4b08      	ldr	r3, [pc, #32]	@ (80020cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020ac:	695a      	ldr	r2, [r3, #20]
 80020ae:	88fb      	ldrh	r3, [r7, #6]
 80020b0:	4013      	ands	r3, r2
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d006      	beq.n	80020c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80020b6:	4a05      	ldr	r2, [pc, #20]	@ (80020cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020b8:	88fb      	ldrh	r3, [r7, #6]
 80020ba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80020bc:	88fb      	ldrh	r3, [r7, #6]
 80020be:	4618      	mov	r0, r3
 80020c0:	f000 f806 	bl	80020d0 <HAL_GPIO_EXTI_Callback>
  }
}
 80020c4:	bf00      	nop
 80020c6:	3708      	adds	r7, #8
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	40010400 	.word	0x40010400

080020d0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	4603      	mov	r3, r0
 80020d8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80020da:	bf00      	nop
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
	...

080020e8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020ec:	4b05      	ldr	r3, [pc, #20]	@ (8002104 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a04      	ldr	r2, [pc, #16]	@ (8002104 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80020f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020f6:	6013      	str	r3, [r2, #0]
}
 80020f8:	bf00      	nop
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	40007000 	.word	0x40007000

08002108 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800210c:	4b04      	ldr	r3, [pc, #16]	@ (8002120 <HAL_PWREx_GetVoltageRange+0x18>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002114:	4618      	mov	r0, r3
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	40007000 	.word	0x40007000

08002124 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002132:	d130      	bne.n	8002196 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002134:	4b23      	ldr	r3, [pc, #140]	@ (80021c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800213c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002140:	d038      	beq.n	80021b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002142:	4b20      	ldr	r3, [pc, #128]	@ (80021c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800214a:	4a1e      	ldr	r2, [pc, #120]	@ (80021c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800214c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002150:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002152:	4b1d      	ldr	r3, [pc, #116]	@ (80021c8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2232      	movs	r2, #50	@ 0x32
 8002158:	fb02 f303 	mul.w	r3, r2, r3
 800215c:	4a1b      	ldr	r2, [pc, #108]	@ (80021cc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800215e:	fba2 2303 	umull	r2, r3, r2, r3
 8002162:	0c9b      	lsrs	r3, r3, #18
 8002164:	3301      	adds	r3, #1
 8002166:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002168:	e002      	b.n	8002170 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	3b01      	subs	r3, #1
 800216e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002170:	4b14      	ldr	r3, [pc, #80]	@ (80021c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002172:	695b      	ldr	r3, [r3, #20]
 8002174:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002178:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800217c:	d102      	bne.n	8002184 <HAL_PWREx_ControlVoltageScaling+0x60>
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d1f2      	bne.n	800216a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002184:	4b0f      	ldr	r3, [pc, #60]	@ (80021c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002186:	695b      	ldr	r3, [r3, #20]
 8002188:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800218c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002190:	d110      	bne.n	80021b4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e00f      	b.n	80021b6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002196:	4b0b      	ldr	r3, [pc, #44]	@ (80021c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800219e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021a2:	d007      	beq.n	80021b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80021a4:	4b07      	ldr	r3, [pc, #28]	@ (80021c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80021ac:	4a05      	ldr	r2, [pc, #20]	@ (80021c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021b2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3714      	adds	r7, #20
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	40007000 	.word	0x40007000
 80021c8:	20000000 	.word	0x20000000
 80021cc:	431bde83 	.word	0x431bde83

080021d0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b088      	sub	sp, #32
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d101      	bne.n	80021e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e3ca      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021e2:	4b97      	ldr	r3, [pc, #604]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	f003 030c 	and.w	r3, r3, #12
 80021ea:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021ec:	4b94      	ldr	r3, [pc, #592]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	f003 0303 	and.w	r3, r3, #3
 80021f4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 0310 	and.w	r3, r3, #16
 80021fe:	2b00      	cmp	r3, #0
 8002200:	f000 80e4 	beq.w	80023cc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002204:	69bb      	ldr	r3, [r7, #24]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d007      	beq.n	800221a <HAL_RCC_OscConfig+0x4a>
 800220a:	69bb      	ldr	r3, [r7, #24]
 800220c:	2b0c      	cmp	r3, #12
 800220e:	f040 808b 	bne.w	8002328 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	2b01      	cmp	r3, #1
 8002216:	f040 8087 	bne.w	8002328 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800221a:	4b89      	ldr	r3, [pc, #548]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	2b00      	cmp	r3, #0
 8002224:	d005      	beq.n	8002232 <HAL_RCC_OscConfig+0x62>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	699b      	ldr	r3, [r3, #24]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d101      	bne.n	8002232 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e3a2      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6a1a      	ldr	r2, [r3, #32]
 8002236:	4b82      	ldr	r3, [pc, #520]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 0308 	and.w	r3, r3, #8
 800223e:	2b00      	cmp	r3, #0
 8002240:	d004      	beq.n	800224c <HAL_RCC_OscConfig+0x7c>
 8002242:	4b7f      	ldr	r3, [pc, #508]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800224a:	e005      	b.n	8002258 <HAL_RCC_OscConfig+0x88>
 800224c:	4b7c      	ldr	r3, [pc, #496]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 800224e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002252:	091b      	lsrs	r3, r3, #4
 8002254:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002258:	4293      	cmp	r3, r2
 800225a:	d223      	bcs.n	80022a4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6a1b      	ldr	r3, [r3, #32]
 8002260:	4618      	mov	r0, r3
 8002262:	f000 fd55 	bl	8002d10 <RCC_SetFlashLatencyFromMSIRange>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	e383      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002270:	4b73      	ldr	r3, [pc, #460]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a72      	ldr	r2, [pc, #456]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002276:	f043 0308 	orr.w	r3, r3, #8
 800227a:	6013      	str	r3, [r2, #0]
 800227c:	4b70      	ldr	r3, [pc, #448]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6a1b      	ldr	r3, [r3, #32]
 8002288:	496d      	ldr	r1, [pc, #436]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 800228a:	4313      	orrs	r3, r2
 800228c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800228e:	4b6c      	ldr	r3, [pc, #432]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	69db      	ldr	r3, [r3, #28]
 800229a:	021b      	lsls	r3, r3, #8
 800229c:	4968      	ldr	r1, [pc, #416]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 800229e:	4313      	orrs	r3, r2
 80022a0:	604b      	str	r3, [r1, #4]
 80022a2:	e025      	b.n	80022f0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022a4:	4b66      	ldr	r3, [pc, #408]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a65      	ldr	r2, [pc, #404]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80022aa:	f043 0308 	orr.w	r3, r3, #8
 80022ae:	6013      	str	r3, [r2, #0]
 80022b0:	4b63      	ldr	r3, [pc, #396]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a1b      	ldr	r3, [r3, #32]
 80022bc:	4960      	ldr	r1, [pc, #384]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80022be:	4313      	orrs	r3, r2
 80022c0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022c2:	4b5f      	ldr	r3, [pc, #380]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	69db      	ldr	r3, [r3, #28]
 80022ce:	021b      	lsls	r3, r3, #8
 80022d0:	495b      	ldr	r1, [pc, #364]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80022d2:	4313      	orrs	r3, r2
 80022d4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d109      	bne.n	80022f0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6a1b      	ldr	r3, [r3, #32]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f000 fd15 	bl	8002d10 <RCC_SetFlashLatencyFromMSIRange>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e343      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80022f0:	f000 fc4a 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 80022f4:	4602      	mov	r2, r0
 80022f6:	4b52      	ldr	r3, [pc, #328]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	091b      	lsrs	r3, r3, #4
 80022fc:	f003 030f 	and.w	r3, r3, #15
 8002300:	4950      	ldr	r1, [pc, #320]	@ (8002444 <HAL_RCC_OscConfig+0x274>)
 8002302:	5ccb      	ldrb	r3, [r1, r3]
 8002304:	f003 031f 	and.w	r3, r3, #31
 8002308:	fa22 f303 	lsr.w	r3, r2, r3
 800230c:	4a4e      	ldr	r2, [pc, #312]	@ (8002448 <HAL_RCC_OscConfig+0x278>)
 800230e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002310:	4b4e      	ldr	r3, [pc, #312]	@ (800244c <HAL_RCC_OscConfig+0x27c>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4618      	mov	r0, r3
 8002316:	f7ff fb57 	bl	80019c8 <HAL_InitTick>
 800231a:	4603      	mov	r3, r0
 800231c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800231e:	7bfb      	ldrb	r3, [r7, #15]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d052      	beq.n	80023ca <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002324:	7bfb      	ldrb	r3, [r7, #15]
 8002326:	e327      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d032      	beq.n	8002396 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002330:	4b43      	ldr	r3, [pc, #268]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a42      	ldr	r2, [pc, #264]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002336:	f043 0301 	orr.w	r3, r3, #1
 800233a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800233c:	f7ff fb94 	bl	8001a68 <HAL_GetTick>
 8002340:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002342:	e008      	b.n	8002356 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002344:	f7ff fb90 	bl	8001a68 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	2b02      	cmp	r3, #2
 8002350:	d901      	bls.n	8002356 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e310      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002356:	4b3a      	ldr	r3, [pc, #232]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 0302 	and.w	r3, r3, #2
 800235e:	2b00      	cmp	r3, #0
 8002360:	d0f0      	beq.n	8002344 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002362:	4b37      	ldr	r3, [pc, #220]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a36      	ldr	r2, [pc, #216]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002368:	f043 0308 	orr.w	r3, r3, #8
 800236c:	6013      	str	r3, [r2, #0]
 800236e:	4b34      	ldr	r3, [pc, #208]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a1b      	ldr	r3, [r3, #32]
 800237a:	4931      	ldr	r1, [pc, #196]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 800237c:	4313      	orrs	r3, r2
 800237e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002380:	4b2f      	ldr	r3, [pc, #188]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	69db      	ldr	r3, [r3, #28]
 800238c:	021b      	lsls	r3, r3, #8
 800238e:	492c      	ldr	r1, [pc, #176]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002390:	4313      	orrs	r3, r2
 8002392:	604b      	str	r3, [r1, #4]
 8002394:	e01a      	b.n	80023cc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002396:	4b2a      	ldr	r3, [pc, #168]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a29      	ldr	r2, [pc, #164]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 800239c:	f023 0301 	bic.w	r3, r3, #1
 80023a0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80023a2:	f7ff fb61 	bl	8001a68 <HAL_GetTick>
 80023a6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80023a8:	e008      	b.n	80023bc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023aa:	f7ff fb5d 	bl	8001a68 <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d901      	bls.n	80023bc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80023b8:	2303      	movs	r3, #3
 80023ba:	e2dd      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80023bc:	4b20      	ldr	r3, [pc, #128]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0302 	and.w	r3, r3, #2
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d1f0      	bne.n	80023aa <HAL_RCC_OscConfig+0x1da>
 80023c8:	e000      	b.n	80023cc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80023ca:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 0301 	and.w	r3, r3, #1
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d074      	beq.n	80024c2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	2b08      	cmp	r3, #8
 80023dc:	d005      	beq.n	80023ea <HAL_RCC_OscConfig+0x21a>
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	2b0c      	cmp	r3, #12
 80023e2:	d10e      	bne.n	8002402 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	2b03      	cmp	r3, #3
 80023e8:	d10b      	bne.n	8002402 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023ea:	4b15      	ldr	r3, [pc, #84]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d064      	beq.n	80024c0 <HAL_RCC_OscConfig+0x2f0>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d160      	bne.n	80024c0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e2ba      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800240a:	d106      	bne.n	800241a <HAL_RCC_OscConfig+0x24a>
 800240c:	4b0c      	ldr	r3, [pc, #48]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a0b      	ldr	r2, [pc, #44]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002412:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002416:	6013      	str	r3, [r2, #0]
 8002418:	e026      	b.n	8002468 <HAL_RCC_OscConfig+0x298>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002422:	d115      	bne.n	8002450 <HAL_RCC_OscConfig+0x280>
 8002424:	4b06      	ldr	r3, [pc, #24]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a05      	ldr	r2, [pc, #20]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 800242a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800242e:	6013      	str	r3, [r2, #0]
 8002430:	4b03      	ldr	r3, [pc, #12]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a02      	ldr	r2, [pc, #8]	@ (8002440 <HAL_RCC_OscConfig+0x270>)
 8002436:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800243a:	6013      	str	r3, [r2, #0]
 800243c:	e014      	b.n	8002468 <HAL_RCC_OscConfig+0x298>
 800243e:	bf00      	nop
 8002440:	40021000 	.word	0x40021000
 8002444:	08006fa8 	.word	0x08006fa8
 8002448:	20000000 	.word	0x20000000
 800244c:	20000004 	.word	0x20000004
 8002450:	4ba0      	ldr	r3, [pc, #640]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a9f      	ldr	r2, [pc, #636]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002456:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800245a:	6013      	str	r3, [r2, #0]
 800245c:	4b9d      	ldr	r3, [pc, #628]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a9c      	ldr	r2, [pc, #624]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002462:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002466:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d013      	beq.n	8002498 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002470:	f7ff fafa 	bl	8001a68 <HAL_GetTick>
 8002474:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002476:	e008      	b.n	800248a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002478:	f7ff faf6 	bl	8001a68 <HAL_GetTick>
 800247c:	4602      	mov	r2, r0
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	2b64      	cmp	r3, #100	@ 0x64
 8002484:	d901      	bls.n	800248a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e276      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800248a:	4b92      	ldr	r3, [pc, #584]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d0f0      	beq.n	8002478 <HAL_RCC_OscConfig+0x2a8>
 8002496:	e014      	b.n	80024c2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002498:	f7ff fae6 	bl	8001a68 <HAL_GetTick>
 800249c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800249e:	e008      	b.n	80024b2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024a0:	f7ff fae2 	bl	8001a68 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	2b64      	cmp	r3, #100	@ 0x64
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e262      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024b2:	4b88      	ldr	r3, [pc, #544]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d1f0      	bne.n	80024a0 <HAL_RCC_OscConfig+0x2d0>
 80024be:	e000      	b.n	80024c2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d060      	beq.n	8002590 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80024ce:	69bb      	ldr	r3, [r7, #24]
 80024d0:	2b04      	cmp	r3, #4
 80024d2:	d005      	beq.n	80024e0 <HAL_RCC_OscConfig+0x310>
 80024d4:	69bb      	ldr	r3, [r7, #24]
 80024d6:	2b0c      	cmp	r3, #12
 80024d8:	d119      	bne.n	800250e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d116      	bne.n	800250e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024e0:	4b7c      	ldr	r3, [pc, #496]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d005      	beq.n	80024f8 <HAL_RCC_OscConfig+0x328>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d101      	bne.n	80024f8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e23f      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024f8:	4b76      	ldr	r3, [pc, #472]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	691b      	ldr	r3, [r3, #16]
 8002504:	061b      	lsls	r3, r3, #24
 8002506:	4973      	ldr	r1, [pc, #460]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002508:	4313      	orrs	r3, r2
 800250a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800250c:	e040      	b.n	8002590 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d023      	beq.n	800255e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002516:	4b6f      	ldr	r3, [pc, #444]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a6e      	ldr	r2, [pc, #440]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 800251c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002520:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002522:	f7ff faa1 	bl	8001a68 <HAL_GetTick>
 8002526:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002528:	e008      	b.n	800253c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800252a:	f7ff fa9d 	bl	8001a68 <HAL_GetTick>
 800252e:	4602      	mov	r2, r0
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	2b02      	cmp	r3, #2
 8002536:	d901      	bls.n	800253c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002538:	2303      	movs	r3, #3
 800253a:	e21d      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800253c:	4b65      	ldr	r3, [pc, #404]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002544:	2b00      	cmp	r3, #0
 8002546:	d0f0      	beq.n	800252a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002548:	4b62      	ldr	r3, [pc, #392]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	691b      	ldr	r3, [r3, #16]
 8002554:	061b      	lsls	r3, r3, #24
 8002556:	495f      	ldr	r1, [pc, #380]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002558:	4313      	orrs	r3, r2
 800255a:	604b      	str	r3, [r1, #4]
 800255c:	e018      	b.n	8002590 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800255e:	4b5d      	ldr	r3, [pc, #372]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a5c      	ldr	r2, [pc, #368]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002564:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002568:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800256a:	f7ff fa7d 	bl	8001a68 <HAL_GetTick>
 800256e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002570:	e008      	b.n	8002584 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002572:	f7ff fa79 	bl	8001a68 <HAL_GetTick>
 8002576:	4602      	mov	r2, r0
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	2b02      	cmp	r3, #2
 800257e:	d901      	bls.n	8002584 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002580:	2303      	movs	r3, #3
 8002582:	e1f9      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002584:	4b53      	ldr	r3, [pc, #332]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800258c:	2b00      	cmp	r3, #0
 800258e:	d1f0      	bne.n	8002572 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0308 	and.w	r3, r3, #8
 8002598:	2b00      	cmp	r3, #0
 800259a:	d03c      	beq.n	8002616 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	695b      	ldr	r3, [r3, #20]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d01c      	beq.n	80025de <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025a4:	4b4b      	ldr	r3, [pc, #300]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80025a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025aa:	4a4a      	ldr	r2, [pc, #296]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80025ac:	f043 0301 	orr.w	r3, r3, #1
 80025b0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025b4:	f7ff fa58 	bl	8001a68 <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025ba:	e008      	b.n	80025ce <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025bc:	f7ff fa54 	bl	8001a68 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	d901      	bls.n	80025ce <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	e1d4      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025ce:	4b41      	ldr	r3, [pc, #260]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80025d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025d4:	f003 0302 	and.w	r3, r3, #2
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d0ef      	beq.n	80025bc <HAL_RCC_OscConfig+0x3ec>
 80025dc:	e01b      	b.n	8002616 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025de:	4b3d      	ldr	r3, [pc, #244]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80025e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025e4:	4a3b      	ldr	r2, [pc, #236]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80025e6:	f023 0301 	bic.w	r3, r3, #1
 80025ea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025ee:	f7ff fa3b 	bl	8001a68 <HAL_GetTick>
 80025f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025f4:	e008      	b.n	8002608 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025f6:	f7ff fa37 	bl	8001a68 <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	2b02      	cmp	r3, #2
 8002602:	d901      	bls.n	8002608 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e1b7      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002608:	4b32      	ldr	r3, [pc, #200]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 800260a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d1ef      	bne.n	80025f6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0304 	and.w	r3, r3, #4
 800261e:	2b00      	cmp	r3, #0
 8002620:	f000 80a6 	beq.w	8002770 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002624:	2300      	movs	r3, #0
 8002626:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002628:	4b2a      	ldr	r3, [pc, #168]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 800262a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800262c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d10d      	bne.n	8002650 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002634:	4b27      	ldr	r3, [pc, #156]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002636:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002638:	4a26      	ldr	r2, [pc, #152]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 800263a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800263e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002640:	4b24      	ldr	r3, [pc, #144]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002644:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002648:	60bb      	str	r3, [r7, #8]
 800264a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800264c:	2301      	movs	r3, #1
 800264e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002650:	4b21      	ldr	r3, [pc, #132]	@ (80026d8 <HAL_RCC_OscConfig+0x508>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002658:	2b00      	cmp	r3, #0
 800265a:	d118      	bne.n	800268e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800265c:	4b1e      	ldr	r3, [pc, #120]	@ (80026d8 <HAL_RCC_OscConfig+0x508>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a1d      	ldr	r2, [pc, #116]	@ (80026d8 <HAL_RCC_OscConfig+0x508>)
 8002662:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002666:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002668:	f7ff f9fe 	bl	8001a68 <HAL_GetTick>
 800266c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800266e:	e008      	b.n	8002682 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002670:	f7ff f9fa 	bl	8001a68 <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	2b02      	cmp	r3, #2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e17a      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002682:	4b15      	ldr	r3, [pc, #84]	@ (80026d8 <HAL_RCC_OscConfig+0x508>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800268a:	2b00      	cmp	r3, #0
 800268c:	d0f0      	beq.n	8002670 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	2b01      	cmp	r3, #1
 8002694:	d108      	bne.n	80026a8 <HAL_RCC_OscConfig+0x4d8>
 8002696:	4b0f      	ldr	r3, [pc, #60]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 8002698:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800269c:	4a0d      	ldr	r2, [pc, #52]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 800269e:	f043 0301 	orr.w	r3, r3, #1
 80026a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026a6:	e029      	b.n	80026fc <HAL_RCC_OscConfig+0x52c>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	2b05      	cmp	r3, #5
 80026ae:	d115      	bne.n	80026dc <HAL_RCC_OscConfig+0x50c>
 80026b0:	4b08      	ldr	r3, [pc, #32]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80026b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026b6:	4a07      	ldr	r2, [pc, #28]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80026b8:	f043 0304 	orr.w	r3, r3, #4
 80026bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026c0:	4b04      	ldr	r3, [pc, #16]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80026c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026c6:	4a03      	ldr	r2, [pc, #12]	@ (80026d4 <HAL_RCC_OscConfig+0x504>)
 80026c8:	f043 0301 	orr.w	r3, r3, #1
 80026cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026d0:	e014      	b.n	80026fc <HAL_RCC_OscConfig+0x52c>
 80026d2:	bf00      	nop
 80026d4:	40021000 	.word	0x40021000
 80026d8:	40007000 	.word	0x40007000
 80026dc:	4b9c      	ldr	r3, [pc, #624]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80026de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026e2:	4a9b      	ldr	r2, [pc, #620]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80026e4:	f023 0301 	bic.w	r3, r3, #1
 80026e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026ec:	4b98      	ldr	r3, [pc, #608]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80026ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026f2:	4a97      	ldr	r2, [pc, #604]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80026f4:	f023 0304 	bic.w	r3, r3, #4
 80026f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d016      	beq.n	8002732 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002704:	f7ff f9b0 	bl	8001a68 <HAL_GetTick>
 8002708:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800270a:	e00a      	b.n	8002722 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800270c:	f7ff f9ac 	bl	8001a68 <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	f241 3288 	movw	r2, #5000	@ 0x1388
 800271a:	4293      	cmp	r3, r2
 800271c:	d901      	bls.n	8002722 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800271e:	2303      	movs	r3, #3
 8002720:	e12a      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002722:	4b8b      	ldr	r3, [pc, #556]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002724:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002728:	f003 0302 	and.w	r3, r3, #2
 800272c:	2b00      	cmp	r3, #0
 800272e:	d0ed      	beq.n	800270c <HAL_RCC_OscConfig+0x53c>
 8002730:	e015      	b.n	800275e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002732:	f7ff f999 	bl	8001a68 <HAL_GetTick>
 8002736:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002738:	e00a      	b.n	8002750 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800273a:	f7ff f995 	bl	8001a68 <HAL_GetTick>
 800273e:	4602      	mov	r2, r0
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002748:	4293      	cmp	r3, r2
 800274a:	d901      	bls.n	8002750 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800274c:	2303      	movs	r3, #3
 800274e:	e113      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002750:	4b7f      	ldr	r3, [pc, #508]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002752:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002756:	f003 0302 	and.w	r3, r3, #2
 800275a:	2b00      	cmp	r3, #0
 800275c:	d1ed      	bne.n	800273a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800275e:	7ffb      	ldrb	r3, [r7, #31]
 8002760:	2b01      	cmp	r3, #1
 8002762:	d105      	bne.n	8002770 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002764:	4b7a      	ldr	r3, [pc, #488]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002766:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002768:	4a79      	ldr	r2, [pc, #484]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 800276a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800276e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002774:	2b00      	cmp	r3, #0
 8002776:	f000 80fe 	beq.w	8002976 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800277e:	2b02      	cmp	r3, #2
 8002780:	f040 80d0 	bne.w	8002924 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002784:	4b72      	ldr	r3, [pc, #456]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	f003 0203 	and.w	r2, r3, #3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002794:	429a      	cmp	r2, r3
 8002796:	d130      	bne.n	80027fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a2:	3b01      	subs	r3, #1
 80027a4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d127      	bne.n	80027fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027b4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d11f      	bne.n	80027fa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027c0:	687a      	ldr	r2, [r7, #4]
 80027c2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80027c4:	2a07      	cmp	r2, #7
 80027c6:	bf14      	ite	ne
 80027c8:	2201      	movne	r2, #1
 80027ca:	2200      	moveq	r2, #0
 80027cc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d113      	bne.n	80027fa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027dc:	085b      	lsrs	r3, r3, #1
 80027de:	3b01      	subs	r3, #1
 80027e0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d109      	bne.n	80027fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027f0:	085b      	lsrs	r3, r3, #1
 80027f2:	3b01      	subs	r3, #1
 80027f4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d06e      	beq.n	80028d8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027fa:	69bb      	ldr	r3, [r7, #24]
 80027fc:	2b0c      	cmp	r3, #12
 80027fe:	d069      	beq.n	80028d4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002800:	4b53      	ldr	r3, [pc, #332]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d105      	bne.n	8002818 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800280c:	4b50      	ldr	r3, [pc, #320]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002814:	2b00      	cmp	r3, #0
 8002816:	d001      	beq.n	800281c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e0ad      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800281c:	4b4c      	ldr	r3, [pc, #304]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a4b      	ldr	r2, [pc, #300]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002822:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002826:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002828:	f7ff f91e 	bl	8001a68 <HAL_GetTick>
 800282c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800282e:	e008      	b.n	8002842 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002830:	f7ff f91a 	bl	8001a68 <HAL_GetTick>
 8002834:	4602      	mov	r2, r0
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	1ad3      	subs	r3, r2, r3
 800283a:	2b02      	cmp	r3, #2
 800283c:	d901      	bls.n	8002842 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800283e:	2303      	movs	r3, #3
 8002840:	e09a      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002842:	4b43      	ldr	r3, [pc, #268]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d1f0      	bne.n	8002830 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800284e:	4b40      	ldr	r3, [pc, #256]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002850:	68da      	ldr	r2, [r3, #12]
 8002852:	4b40      	ldr	r3, [pc, #256]	@ (8002954 <HAL_RCC_OscConfig+0x784>)
 8002854:	4013      	ands	r3, r2
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800285e:	3a01      	subs	r2, #1
 8002860:	0112      	lsls	r2, r2, #4
 8002862:	4311      	orrs	r1, r2
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002868:	0212      	lsls	r2, r2, #8
 800286a:	4311      	orrs	r1, r2
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002870:	0852      	lsrs	r2, r2, #1
 8002872:	3a01      	subs	r2, #1
 8002874:	0552      	lsls	r2, r2, #21
 8002876:	4311      	orrs	r1, r2
 8002878:	687a      	ldr	r2, [r7, #4]
 800287a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800287c:	0852      	lsrs	r2, r2, #1
 800287e:	3a01      	subs	r2, #1
 8002880:	0652      	lsls	r2, r2, #25
 8002882:	4311      	orrs	r1, r2
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002888:	0912      	lsrs	r2, r2, #4
 800288a:	0452      	lsls	r2, r2, #17
 800288c:	430a      	orrs	r2, r1
 800288e:	4930      	ldr	r1, [pc, #192]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002890:	4313      	orrs	r3, r2
 8002892:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002894:	4b2e      	ldr	r3, [pc, #184]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a2d      	ldr	r2, [pc, #180]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 800289a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800289e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028a0:	4b2b      	ldr	r3, [pc, #172]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	4a2a      	ldr	r2, [pc, #168]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80028a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028aa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80028ac:	f7ff f8dc 	bl	8001a68 <HAL_GetTick>
 80028b0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028b2:	e008      	b.n	80028c6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028b4:	f7ff f8d8 	bl	8001a68 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d901      	bls.n	80028c6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e058      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028c6:	4b22      	ldr	r3, [pc, #136]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d0f0      	beq.n	80028b4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80028d2:	e050      	b.n	8002976 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e04f      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d148      	bne.n	8002976 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80028e4:	4b1a      	ldr	r3, [pc, #104]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a19      	ldr	r2, [pc, #100]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80028ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028ee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028f0:	4b17      	ldr	r3, [pc, #92]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	4a16      	ldr	r2, [pc, #88]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 80028f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028fa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80028fc:	f7ff f8b4 	bl	8001a68 <HAL_GetTick>
 8002900:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002902:	e008      	b.n	8002916 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002904:	f7ff f8b0 	bl	8001a68 <HAL_GetTick>
 8002908:	4602      	mov	r2, r0
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	2b02      	cmp	r3, #2
 8002910:	d901      	bls.n	8002916 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e030      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002916:	4b0e      	ldr	r3, [pc, #56]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d0f0      	beq.n	8002904 <HAL_RCC_OscConfig+0x734>
 8002922:	e028      	b.n	8002976 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	2b0c      	cmp	r3, #12
 8002928:	d023      	beq.n	8002972 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800292a:	4b09      	ldr	r3, [pc, #36]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a08      	ldr	r2, [pc, #32]	@ (8002950 <HAL_RCC_OscConfig+0x780>)
 8002930:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002934:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002936:	f7ff f897 	bl	8001a68 <HAL_GetTick>
 800293a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800293c:	e00c      	b.n	8002958 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800293e:	f7ff f893 	bl	8001a68 <HAL_GetTick>
 8002942:	4602      	mov	r2, r0
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	1ad3      	subs	r3, r2, r3
 8002948:	2b02      	cmp	r3, #2
 800294a:	d905      	bls.n	8002958 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e013      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
 8002950:	40021000 	.word	0x40021000
 8002954:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002958:	4b09      	ldr	r3, [pc, #36]	@ (8002980 <HAL_RCC_OscConfig+0x7b0>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002960:	2b00      	cmp	r3, #0
 8002962:	d1ec      	bne.n	800293e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002964:	4b06      	ldr	r3, [pc, #24]	@ (8002980 <HAL_RCC_OscConfig+0x7b0>)
 8002966:	68da      	ldr	r2, [r3, #12]
 8002968:	4905      	ldr	r1, [pc, #20]	@ (8002980 <HAL_RCC_OscConfig+0x7b0>)
 800296a:	4b06      	ldr	r3, [pc, #24]	@ (8002984 <HAL_RCC_OscConfig+0x7b4>)
 800296c:	4013      	ands	r3, r2
 800296e:	60cb      	str	r3, [r1, #12]
 8002970:	e001      	b.n	8002976 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e000      	b.n	8002978 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002976:	2300      	movs	r3, #0
}
 8002978:	4618      	mov	r0, r3
 800297a:	3720      	adds	r7, #32
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	40021000 	.word	0x40021000
 8002984:	feeefffc 	.word	0xfeeefffc

08002988 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d101      	bne.n	800299c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e0e7      	b.n	8002b6c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800299c:	4b75      	ldr	r3, [pc, #468]	@ (8002b74 <HAL_RCC_ClockConfig+0x1ec>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0307 	and.w	r3, r3, #7
 80029a4:	683a      	ldr	r2, [r7, #0]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d910      	bls.n	80029cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029aa:	4b72      	ldr	r3, [pc, #456]	@ (8002b74 <HAL_RCC_ClockConfig+0x1ec>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f023 0207 	bic.w	r2, r3, #7
 80029b2:	4970      	ldr	r1, [pc, #448]	@ (8002b74 <HAL_RCC_ClockConfig+0x1ec>)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ba:	4b6e      	ldr	r3, [pc, #440]	@ (8002b74 <HAL_RCC_ClockConfig+0x1ec>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0307 	and.w	r3, r3, #7
 80029c2:	683a      	ldr	r2, [r7, #0]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d001      	beq.n	80029cc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e0cf      	b.n	8002b6c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 0302 	and.w	r3, r3, #2
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d010      	beq.n	80029fa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	689a      	ldr	r2, [r3, #8]
 80029dc:	4b66      	ldr	r3, [pc, #408]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d908      	bls.n	80029fa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029e8:	4b63      	ldr	r3, [pc, #396]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	4960      	ldr	r1, [pc, #384]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 80029f6:	4313      	orrs	r3, r2
 80029f8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0301 	and.w	r3, r3, #1
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d04c      	beq.n	8002aa0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	2b03      	cmp	r3, #3
 8002a0c:	d107      	bne.n	8002a1e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a0e:	4b5a      	ldr	r3, [pc, #360]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d121      	bne.n	8002a5e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e0a6      	b.n	8002b6c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d107      	bne.n	8002a36 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a26:	4b54      	ldr	r3, [pc, #336]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d115      	bne.n	8002a5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e09a      	b.n	8002b6c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d107      	bne.n	8002a4e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a3e:	4b4e      	ldr	r3, [pc, #312]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0302 	and.w	r3, r3, #2
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d109      	bne.n	8002a5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e08e      	b.n	8002b6c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a4e:	4b4a      	ldr	r3, [pc, #296]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d101      	bne.n	8002a5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e086      	b.n	8002b6c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a5e:	4b46      	ldr	r3, [pc, #280]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f023 0203 	bic.w	r2, r3, #3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	4943      	ldr	r1, [pc, #268]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a70:	f7fe fffa 	bl	8001a68 <HAL_GetTick>
 8002a74:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a76:	e00a      	b.n	8002a8e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a78:	f7fe fff6 	bl	8001a68 <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e06e      	b.n	8002b6c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a8e:	4b3a      	ldr	r3, [pc, #232]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f003 020c 	and.w	r2, r3, #12
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d1eb      	bne.n	8002a78 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0302 	and.w	r3, r3, #2
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d010      	beq.n	8002ace <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689a      	ldr	r2, [r3, #8]
 8002ab0:	4b31      	ldr	r3, [pc, #196]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d208      	bcs.n	8002ace <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002abc:	4b2e      	ldr	r3, [pc, #184]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	492b      	ldr	r1, [pc, #172]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ace:	4b29      	ldr	r3, [pc, #164]	@ (8002b74 <HAL_RCC_ClockConfig+0x1ec>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0307 	and.w	r3, r3, #7
 8002ad6:	683a      	ldr	r2, [r7, #0]
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d210      	bcs.n	8002afe <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002adc:	4b25      	ldr	r3, [pc, #148]	@ (8002b74 <HAL_RCC_ClockConfig+0x1ec>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f023 0207 	bic.w	r2, r3, #7
 8002ae4:	4923      	ldr	r1, [pc, #140]	@ (8002b74 <HAL_RCC_ClockConfig+0x1ec>)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aec:	4b21      	ldr	r3, [pc, #132]	@ (8002b74 <HAL_RCC_ClockConfig+0x1ec>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 0307 	and.w	r3, r3, #7
 8002af4:	683a      	ldr	r2, [r7, #0]
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d001      	beq.n	8002afe <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e036      	b.n	8002b6c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 0304 	and.w	r3, r3, #4
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d008      	beq.n	8002b1c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b0a:	4b1b      	ldr	r3, [pc, #108]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	4918      	ldr	r1, [pc, #96]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0308 	and.w	r3, r3, #8
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d009      	beq.n	8002b3c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b28:	4b13      	ldr	r3, [pc, #76]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	691b      	ldr	r3, [r3, #16]
 8002b34:	00db      	lsls	r3, r3, #3
 8002b36:	4910      	ldr	r1, [pc, #64]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b3c:	f000 f824 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 8002b40:	4602      	mov	r2, r0
 8002b42:	4b0d      	ldr	r3, [pc, #52]	@ (8002b78 <HAL_RCC_ClockConfig+0x1f0>)
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	091b      	lsrs	r3, r3, #4
 8002b48:	f003 030f 	and.w	r3, r3, #15
 8002b4c:	490b      	ldr	r1, [pc, #44]	@ (8002b7c <HAL_RCC_ClockConfig+0x1f4>)
 8002b4e:	5ccb      	ldrb	r3, [r1, r3]
 8002b50:	f003 031f 	and.w	r3, r3, #31
 8002b54:	fa22 f303 	lsr.w	r3, r2, r3
 8002b58:	4a09      	ldr	r2, [pc, #36]	@ (8002b80 <HAL_RCC_ClockConfig+0x1f8>)
 8002b5a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b5c:	4b09      	ldr	r3, [pc, #36]	@ (8002b84 <HAL_RCC_ClockConfig+0x1fc>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4618      	mov	r0, r3
 8002b62:	f7fe ff31 	bl	80019c8 <HAL_InitTick>
 8002b66:	4603      	mov	r3, r0
 8002b68:	72fb      	strb	r3, [r7, #11]

  return status;
 8002b6a:	7afb      	ldrb	r3, [r7, #11]
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3710      	adds	r7, #16
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	40022000 	.word	0x40022000
 8002b78:	40021000 	.word	0x40021000
 8002b7c:	08006fa8 	.word	0x08006fa8
 8002b80:	20000000 	.word	0x20000000
 8002b84:	20000004 	.word	0x20000004

08002b88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b089      	sub	sp, #36	@ 0x24
 8002b8c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	61fb      	str	r3, [r7, #28]
 8002b92:	2300      	movs	r3, #0
 8002b94:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b96:	4b3e      	ldr	r3, [pc, #248]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f003 030c 	and.w	r3, r3, #12
 8002b9e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ba0:	4b3b      	ldr	r3, [pc, #236]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	f003 0303 	and.w	r3, r3, #3
 8002ba8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d005      	beq.n	8002bbc <HAL_RCC_GetSysClockFreq+0x34>
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	2b0c      	cmp	r3, #12
 8002bb4:	d121      	bne.n	8002bfa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d11e      	bne.n	8002bfa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002bbc:	4b34      	ldr	r3, [pc, #208]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0308 	and.w	r3, r3, #8
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d107      	bne.n	8002bd8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002bc8:	4b31      	ldr	r3, [pc, #196]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bce:	0a1b      	lsrs	r3, r3, #8
 8002bd0:	f003 030f 	and.w	r3, r3, #15
 8002bd4:	61fb      	str	r3, [r7, #28]
 8002bd6:	e005      	b.n	8002be4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002bd8:	4b2d      	ldr	r3, [pc, #180]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	091b      	lsrs	r3, r3, #4
 8002bde:	f003 030f 	and.w	r3, r3, #15
 8002be2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002be4:	4a2b      	ldr	r2, [pc, #172]	@ (8002c94 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bec:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d10d      	bne.n	8002c10 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bf8:	e00a      	b.n	8002c10 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	2b04      	cmp	r3, #4
 8002bfe:	d102      	bne.n	8002c06 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c00:	4b25      	ldr	r3, [pc, #148]	@ (8002c98 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c02:	61bb      	str	r3, [r7, #24]
 8002c04:	e004      	b.n	8002c10 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	2b08      	cmp	r3, #8
 8002c0a:	d101      	bne.n	8002c10 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002c0c:	4b23      	ldr	r3, [pc, #140]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x114>)
 8002c0e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	2b0c      	cmp	r3, #12
 8002c14:	d134      	bne.n	8002c80 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c16:	4b1e      	ldr	r3, [pc, #120]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	f003 0303 	and.w	r3, r3, #3
 8002c1e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d003      	beq.n	8002c2e <HAL_RCC_GetSysClockFreq+0xa6>
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	2b03      	cmp	r3, #3
 8002c2a:	d003      	beq.n	8002c34 <HAL_RCC_GetSysClockFreq+0xac>
 8002c2c:	e005      	b.n	8002c3a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002c2e:	4b1a      	ldr	r3, [pc, #104]	@ (8002c98 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c30:	617b      	str	r3, [r7, #20]
      break;
 8002c32:	e005      	b.n	8002c40 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002c34:	4b19      	ldr	r3, [pc, #100]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x114>)
 8002c36:	617b      	str	r3, [r7, #20]
      break;
 8002c38:	e002      	b.n	8002c40 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	617b      	str	r3, [r7, #20]
      break;
 8002c3e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c40:	4b13      	ldr	r3, [pc, #76]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	091b      	lsrs	r3, r3, #4
 8002c46:	f003 0307 	and.w	r3, r3, #7
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c4e:	4b10      	ldr	r3, [pc, #64]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	0a1b      	lsrs	r3, r3, #8
 8002c54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c58:	697a      	ldr	r2, [r7, #20]
 8002c5a:	fb03 f202 	mul.w	r2, r3, r2
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c64:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c66:	4b0a      	ldr	r3, [pc, #40]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c68:	68db      	ldr	r3, [r3, #12]
 8002c6a:	0e5b      	lsrs	r3, r3, #25
 8002c6c:	f003 0303 	and.w	r3, r3, #3
 8002c70:	3301      	adds	r3, #1
 8002c72:	005b      	lsls	r3, r3, #1
 8002c74:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002c76:	697a      	ldr	r2, [r7, #20]
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c7e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002c80:	69bb      	ldr	r3, [r7, #24]
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3724      	adds	r7, #36	@ 0x24
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	40021000 	.word	0x40021000
 8002c94:	08006fc0 	.word	0x08006fc0
 8002c98:	00f42400 	.word	0x00f42400
 8002c9c:	007a1200 	.word	0x007a1200

08002ca0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ca4:	4b03      	ldr	r3, [pc, #12]	@ (8002cb4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	20000000 	.word	0x20000000

08002cb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002cbc:	f7ff fff0 	bl	8002ca0 <HAL_RCC_GetHCLKFreq>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	4b06      	ldr	r3, [pc, #24]	@ (8002cdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	0a1b      	lsrs	r3, r3, #8
 8002cc8:	f003 0307 	and.w	r3, r3, #7
 8002ccc:	4904      	ldr	r1, [pc, #16]	@ (8002ce0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002cce:	5ccb      	ldrb	r3, [r1, r3]
 8002cd0:	f003 031f 	and.w	r3, r3, #31
 8002cd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	40021000 	.word	0x40021000
 8002ce0:	08006fb8 	.word	0x08006fb8

08002ce4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002ce8:	f7ff ffda 	bl	8002ca0 <HAL_RCC_GetHCLKFreq>
 8002cec:	4602      	mov	r2, r0
 8002cee:	4b06      	ldr	r3, [pc, #24]	@ (8002d08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	0adb      	lsrs	r3, r3, #11
 8002cf4:	f003 0307 	and.w	r3, r3, #7
 8002cf8:	4904      	ldr	r1, [pc, #16]	@ (8002d0c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002cfa:	5ccb      	ldrb	r3, [r1, r3]
 8002cfc:	f003 031f 	and.w	r3, r3, #31
 8002d00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	40021000 	.word	0x40021000
 8002d0c:	08006fb8 	.word	0x08006fb8

08002d10 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b086      	sub	sp, #24
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002d18:	2300      	movs	r3, #0
 8002d1a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002d1c:	4b2a      	ldr	r3, [pc, #168]	@ (8002dc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d003      	beq.n	8002d30 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002d28:	f7ff f9ee 	bl	8002108 <HAL_PWREx_GetVoltageRange>
 8002d2c:	6178      	str	r0, [r7, #20]
 8002d2e:	e014      	b.n	8002d5a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d30:	4b25      	ldr	r3, [pc, #148]	@ (8002dc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d34:	4a24      	ldr	r2, [pc, #144]	@ (8002dc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d3c:	4b22      	ldr	r3, [pc, #136]	@ (8002dc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d44:	60fb      	str	r3, [r7, #12]
 8002d46:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002d48:	f7ff f9de 	bl	8002108 <HAL_PWREx_GetVoltageRange>
 8002d4c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8002dc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d52:	4a1d      	ldr	r2, [pc, #116]	@ (8002dc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d58:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d60:	d10b      	bne.n	8002d7a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2b80      	cmp	r3, #128	@ 0x80
 8002d66:	d919      	bls.n	8002d9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2ba0      	cmp	r3, #160	@ 0xa0
 8002d6c:	d902      	bls.n	8002d74 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d6e:	2302      	movs	r3, #2
 8002d70:	613b      	str	r3, [r7, #16]
 8002d72:	e013      	b.n	8002d9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d74:	2301      	movs	r3, #1
 8002d76:	613b      	str	r3, [r7, #16]
 8002d78:	e010      	b.n	8002d9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2b80      	cmp	r3, #128	@ 0x80
 8002d7e:	d902      	bls.n	8002d86 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002d80:	2303      	movs	r3, #3
 8002d82:	613b      	str	r3, [r7, #16]
 8002d84:	e00a      	b.n	8002d9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2b80      	cmp	r3, #128	@ 0x80
 8002d8a:	d102      	bne.n	8002d92 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	613b      	str	r3, [r7, #16]
 8002d90:	e004      	b.n	8002d9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2b70      	cmp	r3, #112	@ 0x70
 8002d96:	d101      	bne.n	8002d9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d98:	2301      	movs	r3, #1
 8002d9a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002dcc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f023 0207 	bic.w	r2, r3, #7
 8002da4:	4909      	ldr	r1, [pc, #36]	@ (8002dcc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002dac:	4b07      	ldr	r3, [pc, #28]	@ (8002dcc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 0307 	and.w	r3, r3, #7
 8002db4:	693a      	ldr	r2, [r7, #16]
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d001      	beq.n	8002dbe <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e000      	b.n	8002dc0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002dbe:	2300      	movs	r3, #0
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3718      	adds	r7, #24
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	40021000 	.word	0x40021000
 8002dcc:	40022000 	.word	0x40022000

08002dd0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b086      	sub	sp, #24
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002dd8:	2300      	movs	r3, #0
 8002dda:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ddc:	2300      	movs	r3, #0
 8002dde:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d041      	beq.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002df0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002df4:	d02a      	beq.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002df6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002dfa:	d824      	bhi.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002dfc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002e00:	d008      	beq.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002e02:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002e06:	d81e      	bhi.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d00a      	beq.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002e0c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e10:	d010      	beq.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002e12:	e018      	b.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002e14:	4b86      	ldr	r3, [pc, #536]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	4a85      	ldr	r2, [pc, #532]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e1e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e20:	e015      	b.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	3304      	adds	r3, #4
 8002e26:	2100      	movs	r1, #0
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f000 facb 	bl	80033c4 <RCCEx_PLLSAI1_Config>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e32:	e00c      	b.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	3320      	adds	r3, #32
 8002e38:	2100      	movs	r1, #0
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f000 fbb6 	bl	80035ac <RCCEx_PLLSAI2_Config>
 8002e40:	4603      	mov	r3, r0
 8002e42:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e44:	e003      	b.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	74fb      	strb	r3, [r7, #19]
      break;
 8002e4a:	e000      	b.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002e4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e4e:	7cfb      	ldrb	r3, [r7, #19]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d10b      	bne.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e54:	4b76      	ldr	r3, [pc, #472]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e5a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e62:	4973      	ldr	r1, [pc, #460]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e64:	4313      	orrs	r3, r2
 8002e66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002e6a:	e001      	b.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e6c:	7cfb      	ldrb	r3, [r7, #19]
 8002e6e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d041      	beq.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e80:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002e84:	d02a      	beq.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002e86:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002e8a:	d824      	bhi.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002e8c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e90:	d008      	beq.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002e92:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e96:	d81e      	bhi.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d00a      	beq.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002e9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ea0:	d010      	beq.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002ea2:	e018      	b.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002ea4:	4b62      	ldr	r3, [pc, #392]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	4a61      	ldr	r2, [pc, #388]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eaa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002eae:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002eb0:	e015      	b.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	3304      	adds	r3, #4
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f000 fa83 	bl	80033c4 <RCCEx_PLLSAI1_Config>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ec2:	e00c      	b.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	3320      	adds	r3, #32
 8002ec8:	2100      	movs	r1, #0
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f000 fb6e 	bl	80035ac <RCCEx_PLLSAI2_Config>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ed4:	e003      	b.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	74fb      	strb	r3, [r7, #19]
      break;
 8002eda:	e000      	b.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002edc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ede:	7cfb      	ldrb	r3, [r7, #19]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d10b      	bne.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002ee4:	4b52      	ldr	r3, [pc, #328]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eea:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ef2:	494f      	ldr	r1, [pc, #316]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002efa:	e001      	b.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002efc:	7cfb      	ldrb	r3, [r7, #19]
 8002efe:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f000 80a0 	beq.w	800304e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f12:	4b47      	ldr	r3, [pc, #284]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d101      	bne.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e000      	b.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002f22:	2300      	movs	r3, #0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d00d      	beq.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f28:	4b41      	ldr	r3, [pc, #260]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f2c:	4a40      	ldr	r2, [pc, #256]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f32:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f34:	4b3e      	ldr	r3, [pc, #248]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f3c:	60bb      	str	r3, [r7, #8]
 8002f3e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f40:	2301      	movs	r3, #1
 8002f42:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f44:	4b3b      	ldr	r3, [pc, #236]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a3a      	ldr	r2, [pc, #232]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f4e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f50:	f7fe fd8a 	bl	8001a68 <HAL_GetTick>
 8002f54:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f56:	e009      	b.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f58:	f7fe fd86 	bl	8001a68 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d902      	bls.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	74fb      	strb	r3, [r7, #19]
        break;
 8002f6a:	e005      	b.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f6c:	4b31      	ldr	r3, [pc, #196]	@ (8003034 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d0ef      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002f78:	7cfb      	ldrb	r3, [r7, #19]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d15c      	bne.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002f7e:	4b2c      	ldr	r3, [pc, #176]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f88:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d01f      	beq.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f96:	697a      	ldr	r2, [r7, #20]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d019      	beq.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002f9c:	4b24      	ldr	r3, [pc, #144]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fa2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fa6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002fa8:	4b21      	ldr	r3, [pc, #132]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fae:	4a20      	ldr	r2, [pc, #128]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fbe:	4a1c      	ldr	r2, [pc, #112]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002fc8:	4a19      	ldr	r2, [pc, #100]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d016      	beq.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fda:	f7fe fd45 	bl	8001a68 <HAL_GetTick>
 8002fde:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fe0:	e00b      	b.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fe2:	f7fe fd41 	bl	8001a68 <HAL_GetTick>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d902      	bls.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	74fb      	strb	r3, [r7, #19]
            break;
 8002ff8:	e006      	b.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003000:	f003 0302 	and.w	r3, r3, #2
 8003004:	2b00      	cmp	r3, #0
 8003006:	d0ec      	beq.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003008:	7cfb      	ldrb	r3, [r7, #19]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d10c      	bne.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800300e:	4b08      	ldr	r3, [pc, #32]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003010:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003014:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800301e:	4904      	ldr	r1, [pc, #16]	@ (8003030 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003020:	4313      	orrs	r3, r2
 8003022:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003026:	e009      	b.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003028:	7cfb      	ldrb	r3, [r7, #19]
 800302a:	74bb      	strb	r3, [r7, #18]
 800302c:	e006      	b.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800302e:	bf00      	nop
 8003030:	40021000 	.word	0x40021000
 8003034:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003038:	7cfb      	ldrb	r3, [r7, #19]
 800303a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800303c:	7c7b      	ldrb	r3, [r7, #17]
 800303e:	2b01      	cmp	r3, #1
 8003040:	d105      	bne.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003042:	4b9e      	ldr	r3, [pc, #632]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003046:	4a9d      	ldr	r2, [pc, #628]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003048:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800304c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0301 	and.w	r3, r3, #1
 8003056:	2b00      	cmp	r3, #0
 8003058:	d00a      	beq.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800305a:	4b98      	ldr	r3, [pc, #608]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800305c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003060:	f023 0203 	bic.w	r2, r3, #3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003068:	4994      	ldr	r1, [pc, #592]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800306a:	4313      	orrs	r3, r2
 800306c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0302 	and.w	r3, r3, #2
 8003078:	2b00      	cmp	r3, #0
 800307a:	d00a      	beq.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800307c:	4b8f      	ldr	r3, [pc, #572]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800307e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003082:	f023 020c 	bic.w	r2, r3, #12
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800308a:	498c      	ldr	r1, [pc, #560]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800308c:	4313      	orrs	r3, r2
 800308e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0304 	and.w	r3, r3, #4
 800309a:	2b00      	cmp	r3, #0
 800309c:	d00a      	beq.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800309e:	4b87      	ldr	r3, [pc, #540]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030a4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ac:	4983      	ldr	r1, [pc, #524]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ae:	4313      	orrs	r3, r2
 80030b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0308 	and.w	r3, r3, #8
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d00a      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80030c0:	4b7e      	ldr	r3, [pc, #504]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030c6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030ce:	497b      	ldr	r1, [pc, #492]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030d0:	4313      	orrs	r3, r2
 80030d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0310 	and.w	r3, r3, #16
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d00a      	beq.n	80030f8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80030e2:	4b76      	ldr	r3, [pc, #472]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030f0:	4972      	ldr	r1, [pc, #456]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030f2:	4313      	orrs	r3, r2
 80030f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0320 	and.w	r3, r3, #32
 8003100:	2b00      	cmp	r3, #0
 8003102:	d00a      	beq.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003104:	4b6d      	ldr	r3, [pc, #436]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800310a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003112:	496a      	ldr	r1, [pc, #424]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003114:	4313      	orrs	r3, r2
 8003116:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003122:	2b00      	cmp	r3, #0
 8003124:	d00a      	beq.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003126:	4b65      	ldr	r3, [pc, #404]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003128:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800312c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003134:	4961      	ldr	r1, [pc, #388]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003136:	4313      	orrs	r3, r2
 8003138:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003144:	2b00      	cmp	r3, #0
 8003146:	d00a      	beq.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003148:	4b5c      	ldr	r3, [pc, #368]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800314a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800314e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003156:	4959      	ldr	r1, [pc, #356]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003158:	4313      	orrs	r3, r2
 800315a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003166:	2b00      	cmp	r3, #0
 8003168:	d00a      	beq.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800316a:	4b54      	ldr	r3, [pc, #336]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800316c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003170:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003178:	4950      	ldr	r1, [pc, #320]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800317a:	4313      	orrs	r3, r2
 800317c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003188:	2b00      	cmp	r3, #0
 800318a:	d00a      	beq.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800318c:	4b4b      	ldr	r3, [pc, #300]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800318e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003192:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800319a:	4948      	ldr	r1, [pc, #288]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800319c:	4313      	orrs	r3, r2
 800319e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d00a      	beq.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80031ae:	4b43      	ldr	r3, [pc, #268]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031b4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031bc:	493f      	ldr	r1, [pc, #252]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031be:	4313      	orrs	r3, r2
 80031c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d028      	beq.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80031d0:	4b3a      	ldr	r3, [pc, #232]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031d6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031de:	4937      	ldr	r1, [pc, #220]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031e0:	4313      	orrs	r3, r2
 80031e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80031ee:	d106      	bne.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031f0:	4b32      	ldr	r3, [pc, #200]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	4a31      	ldr	r2, [pc, #196]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031fa:	60d3      	str	r3, [r2, #12]
 80031fc:	e011      	b.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003202:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003206:	d10c      	bne.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	3304      	adds	r3, #4
 800320c:	2101      	movs	r1, #1
 800320e:	4618      	mov	r0, r3
 8003210:	f000 f8d8 	bl	80033c4 <RCCEx_PLLSAI1_Config>
 8003214:	4603      	mov	r3, r0
 8003216:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003218:	7cfb      	ldrb	r3, [r7, #19]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d001      	beq.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800321e:	7cfb      	ldrb	r3, [r7, #19]
 8003220:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d028      	beq.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800322e:	4b23      	ldr	r3, [pc, #140]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003230:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003234:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800323c:	491f      	ldr	r1, [pc, #124]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800323e:	4313      	orrs	r3, r2
 8003240:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003248:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800324c:	d106      	bne.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800324e:	4b1b      	ldr	r3, [pc, #108]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	4a1a      	ldr	r2, [pc, #104]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003254:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003258:	60d3      	str	r3, [r2, #12]
 800325a:	e011      	b.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003260:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003264:	d10c      	bne.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	3304      	adds	r3, #4
 800326a:	2101      	movs	r1, #1
 800326c:	4618      	mov	r0, r3
 800326e:	f000 f8a9 	bl	80033c4 <RCCEx_PLLSAI1_Config>
 8003272:	4603      	mov	r3, r0
 8003274:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003276:	7cfb      	ldrb	r3, [r7, #19]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d001      	beq.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800327c:	7cfb      	ldrb	r3, [r7, #19]
 800327e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d02b      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800328c:	4b0b      	ldr	r3, [pc, #44]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800328e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003292:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800329a:	4908      	ldr	r1, [pc, #32]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800329c:	4313      	orrs	r3, r2
 800329e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032aa:	d109      	bne.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032ac:	4b03      	ldr	r3, [pc, #12]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	4a02      	ldr	r2, [pc, #8]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032b6:	60d3      	str	r3, [r2, #12]
 80032b8:	e014      	b.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80032ba:	bf00      	nop
 80032bc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80032c8:	d10c      	bne.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	3304      	adds	r3, #4
 80032ce:	2101      	movs	r1, #1
 80032d0:	4618      	mov	r0, r3
 80032d2:	f000 f877 	bl	80033c4 <RCCEx_PLLSAI1_Config>
 80032d6:	4603      	mov	r3, r0
 80032d8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032da:	7cfb      	ldrb	r3, [r7, #19]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d001      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80032e0:	7cfb      	ldrb	r3, [r7, #19]
 80032e2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d02f      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80032f0:	4b2b      	ldr	r3, [pc, #172]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032f6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032fe:	4928      	ldr	r1, [pc, #160]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003300:	4313      	orrs	r3, r2
 8003302:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800330a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800330e:	d10d      	bne.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	3304      	adds	r3, #4
 8003314:	2102      	movs	r1, #2
 8003316:	4618      	mov	r0, r3
 8003318:	f000 f854 	bl	80033c4 <RCCEx_PLLSAI1_Config>
 800331c:	4603      	mov	r3, r0
 800331e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003320:	7cfb      	ldrb	r3, [r7, #19]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d014      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003326:	7cfb      	ldrb	r3, [r7, #19]
 8003328:	74bb      	strb	r3, [r7, #18]
 800332a:	e011      	b.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003330:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003334:	d10c      	bne.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	3320      	adds	r3, #32
 800333a:	2102      	movs	r1, #2
 800333c:	4618      	mov	r0, r3
 800333e:	f000 f935 	bl	80035ac <RCCEx_PLLSAI2_Config>
 8003342:	4603      	mov	r3, r0
 8003344:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003346:	7cfb      	ldrb	r3, [r7, #19]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d001      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800334c:	7cfb      	ldrb	r3, [r7, #19]
 800334e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003358:	2b00      	cmp	r3, #0
 800335a:	d00a      	beq.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800335c:	4b10      	ldr	r3, [pc, #64]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800335e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003362:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800336a:	490d      	ldr	r1, [pc, #52]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800336c:	4313      	orrs	r3, r2
 800336e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d00b      	beq.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800337e:	4b08      	ldr	r3, [pc, #32]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003380:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003384:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800338e:	4904      	ldr	r1, [pc, #16]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003390:	4313      	orrs	r3, r2
 8003392:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003396:	7cbb      	ldrb	r3, [r7, #18]
}
 8003398:	4618      	mov	r0, r3
 800339a:	3718      	adds	r7, #24
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	40021000 	.word	0x40021000

080033a4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80033a8:	4b05      	ldr	r3, [pc, #20]	@ (80033c0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a04      	ldr	r2, [pc, #16]	@ (80033c0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80033ae:	f043 0304 	orr.w	r3, r3, #4
 80033b2:	6013      	str	r3, [r2, #0]
}
 80033b4:	bf00      	nop
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	40021000 	.word	0x40021000

080033c4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80033ce:	2300      	movs	r3, #0
 80033d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80033d2:	4b75      	ldr	r3, [pc, #468]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033d4:	68db      	ldr	r3, [r3, #12]
 80033d6:	f003 0303 	and.w	r3, r3, #3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d018      	beq.n	8003410 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80033de:	4b72      	ldr	r3, [pc, #456]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	f003 0203 	and.w	r2, r3, #3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d10d      	bne.n	800340a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
       ||
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d009      	beq.n	800340a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80033f6:	4b6c      	ldr	r3, [pc, #432]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033f8:	68db      	ldr	r3, [r3, #12]
 80033fa:	091b      	lsrs	r3, r3, #4
 80033fc:	f003 0307 	and.w	r3, r3, #7
 8003400:	1c5a      	adds	r2, r3, #1
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	685b      	ldr	r3, [r3, #4]
       ||
 8003406:	429a      	cmp	r2, r3
 8003408:	d047      	beq.n	800349a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	73fb      	strb	r3, [r7, #15]
 800340e:	e044      	b.n	800349a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	2b03      	cmp	r3, #3
 8003416:	d018      	beq.n	800344a <RCCEx_PLLSAI1_Config+0x86>
 8003418:	2b03      	cmp	r3, #3
 800341a:	d825      	bhi.n	8003468 <RCCEx_PLLSAI1_Config+0xa4>
 800341c:	2b01      	cmp	r3, #1
 800341e:	d002      	beq.n	8003426 <RCCEx_PLLSAI1_Config+0x62>
 8003420:	2b02      	cmp	r3, #2
 8003422:	d009      	beq.n	8003438 <RCCEx_PLLSAI1_Config+0x74>
 8003424:	e020      	b.n	8003468 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003426:	4b60      	ldr	r3, [pc, #384]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d11d      	bne.n	800346e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003436:	e01a      	b.n	800346e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003438:	4b5b      	ldr	r3, [pc, #364]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003440:	2b00      	cmp	r3, #0
 8003442:	d116      	bne.n	8003472 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003448:	e013      	b.n	8003472 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800344a:	4b57      	ldr	r3, [pc, #348]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003452:	2b00      	cmp	r3, #0
 8003454:	d10f      	bne.n	8003476 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003456:	4b54      	ldr	r3, [pc, #336]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800345e:	2b00      	cmp	r3, #0
 8003460:	d109      	bne.n	8003476 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003466:	e006      	b.n	8003476 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	73fb      	strb	r3, [r7, #15]
      break;
 800346c:	e004      	b.n	8003478 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800346e:	bf00      	nop
 8003470:	e002      	b.n	8003478 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003472:	bf00      	nop
 8003474:	e000      	b.n	8003478 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003476:	bf00      	nop
    }

    if(status == HAL_OK)
 8003478:	7bfb      	ldrb	r3, [r7, #15]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d10d      	bne.n	800349a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800347e:	4b4a      	ldr	r3, [pc, #296]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6819      	ldr	r1, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	3b01      	subs	r3, #1
 8003490:	011b      	lsls	r3, r3, #4
 8003492:	430b      	orrs	r3, r1
 8003494:	4944      	ldr	r1, [pc, #272]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003496:	4313      	orrs	r3, r2
 8003498:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800349a:	7bfb      	ldrb	r3, [r7, #15]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d17d      	bne.n	800359c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80034a0:	4b41      	ldr	r3, [pc, #260]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a40      	ldr	r2, [pc, #256]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80034aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034ac:	f7fe fadc 	bl	8001a68 <HAL_GetTick>
 80034b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80034b2:	e009      	b.n	80034c8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80034b4:	f7fe fad8 	bl	8001a68 <HAL_GetTick>
 80034b8:	4602      	mov	r2, r0
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d902      	bls.n	80034c8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	73fb      	strb	r3, [r7, #15]
        break;
 80034c6:	e005      	b.n	80034d4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80034c8:	4b37      	ldr	r3, [pc, #220]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d1ef      	bne.n	80034b4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80034d4:	7bfb      	ldrb	r3, [r7, #15]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d160      	bne.n	800359c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d111      	bne.n	8003504 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034e0:	4b31      	ldr	r3, [pc, #196]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034e2:	691b      	ldr	r3, [r3, #16]
 80034e4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80034e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	6892      	ldr	r2, [r2, #8]
 80034f0:	0211      	lsls	r1, r2, #8
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	68d2      	ldr	r2, [r2, #12]
 80034f6:	0912      	lsrs	r2, r2, #4
 80034f8:	0452      	lsls	r2, r2, #17
 80034fa:	430a      	orrs	r2, r1
 80034fc:	492a      	ldr	r1, [pc, #168]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034fe:	4313      	orrs	r3, r2
 8003500:	610b      	str	r3, [r1, #16]
 8003502:	e027      	b.n	8003554 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	2b01      	cmp	r3, #1
 8003508:	d112      	bne.n	8003530 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800350a:	4b27      	ldr	r3, [pc, #156]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003512:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	6892      	ldr	r2, [r2, #8]
 800351a:	0211      	lsls	r1, r2, #8
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	6912      	ldr	r2, [r2, #16]
 8003520:	0852      	lsrs	r2, r2, #1
 8003522:	3a01      	subs	r2, #1
 8003524:	0552      	lsls	r2, r2, #21
 8003526:	430a      	orrs	r2, r1
 8003528:	491f      	ldr	r1, [pc, #124]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800352a:	4313      	orrs	r3, r2
 800352c:	610b      	str	r3, [r1, #16]
 800352e:	e011      	b.n	8003554 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003530:	4b1d      	ldr	r3, [pc, #116]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003532:	691b      	ldr	r3, [r3, #16]
 8003534:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003538:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800353c:	687a      	ldr	r2, [r7, #4]
 800353e:	6892      	ldr	r2, [r2, #8]
 8003540:	0211      	lsls	r1, r2, #8
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	6952      	ldr	r2, [r2, #20]
 8003546:	0852      	lsrs	r2, r2, #1
 8003548:	3a01      	subs	r2, #1
 800354a:	0652      	lsls	r2, r2, #25
 800354c:	430a      	orrs	r2, r1
 800354e:	4916      	ldr	r1, [pc, #88]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003550:	4313      	orrs	r3, r2
 8003552:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003554:	4b14      	ldr	r3, [pc, #80]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a13      	ldr	r2, [pc, #76]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800355a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800355e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003560:	f7fe fa82 	bl	8001a68 <HAL_GetTick>
 8003564:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003566:	e009      	b.n	800357c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003568:	f7fe fa7e 	bl	8001a68 <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	2b02      	cmp	r3, #2
 8003574:	d902      	bls.n	800357c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	73fb      	strb	r3, [r7, #15]
          break;
 800357a:	e005      	b.n	8003588 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800357c:	4b0a      	ldr	r3, [pc, #40]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d0ef      	beq.n	8003568 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003588:	7bfb      	ldrb	r3, [r7, #15]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d106      	bne.n	800359c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800358e:	4b06      	ldr	r3, [pc, #24]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003590:	691a      	ldr	r2, [r3, #16]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	699b      	ldr	r3, [r3, #24]
 8003596:	4904      	ldr	r1, [pc, #16]	@ (80035a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003598:	4313      	orrs	r3, r2
 800359a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800359c:	7bfb      	ldrb	r3, [r7, #15]
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3710      	adds	r7, #16
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	40021000 	.word	0x40021000

080035ac <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80035b6:	2300      	movs	r3, #0
 80035b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80035ba:	4b6a      	ldr	r3, [pc, #424]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	f003 0303 	and.w	r3, r3, #3
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d018      	beq.n	80035f8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80035c6:	4b67      	ldr	r3, [pc, #412]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	f003 0203 	and.w	r2, r3, #3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d10d      	bne.n	80035f2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
       ||
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d009      	beq.n	80035f2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80035de:	4b61      	ldr	r3, [pc, #388]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035e0:	68db      	ldr	r3, [r3, #12]
 80035e2:	091b      	lsrs	r3, r3, #4
 80035e4:	f003 0307 	and.w	r3, r3, #7
 80035e8:	1c5a      	adds	r2, r3, #1
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
       ||
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d047      	beq.n	8003682 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	73fb      	strb	r3, [r7, #15]
 80035f6:	e044      	b.n	8003682 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	2b03      	cmp	r3, #3
 80035fe:	d018      	beq.n	8003632 <RCCEx_PLLSAI2_Config+0x86>
 8003600:	2b03      	cmp	r3, #3
 8003602:	d825      	bhi.n	8003650 <RCCEx_PLLSAI2_Config+0xa4>
 8003604:	2b01      	cmp	r3, #1
 8003606:	d002      	beq.n	800360e <RCCEx_PLLSAI2_Config+0x62>
 8003608:	2b02      	cmp	r3, #2
 800360a:	d009      	beq.n	8003620 <RCCEx_PLLSAI2_Config+0x74>
 800360c:	e020      	b.n	8003650 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800360e:	4b55      	ldr	r3, [pc, #340]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0302 	and.w	r3, r3, #2
 8003616:	2b00      	cmp	r3, #0
 8003618:	d11d      	bne.n	8003656 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800361e:	e01a      	b.n	8003656 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003620:	4b50      	ldr	r3, [pc, #320]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003628:	2b00      	cmp	r3, #0
 800362a:	d116      	bne.n	800365a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003630:	e013      	b.n	800365a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003632:	4b4c      	ldr	r3, [pc, #304]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d10f      	bne.n	800365e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800363e:	4b49      	ldr	r3, [pc, #292]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d109      	bne.n	800365e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800364e:	e006      	b.n	800365e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	73fb      	strb	r3, [r7, #15]
      break;
 8003654:	e004      	b.n	8003660 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003656:	bf00      	nop
 8003658:	e002      	b.n	8003660 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800365a:	bf00      	nop
 800365c:	e000      	b.n	8003660 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800365e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003660:	7bfb      	ldrb	r3, [r7, #15]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d10d      	bne.n	8003682 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003666:	4b3f      	ldr	r3, [pc, #252]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6819      	ldr	r1, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	3b01      	subs	r3, #1
 8003678:	011b      	lsls	r3, r3, #4
 800367a:	430b      	orrs	r3, r1
 800367c:	4939      	ldr	r1, [pc, #228]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 800367e:	4313      	orrs	r3, r2
 8003680:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003682:	7bfb      	ldrb	r3, [r7, #15]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d167      	bne.n	8003758 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003688:	4b36      	ldr	r3, [pc, #216]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a35      	ldr	r2, [pc, #212]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 800368e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003692:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003694:	f7fe f9e8 	bl	8001a68 <HAL_GetTick>
 8003698:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800369a:	e009      	b.n	80036b0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800369c:	f7fe f9e4 	bl	8001a68 <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	2b02      	cmp	r3, #2
 80036a8:	d902      	bls.n	80036b0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	73fb      	strb	r3, [r7, #15]
        break;
 80036ae:	e005      	b.n	80036bc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80036b0:	4b2c      	ldr	r3, [pc, #176]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d1ef      	bne.n	800369c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80036bc:	7bfb      	ldrb	r3, [r7, #15]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d14a      	bne.n	8003758 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d111      	bne.n	80036ec <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80036c8:	4b26      	ldr	r3, [pc, #152]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036ca:	695b      	ldr	r3, [r3, #20]
 80036cc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80036d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	6892      	ldr	r2, [r2, #8]
 80036d8:	0211      	lsls	r1, r2, #8
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	68d2      	ldr	r2, [r2, #12]
 80036de:	0912      	lsrs	r2, r2, #4
 80036e0:	0452      	lsls	r2, r2, #17
 80036e2:	430a      	orrs	r2, r1
 80036e4:	491f      	ldr	r1, [pc, #124]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036e6:	4313      	orrs	r3, r2
 80036e8:	614b      	str	r3, [r1, #20]
 80036ea:	e011      	b.n	8003710 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80036ec:	4b1d      	ldr	r3, [pc, #116]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036ee:	695b      	ldr	r3, [r3, #20]
 80036f0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80036f4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	6892      	ldr	r2, [r2, #8]
 80036fc:	0211      	lsls	r1, r2, #8
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	6912      	ldr	r2, [r2, #16]
 8003702:	0852      	lsrs	r2, r2, #1
 8003704:	3a01      	subs	r2, #1
 8003706:	0652      	lsls	r2, r2, #25
 8003708:	430a      	orrs	r2, r1
 800370a:	4916      	ldr	r1, [pc, #88]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 800370c:	4313      	orrs	r3, r2
 800370e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003710:	4b14      	ldr	r3, [pc, #80]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a13      	ldr	r2, [pc, #76]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003716:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800371a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800371c:	f7fe f9a4 	bl	8001a68 <HAL_GetTick>
 8003720:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003722:	e009      	b.n	8003738 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003724:	f7fe f9a0 	bl	8001a68 <HAL_GetTick>
 8003728:	4602      	mov	r2, r0
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	1ad3      	subs	r3, r2, r3
 800372e:	2b02      	cmp	r3, #2
 8003730:	d902      	bls.n	8003738 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003732:	2303      	movs	r3, #3
 8003734:	73fb      	strb	r3, [r7, #15]
          break;
 8003736:	e005      	b.n	8003744 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003738:	4b0a      	ldr	r3, [pc, #40]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d0ef      	beq.n	8003724 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003744:	7bfb      	ldrb	r3, [r7, #15]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d106      	bne.n	8003758 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800374a:	4b06      	ldr	r3, [pc, #24]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 800374c:	695a      	ldr	r2, [r3, #20]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	695b      	ldr	r3, [r3, #20]
 8003752:	4904      	ldr	r1, [pc, #16]	@ (8003764 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003754:	4313      	orrs	r3, r2
 8003756:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003758:	7bfb      	ldrb	r3, [r7, #15]
}
 800375a:	4618      	mov	r0, r3
 800375c:	3710      	adds	r7, #16
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	40021000 	.word	0x40021000

08003768 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d101      	bne.n	800377a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e040      	b.n	80037fc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800377e:	2b00      	cmp	r3, #0
 8003780:	d106      	bne.n	8003790 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f7fd ff6e 	bl	800166c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2224      	movs	r2, #36	@ 0x24
 8003794:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f022 0201 	bic.w	r2, r2, #1
 80037a4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d002      	beq.n	80037b4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f000 fb6a 	bl	8003e88 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	f000 f8af 	bl	8003918 <UART_SetConfig>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d101      	bne.n	80037c4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	e01b      	b.n	80037fc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	685a      	ldr	r2, [r3, #4]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80037d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	689a      	ldr	r2, [r3, #8]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80037e2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f042 0201 	orr.w	r2, r2, #1
 80037f2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	f000 fbe9 	bl	8003fcc <UART_CheckIdleState>
 80037fa:	4603      	mov	r3, r0
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3708      	adds	r7, #8
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}

08003804 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b08a      	sub	sp, #40	@ 0x28
 8003808:	af02      	add	r7, sp, #8
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	603b      	str	r3, [r7, #0]
 8003810:	4613      	mov	r3, r2
 8003812:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003818:	2b20      	cmp	r3, #32
 800381a:	d177      	bne.n	800390c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d002      	beq.n	8003828 <HAL_UART_Transmit+0x24>
 8003822:	88fb      	ldrh	r3, [r7, #6]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d101      	bne.n	800382c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	e070      	b.n	800390e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2200      	movs	r2, #0
 8003830:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2221      	movs	r2, #33	@ 0x21
 8003838:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800383a:	f7fe f915 	bl	8001a68 <HAL_GetTick>
 800383e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	88fa      	ldrh	r2, [r7, #6]
 8003844:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	88fa      	ldrh	r2, [r7, #6]
 800384c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003858:	d108      	bne.n	800386c <HAL_UART_Transmit+0x68>
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	691b      	ldr	r3, [r3, #16]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d104      	bne.n	800386c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003862:	2300      	movs	r3, #0
 8003864:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	61bb      	str	r3, [r7, #24]
 800386a:	e003      	b.n	8003874 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003870:	2300      	movs	r3, #0
 8003872:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003874:	e02f      	b.n	80038d6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	9300      	str	r3, [sp, #0]
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	2200      	movs	r2, #0
 800387e:	2180      	movs	r1, #128	@ 0x80
 8003880:	68f8      	ldr	r0, [r7, #12]
 8003882:	f000 fc4b 	bl	800411c <UART_WaitOnFlagUntilTimeout>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d004      	beq.n	8003896 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2220      	movs	r2, #32
 8003890:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003892:	2303      	movs	r3, #3
 8003894:	e03b      	b.n	800390e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d10b      	bne.n	80038b4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	881a      	ldrh	r2, [r3, #0]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038a8:	b292      	uxth	r2, r2
 80038aa:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	3302      	adds	r3, #2
 80038b0:	61bb      	str	r3, [r7, #24]
 80038b2:	e007      	b.n	80038c4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	781a      	ldrb	r2, [r3, #0]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	3301      	adds	r3, #1
 80038c2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	3b01      	subs	r3, #1
 80038ce:	b29a      	uxth	r2, r3
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80038dc:	b29b      	uxth	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d1c9      	bne.n	8003876 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	9300      	str	r3, [sp, #0]
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	2200      	movs	r2, #0
 80038ea:	2140      	movs	r1, #64	@ 0x40
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	f000 fc15 	bl	800411c <UART_WaitOnFlagUntilTimeout>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d004      	beq.n	8003902 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2220      	movs	r2, #32
 80038fc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e005      	b.n	800390e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2220      	movs	r2, #32
 8003906:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003908:	2300      	movs	r3, #0
 800390a:	e000      	b.n	800390e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800390c:	2302      	movs	r3, #2
  }
}
 800390e:	4618      	mov	r0, r3
 8003910:	3720      	adds	r7, #32
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
	...

08003918 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003918:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800391c:	b08a      	sub	sp, #40	@ 0x28
 800391e:	af00      	add	r7, sp, #0
 8003920:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003922:	2300      	movs	r3, #0
 8003924:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	689a      	ldr	r2, [r3, #8]
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	691b      	ldr	r3, [r3, #16]
 8003930:	431a      	orrs	r2, r3
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	695b      	ldr	r3, [r3, #20]
 8003936:	431a      	orrs	r2, r3
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	69db      	ldr	r3, [r3, #28]
 800393c:	4313      	orrs	r3, r2
 800393e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	4ba4      	ldr	r3, [pc, #656]	@ (8003bd8 <UART_SetConfig+0x2c0>)
 8003948:	4013      	ands	r3, r2
 800394a:	68fa      	ldr	r2, [r7, #12]
 800394c:	6812      	ldr	r2, [r2, #0]
 800394e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003950:	430b      	orrs	r3, r1
 8003952:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	68da      	ldr	r2, [r3, #12]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	430a      	orrs	r2, r1
 8003968:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	699b      	ldr	r3, [r3, #24]
 800396e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a99      	ldr	r2, [pc, #612]	@ (8003bdc <UART_SetConfig+0x2c4>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d004      	beq.n	8003984 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	6a1b      	ldr	r3, [r3, #32]
 800397e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003980:	4313      	orrs	r3, r2
 8003982:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003994:	430a      	orrs	r2, r1
 8003996:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a90      	ldr	r2, [pc, #576]	@ (8003be0 <UART_SetConfig+0x2c8>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d126      	bne.n	80039f0 <UART_SetConfig+0xd8>
 80039a2:	4b90      	ldr	r3, [pc, #576]	@ (8003be4 <UART_SetConfig+0x2cc>)
 80039a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039a8:	f003 0303 	and.w	r3, r3, #3
 80039ac:	2b03      	cmp	r3, #3
 80039ae:	d81b      	bhi.n	80039e8 <UART_SetConfig+0xd0>
 80039b0:	a201      	add	r2, pc, #4	@ (adr r2, 80039b8 <UART_SetConfig+0xa0>)
 80039b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039b6:	bf00      	nop
 80039b8:	080039c9 	.word	0x080039c9
 80039bc:	080039d9 	.word	0x080039d9
 80039c0:	080039d1 	.word	0x080039d1
 80039c4:	080039e1 	.word	0x080039e1
 80039c8:	2301      	movs	r3, #1
 80039ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039ce:	e116      	b.n	8003bfe <UART_SetConfig+0x2e6>
 80039d0:	2302      	movs	r3, #2
 80039d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039d6:	e112      	b.n	8003bfe <UART_SetConfig+0x2e6>
 80039d8:	2304      	movs	r3, #4
 80039da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039de:	e10e      	b.n	8003bfe <UART_SetConfig+0x2e6>
 80039e0:	2308      	movs	r3, #8
 80039e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039e6:	e10a      	b.n	8003bfe <UART_SetConfig+0x2e6>
 80039e8:	2310      	movs	r3, #16
 80039ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039ee:	e106      	b.n	8003bfe <UART_SetConfig+0x2e6>
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a7c      	ldr	r2, [pc, #496]	@ (8003be8 <UART_SetConfig+0x2d0>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d138      	bne.n	8003a6c <UART_SetConfig+0x154>
 80039fa:	4b7a      	ldr	r3, [pc, #488]	@ (8003be4 <UART_SetConfig+0x2cc>)
 80039fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a00:	f003 030c 	and.w	r3, r3, #12
 8003a04:	2b0c      	cmp	r3, #12
 8003a06:	d82d      	bhi.n	8003a64 <UART_SetConfig+0x14c>
 8003a08:	a201      	add	r2, pc, #4	@ (adr r2, 8003a10 <UART_SetConfig+0xf8>)
 8003a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a0e:	bf00      	nop
 8003a10:	08003a45 	.word	0x08003a45
 8003a14:	08003a65 	.word	0x08003a65
 8003a18:	08003a65 	.word	0x08003a65
 8003a1c:	08003a65 	.word	0x08003a65
 8003a20:	08003a55 	.word	0x08003a55
 8003a24:	08003a65 	.word	0x08003a65
 8003a28:	08003a65 	.word	0x08003a65
 8003a2c:	08003a65 	.word	0x08003a65
 8003a30:	08003a4d 	.word	0x08003a4d
 8003a34:	08003a65 	.word	0x08003a65
 8003a38:	08003a65 	.word	0x08003a65
 8003a3c:	08003a65 	.word	0x08003a65
 8003a40:	08003a5d 	.word	0x08003a5d
 8003a44:	2300      	movs	r3, #0
 8003a46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a4a:	e0d8      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003a4c:	2302      	movs	r3, #2
 8003a4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a52:	e0d4      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003a54:	2304      	movs	r3, #4
 8003a56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a5a:	e0d0      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003a5c:	2308      	movs	r3, #8
 8003a5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a62:	e0cc      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003a64:	2310      	movs	r3, #16
 8003a66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a6a:	e0c8      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a5e      	ldr	r2, [pc, #376]	@ (8003bec <UART_SetConfig+0x2d4>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d125      	bne.n	8003ac2 <UART_SetConfig+0x1aa>
 8003a76:	4b5b      	ldr	r3, [pc, #364]	@ (8003be4 <UART_SetConfig+0x2cc>)
 8003a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a7c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003a80:	2b30      	cmp	r3, #48	@ 0x30
 8003a82:	d016      	beq.n	8003ab2 <UART_SetConfig+0x19a>
 8003a84:	2b30      	cmp	r3, #48	@ 0x30
 8003a86:	d818      	bhi.n	8003aba <UART_SetConfig+0x1a2>
 8003a88:	2b20      	cmp	r3, #32
 8003a8a:	d00a      	beq.n	8003aa2 <UART_SetConfig+0x18a>
 8003a8c:	2b20      	cmp	r3, #32
 8003a8e:	d814      	bhi.n	8003aba <UART_SetConfig+0x1a2>
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d002      	beq.n	8003a9a <UART_SetConfig+0x182>
 8003a94:	2b10      	cmp	r3, #16
 8003a96:	d008      	beq.n	8003aaa <UART_SetConfig+0x192>
 8003a98:	e00f      	b.n	8003aba <UART_SetConfig+0x1a2>
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003aa0:	e0ad      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003aa2:	2302      	movs	r3, #2
 8003aa4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003aa8:	e0a9      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003aaa:	2304      	movs	r3, #4
 8003aac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ab0:	e0a5      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003ab2:	2308      	movs	r3, #8
 8003ab4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ab8:	e0a1      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003aba:	2310      	movs	r3, #16
 8003abc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ac0:	e09d      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a4a      	ldr	r2, [pc, #296]	@ (8003bf0 <UART_SetConfig+0x2d8>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d125      	bne.n	8003b18 <UART_SetConfig+0x200>
 8003acc:	4b45      	ldr	r3, [pc, #276]	@ (8003be4 <UART_SetConfig+0x2cc>)
 8003ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ad2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003ad6:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ad8:	d016      	beq.n	8003b08 <UART_SetConfig+0x1f0>
 8003ada:	2bc0      	cmp	r3, #192	@ 0xc0
 8003adc:	d818      	bhi.n	8003b10 <UART_SetConfig+0x1f8>
 8003ade:	2b80      	cmp	r3, #128	@ 0x80
 8003ae0:	d00a      	beq.n	8003af8 <UART_SetConfig+0x1e0>
 8003ae2:	2b80      	cmp	r3, #128	@ 0x80
 8003ae4:	d814      	bhi.n	8003b10 <UART_SetConfig+0x1f8>
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d002      	beq.n	8003af0 <UART_SetConfig+0x1d8>
 8003aea:	2b40      	cmp	r3, #64	@ 0x40
 8003aec:	d008      	beq.n	8003b00 <UART_SetConfig+0x1e8>
 8003aee:	e00f      	b.n	8003b10 <UART_SetConfig+0x1f8>
 8003af0:	2300      	movs	r3, #0
 8003af2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003af6:	e082      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003af8:	2302      	movs	r3, #2
 8003afa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003afe:	e07e      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003b00:	2304      	movs	r3, #4
 8003b02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b06:	e07a      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003b08:	2308      	movs	r3, #8
 8003b0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b0e:	e076      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003b10:	2310      	movs	r3, #16
 8003b12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b16:	e072      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a35      	ldr	r2, [pc, #212]	@ (8003bf4 <UART_SetConfig+0x2dc>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d12a      	bne.n	8003b78 <UART_SetConfig+0x260>
 8003b22:	4b30      	ldr	r3, [pc, #192]	@ (8003be4 <UART_SetConfig+0x2cc>)
 8003b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b30:	d01a      	beq.n	8003b68 <UART_SetConfig+0x250>
 8003b32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b36:	d81b      	bhi.n	8003b70 <UART_SetConfig+0x258>
 8003b38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b3c:	d00c      	beq.n	8003b58 <UART_SetConfig+0x240>
 8003b3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b42:	d815      	bhi.n	8003b70 <UART_SetConfig+0x258>
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d003      	beq.n	8003b50 <UART_SetConfig+0x238>
 8003b48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b4c:	d008      	beq.n	8003b60 <UART_SetConfig+0x248>
 8003b4e:	e00f      	b.n	8003b70 <UART_SetConfig+0x258>
 8003b50:	2300      	movs	r3, #0
 8003b52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b56:	e052      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003b58:	2302      	movs	r3, #2
 8003b5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b5e:	e04e      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003b60:	2304      	movs	r3, #4
 8003b62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b66:	e04a      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003b68:	2308      	movs	r3, #8
 8003b6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b6e:	e046      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003b70:	2310      	movs	r3, #16
 8003b72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b76:	e042      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a17      	ldr	r2, [pc, #92]	@ (8003bdc <UART_SetConfig+0x2c4>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d13a      	bne.n	8003bf8 <UART_SetConfig+0x2e0>
 8003b82:	4b18      	ldr	r3, [pc, #96]	@ (8003be4 <UART_SetConfig+0x2cc>)
 8003b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b88:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003b8c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003b90:	d01a      	beq.n	8003bc8 <UART_SetConfig+0x2b0>
 8003b92:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003b96:	d81b      	bhi.n	8003bd0 <UART_SetConfig+0x2b8>
 8003b98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b9c:	d00c      	beq.n	8003bb8 <UART_SetConfig+0x2a0>
 8003b9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ba2:	d815      	bhi.n	8003bd0 <UART_SetConfig+0x2b8>
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d003      	beq.n	8003bb0 <UART_SetConfig+0x298>
 8003ba8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bac:	d008      	beq.n	8003bc0 <UART_SetConfig+0x2a8>
 8003bae:	e00f      	b.n	8003bd0 <UART_SetConfig+0x2b8>
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bb6:	e022      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003bb8:	2302      	movs	r3, #2
 8003bba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bbe:	e01e      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003bc0:	2304      	movs	r3, #4
 8003bc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bc6:	e01a      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003bc8:	2308      	movs	r3, #8
 8003bca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bce:	e016      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003bd0:	2310      	movs	r3, #16
 8003bd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bd6:	e012      	b.n	8003bfe <UART_SetConfig+0x2e6>
 8003bd8:	efff69f3 	.word	0xefff69f3
 8003bdc:	40008000 	.word	0x40008000
 8003be0:	40013800 	.word	0x40013800
 8003be4:	40021000 	.word	0x40021000
 8003be8:	40004400 	.word	0x40004400
 8003bec:	40004800 	.word	0x40004800
 8003bf0:	40004c00 	.word	0x40004c00
 8003bf4:	40005000 	.word	0x40005000
 8003bf8:	2310      	movs	r3, #16
 8003bfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a9f      	ldr	r2, [pc, #636]	@ (8003e80 <UART_SetConfig+0x568>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d17a      	bne.n	8003cfe <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003c08:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003c0c:	2b08      	cmp	r3, #8
 8003c0e:	d824      	bhi.n	8003c5a <UART_SetConfig+0x342>
 8003c10:	a201      	add	r2, pc, #4	@ (adr r2, 8003c18 <UART_SetConfig+0x300>)
 8003c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c16:	bf00      	nop
 8003c18:	08003c3d 	.word	0x08003c3d
 8003c1c:	08003c5b 	.word	0x08003c5b
 8003c20:	08003c45 	.word	0x08003c45
 8003c24:	08003c5b 	.word	0x08003c5b
 8003c28:	08003c4b 	.word	0x08003c4b
 8003c2c:	08003c5b 	.word	0x08003c5b
 8003c30:	08003c5b 	.word	0x08003c5b
 8003c34:	08003c5b 	.word	0x08003c5b
 8003c38:	08003c53 	.word	0x08003c53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c3c:	f7ff f83c 	bl	8002cb8 <HAL_RCC_GetPCLK1Freq>
 8003c40:	61f8      	str	r0, [r7, #28]
        break;
 8003c42:	e010      	b.n	8003c66 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c44:	4b8f      	ldr	r3, [pc, #572]	@ (8003e84 <UART_SetConfig+0x56c>)
 8003c46:	61fb      	str	r3, [r7, #28]
        break;
 8003c48:	e00d      	b.n	8003c66 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c4a:	f7fe ff9d 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 8003c4e:	61f8      	str	r0, [r7, #28]
        break;
 8003c50:	e009      	b.n	8003c66 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c56:	61fb      	str	r3, [r7, #28]
        break;
 8003c58:	e005      	b.n	8003c66 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003c64:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	f000 80fb 	beq.w	8003e64 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	685a      	ldr	r2, [r3, #4]
 8003c72:	4613      	mov	r3, r2
 8003c74:	005b      	lsls	r3, r3, #1
 8003c76:	4413      	add	r3, r2
 8003c78:	69fa      	ldr	r2, [r7, #28]
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d305      	bcc.n	8003c8a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003c84:	69fa      	ldr	r2, [r7, #28]
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d903      	bls.n	8003c92 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003c90:	e0e8      	b.n	8003e64 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	2200      	movs	r2, #0
 8003c96:	461c      	mov	r4, r3
 8003c98:	4615      	mov	r5, r2
 8003c9a:	f04f 0200 	mov.w	r2, #0
 8003c9e:	f04f 0300 	mov.w	r3, #0
 8003ca2:	022b      	lsls	r3, r5, #8
 8003ca4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003ca8:	0222      	lsls	r2, r4, #8
 8003caa:	68f9      	ldr	r1, [r7, #12]
 8003cac:	6849      	ldr	r1, [r1, #4]
 8003cae:	0849      	lsrs	r1, r1, #1
 8003cb0:	2000      	movs	r0, #0
 8003cb2:	4688      	mov	r8, r1
 8003cb4:	4681      	mov	r9, r0
 8003cb6:	eb12 0a08 	adds.w	sl, r2, r8
 8003cba:	eb43 0b09 	adc.w	fp, r3, r9
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	603b      	str	r3, [r7, #0]
 8003cc6:	607a      	str	r2, [r7, #4]
 8003cc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ccc:	4650      	mov	r0, sl
 8003cce:	4659      	mov	r1, fp
 8003cd0:	f7fc ffba 	bl	8000c48 <__aeabi_uldivmod>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	460b      	mov	r3, r1
 8003cd8:	4613      	mov	r3, r2
 8003cda:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ce2:	d308      	bcc.n	8003cf6 <UART_SetConfig+0x3de>
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003cea:	d204      	bcs.n	8003cf6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	69ba      	ldr	r2, [r7, #24]
 8003cf2:	60da      	str	r2, [r3, #12]
 8003cf4:	e0b6      	b.n	8003e64 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003cfc:	e0b2      	b.n	8003e64 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	69db      	ldr	r3, [r3, #28]
 8003d02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d06:	d15e      	bne.n	8003dc6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003d08:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003d0c:	2b08      	cmp	r3, #8
 8003d0e:	d828      	bhi.n	8003d62 <UART_SetConfig+0x44a>
 8003d10:	a201      	add	r2, pc, #4	@ (adr r2, 8003d18 <UART_SetConfig+0x400>)
 8003d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d16:	bf00      	nop
 8003d18:	08003d3d 	.word	0x08003d3d
 8003d1c:	08003d45 	.word	0x08003d45
 8003d20:	08003d4d 	.word	0x08003d4d
 8003d24:	08003d63 	.word	0x08003d63
 8003d28:	08003d53 	.word	0x08003d53
 8003d2c:	08003d63 	.word	0x08003d63
 8003d30:	08003d63 	.word	0x08003d63
 8003d34:	08003d63 	.word	0x08003d63
 8003d38:	08003d5b 	.word	0x08003d5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d3c:	f7fe ffbc 	bl	8002cb8 <HAL_RCC_GetPCLK1Freq>
 8003d40:	61f8      	str	r0, [r7, #28]
        break;
 8003d42:	e014      	b.n	8003d6e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d44:	f7fe ffce 	bl	8002ce4 <HAL_RCC_GetPCLK2Freq>
 8003d48:	61f8      	str	r0, [r7, #28]
        break;
 8003d4a:	e010      	b.n	8003d6e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d4c:	4b4d      	ldr	r3, [pc, #308]	@ (8003e84 <UART_SetConfig+0x56c>)
 8003d4e:	61fb      	str	r3, [r7, #28]
        break;
 8003d50:	e00d      	b.n	8003d6e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d52:	f7fe ff19 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 8003d56:	61f8      	str	r0, [r7, #28]
        break;
 8003d58:	e009      	b.n	8003d6e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d5e:	61fb      	str	r3, [r7, #28]
        break;
 8003d60:	e005      	b.n	8003d6e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003d62:	2300      	movs	r3, #0
 8003d64:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003d6c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d077      	beq.n	8003e64 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003d74:	69fb      	ldr	r3, [r7, #28]
 8003d76:	005a      	lsls	r2, r3, #1
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	085b      	lsrs	r3, r3, #1
 8003d7e:	441a      	add	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d88:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d8a:	69bb      	ldr	r3, [r7, #24]
 8003d8c:	2b0f      	cmp	r3, #15
 8003d8e:	d916      	bls.n	8003dbe <UART_SetConfig+0x4a6>
 8003d90:	69bb      	ldr	r3, [r7, #24]
 8003d92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d96:	d212      	bcs.n	8003dbe <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003d98:	69bb      	ldr	r3, [r7, #24]
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	f023 030f 	bic.w	r3, r3, #15
 8003da0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003da2:	69bb      	ldr	r3, [r7, #24]
 8003da4:	085b      	lsrs	r3, r3, #1
 8003da6:	b29b      	uxth	r3, r3
 8003da8:	f003 0307 	and.w	r3, r3, #7
 8003dac:	b29a      	uxth	r2, r3
 8003dae:	8afb      	ldrh	r3, [r7, #22]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	8afa      	ldrh	r2, [r7, #22]
 8003dba:	60da      	str	r2, [r3, #12]
 8003dbc:	e052      	b.n	8003e64 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003dc4:	e04e      	b.n	8003e64 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003dc6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003dca:	2b08      	cmp	r3, #8
 8003dcc:	d827      	bhi.n	8003e1e <UART_SetConfig+0x506>
 8003dce:	a201      	add	r2, pc, #4	@ (adr r2, 8003dd4 <UART_SetConfig+0x4bc>)
 8003dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dd4:	08003df9 	.word	0x08003df9
 8003dd8:	08003e01 	.word	0x08003e01
 8003ddc:	08003e09 	.word	0x08003e09
 8003de0:	08003e1f 	.word	0x08003e1f
 8003de4:	08003e0f 	.word	0x08003e0f
 8003de8:	08003e1f 	.word	0x08003e1f
 8003dec:	08003e1f 	.word	0x08003e1f
 8003df0:	08003e1f 	.word	0x08003e1f
 8003df4:	08003e17 	.word	0x08003e17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003df8:	f7fe ff5e 	bl	8002cb8 <HAL_RCC_GetPCLK1Freq>
 8003dfc:	61f8      	str	r0, [r7, #28]
        break;
 8003dfe:	e014      	b.n	8003e2a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e00:	f7fe ff70 	bl	8002ce4 <HAL_RCC_GetPCLK2Freq>
 8003e04:	61f8      	str	r0, [r7, #28]
        break;
 8003e06:	e010      	b.n	8003e2a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e08:	4b1e      	ldr	r3, [pc, #120]	@ (8003e84 <UART_SetConfig+0x56c>)
 8003e0a:	61fb      	str	r3, [r7, #28]
        break;
 8003e0c:	e00d      	b.n	8003e2a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e0e:	f7fe febb 	bl	8002b88 <HAL_RCC_GetSysClockFreq>
 8003e12:	61f8      	str	r0, [r7, #28]
        break;
 8003e14:	e009      	b.n	8003e2a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e1a:	61fb      	str	r3, [r7, #28]
        break;
 8003e1c:	e005      	b.n	8003e2a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003e28:	bf00      	nop
    }

    if (pclk != 0U)
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d019      	beq.n	8003e64 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	085a      	lsrs	r2, r3, #1
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	441a      	add	r2, r3
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e42:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e44:	69bb      	ldr	r3, [r7, #24]
 8003e46:	2b0f      	cmp	r3, #15
 8003e48:	d909      	bls.n	8003e5e <UART_SetConfig+0x546>
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e50:	d205      	bcs.n	8003e5e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003e52:	69bb      	ldr	r3, [r7, #24]
 8003e54:	b29a      	uxth	r2, r3
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	60da      	str	r2, [r3, #12]
 8003e5c:	e002      	b.n	8003e64 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2200      	movs	r2, #0
 8003e68:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003e70:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3728      	adds	r7, #40	@ 0x28
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e7e:	bf00      	nop
 8003e80:	40008000 	.word	0x40008000
 8003e84:	00f42400 	.word	0x00f42400

08003e88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e94:	f003 0308 	and.w	r3, r3, #8
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d00a      	beq.n	8003eb2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	430a      	orrs	r2, r1
 8003eb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d00a      	beq.n	8003ed4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	430a      	orrs	r2, r1
 8003ed2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed8:	f003 0302 	and.w	r3, r3, #2
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00a      	beq.n	8003ef6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	430a      	orrs	r2, r1
 8003ef4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003efa:	f003 0304 	and.w	r3, r3, #4
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d00a      	beq.n	8003f18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	430a      	orrs	r2, r1
 8003f16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f1c:	f003 0310 	and.w	r3, r3, #16
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d00a      	beq.n	8003f3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	430a      	orrs	r2, r1
 8003f38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3e:	f003 0320 	and.w	r3, r3, #32
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d00a      	beq.n	8003f5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	430a      	orrs	r2, r1
 8003f5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d01a      	beq.n	8003f9e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	430a      	orrs	r2, r1
 8003f7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f86:	d10a      	bne.n	8003f9e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	430a      	orrs	r2, r1
 8003f9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d00a      	beq.n	8003fc0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	430a      	orrs	r2, r1
 8003fbe:	605a      	str	r2, [r3, #4]
  }
}
 8003fc0:	bf00      	nop
 8003fc2:	370c      	adds	r7, #12
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr

08003fcc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b098      	sub	sp, #96	@ 0x60
 8003fd0:	af02      	add	r7, sp, #8
 8003fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003fdc:	f7fd fd44 	bl	8001a68 <HAL_GetTick>
 8003fe0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0308 	and.w	r3, r3, #8
 8003fec:	2b08      	cmp	r3, #8
 8003fee:	d12e      	bne.n	800404e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ff0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003ff4:	9300      	str	r3, [sp, #0]
 8003ff6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f000 f88c 	bl	800411c <UART_WaitOnFlagUntilTimeout>
 8004004:	4603      	mov	r3, r0
 8004006:	2b00      	cmp	r3, #0
 8004008:	d021      	beq.n	800404e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004012:	e853 3f00 	ldrex	r3, [r3]
 8004016:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800401a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800401e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	461a      	mov	r2, r3
 8004026:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004028:	647b      	str	r3, [r7, #68]	@ 0x44
 800402a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800402c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800402e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004030:	e841 2300 	strex	r3, r2, [r1]
 8004034:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004036:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004038:	2b00      	cmp	r3, #0
 800403a:	d1e6      	bne.n	800400a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2220      	movs	r2, #32
 8004040:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e062      	b.n	8004114 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 0304 	and.w	r3, r3, #4
 8004058:	2b04      	cmp	r3, #4
 800405a:	d149      	bne.n	80040f0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800405c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004060:	9300      	str	r3, [sp, #0]
 8004062:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004064:	2200      	movs	r2, #0
 8004066:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f000 f856 	bl	800411c <UART_WaitOnFlagUntilTimeout>
 8004070:	4603      	mov	r3, r0
 8004072:	2b00      	cmp	r3, #0
 8004074:	d03c      	beq.n	80040f0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800407c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800407e:	e853 3f00 	ldrex	r3, [r3]
 8004082:	623b      	str	r3, [r7, #32]
   return(result);
 8004084:	6a3b      	ldr	r3, [r7, #32]
 8004086:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800408a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	461a      	mov	r2, r3
 8004092:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004094:	633b      	str	r3, [r7, #48]	@ 0x30
 8004096:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004098:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800409a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800409c:	e841 2300 	strex	r3, r2, [r1]
 80040a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80040a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d1e6      	bne.n	8004076 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	3308      	adds	r3, #8
 80040ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	e853 3f00 	ldrex	r3, [r3]
 80040b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f023 0301 	bic.w	r3, r3, #1
 80040be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	3308      	adds	r3, #8
 80040c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80040c8:	61fa      	str	r2, [r7, #28]
 80040ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040cc:	69b9      	ldr	r1, [r7, #24]
 80040ce:	69fa      	ldr	r2, [r7, #28]
 80040d0:	e841 2300 	strex	r3, r2, [r1]
 80040d4:	617b      	str	r3, [r7, #20]
   return(result);
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d1e5      	bne.n	80040a8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2220      	movs	r2, #32
 80040e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	e011      	b.n	8004114 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2220      	movs	r2, #32
 80040f4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2220      	movs	r2, #32
 80040fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004112:	2300      	movs	r3, #0
}
 8004114:	4618      	mov	r0, r3
 8004116:	3758      	adds	r7, #88	@ 0x58
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b084      	sub	sp, #16
 8004120:	af00      	add	r7, sp, #0
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	60b9      	str	r1, [r7, #8]
 8004126:	603b      	str	r3, [r7, #0]
 8004128:	4613      	mov	r3, r2
 800412a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800412c:	e04f      	b.n	80041ce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800412e:	69bb      	ldr	r3, [r7, #24]
 8004130:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004134:	d04b      	beq.n	80041ce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004136:	f7fd fc97 	bl	8001a68 <HAL_GetTick>
 800413a:	4602      	mov	r2, r0
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	69ba      	ldr	r2, [r7, #24]
 8004142:	429a      	cmp	r2, r3
 8004144:	d302      	bcc.n	800414c <UART_WaitOnFlagUntilTimeout+0x30>
 8004146:	69bb      	ldr	r3, [r7, #24]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d101      	bne.n	8004150 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800414c:	2303      	movs	r3, #3
 800414e:	e04e      	b.n	80041ee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0304 	and.w	r3, r3, #4
 800415a:	2b00      	cmp	r3, #0
 800415c:	d037      	beq.n	80041ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	2b80      	cmp	r3, #128	@ 0x80
 8004162:	d034      	beq.n	80041ce <UART_WaitOnFlagUntilTimeout+0xb2>
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	2b40      	cmp	r3, #64	@ 0x40
 8004168:	d031      	beq.n	80041ce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	69db      	ldr	r3, [r3, #28]
 8004170:	f003 0308 	and.w	r3, r3, #8
 8004174:	2b08      	cmp	r3, #8
 8004176:	d110      	bne.n	800419a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	2208      	movs	r2, #8
 800417e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004180:	68f8      	ldr	r0, [r7, #12]
 8004182:	f000 f838 	bl	80041f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2208      	movs	r2, #8
 800418a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2200      	movs	r2, #0
 8004192:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e029      	b.n	80041ee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	69db      	ldr	r3, [r3, #28]
 80041a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041a8:	d111      	bne.n	80041ce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80041b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80041b4:	68f8      	ldr	r0, [r7, #12]
 80041b6:	f000 f81e 	bl	80041f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2220      	movs	r2, #32
 80041be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2200      	movs	r2, #0
 80041c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e00f      	b.n	80041ee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	69da      	ldr	r2, [r3, #28]
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	4013      	ands	r3, r2
 80041d8:	68ba      	ldr	r2, [r7, #8]
 80041da:	429a      	cmp	r2, r3
 80041dc:	bf0c      	ite	eq
 80041de:	2301      	moveq	r3, #1
 80041e0:	2300      	movne	r3, #0
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	461a      	mov	r2, r3
 80041e6:	79fb      	ldrb	r3, [r7, #7]
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d0a0      	beq.n	800412e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041ec:	2300      	movs	r3, #0
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3710      	adds	r7, #16
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80041f6:	b480      	push	{r7}
 80041f8:	b095      	sub	sp, #84	@ 0x54
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004204:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004206:	e853 3f00 	ldrex	r3, [r3]
 800420a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800420c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800420e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004212:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	461a      	mov	r2, r3
 800421a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800421c:	643b      	str	r3, [r7, #64]	@ 0x40
 800421e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004220:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004222:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004224:	e841 2300 	strex	r3, r2, [r1]
 8004228:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800422a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800422c:	2b00      	cmp	r3, #0
 800422e:	d1e6      	bne.n	80041fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	3308      	adds	r3, #8
 8004236:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004238:	6a3b      	ldr	r3, [r7, #32]
 800423a:	e853 3f00 	ldrex	r3, [r3]
 800423e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004240:	69fb      	ldr	r3, [r7, #28]
 8004242:	f023 0301 	bic.w	r3, r3, #1
 8004246:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	3308      	adds	r3, #8
 800424e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004250:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004252:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004254:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004256:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004258:	e841 2300 	strex	r3, r2, [r1]
 800425c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800425e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004260:	2b00      	cmp	r3, #0
 8004262:	d1e5      	bne.n	8004230 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004268:	2b01      	cmp	r3, #1
 800426a:	d118      	bne.n	800429e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	e853 3f00 	ldrex	r3, [r3]
 8004278:	60bb      	str	r3, [r7, #8]
   return(result);
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	f023 0310 	bic.w	r3, r3, #16
 8004280:	647b      	str	r3, [r7, #68]	@ 0x44
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	461a      	mov	r2, r3
 8004288:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800428a:	61bb      	str	r3, [r7, #24]
 800428c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800428e:	6979      	ldr	r1, [r7, #20]
 8004290:	69ba      	ldr	r2, [r7, #24]
 8004292:	e841 2300 	strex	r3, r2, [r1]
 8004296:	613b      	str	r3, [r7, #16]
   return(result);
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d1e6      	bne.n	800426c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2220      	movs	r2, #32
 80042a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2200      	movs	r2, #0
 80042aa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2200      	movs	r2, #0
 80042b0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80042b2:	bf00      	nop
 80042b4:	3754      	adds	r7, #84	@ 0x54
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr

080042be <__cvt>:
 80042be:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80042c2:	ec57 6b10 	vmov	r6, r7, d0
 80042c6:	2f00      	cmp	r7, #0
 80042c8:	460c      	mov	r4, r1
 80042ca:	4619      	mov	r1, r3
 80042cc:	463b      	mov	r3, r7
 80042ce:	bfbb      	ittet	lt
 80042d0:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80042d4:	461f      	movlt	r7, r3
 80042d6:	2300      	movge	r3, #0
 80042d8:	232d      	movlt	r3, #45	@ 0x2d
 80042da:	700b      	strb	r3, [r1, #0]
 80042dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80042de:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80042e2:	4691      	mov	r9, r2
 80042e4:	f023 0820 	bic.w	r8, r3, #32
 80042e8:	bfbc      	itt	lt
 80042ea:	4632      	movlt	r2, r6
 80042ec:	4616      	movlt	r6, r2
 80042ee:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80042f2:	d005      	beq.n	8004300 <__cvt+0x42>
 80042f4:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80042f8:	d100      	bne.n	80042fc <__cvt+0x3e>
 80042fa:	3401      	adds	r4, #1
 80042fc:	2102      	movs	r1, #2
 80042fe:	e000      	b.n	8004302 <__cvt+0x44>
 8004300:	2103      	movs	r1, #3
 8004302:	ab03      	add	r3, sp, #12
 8004304:	9301      	str	r3, [sp, #4]
 8004306:	ab02      	add	r3, sp, #8
 8004308:	9300      	str	r3, [sp, #0]
 800430a:	ec47 6b10 	vmov	d0, r6, r7
 800430e:	4653      	mov	r3, sl
 8004310:	4622      	mov	r2, r4
 8004312:	f000 fe59 	bl	8004fc8 <_dtoa_r>
 8004316:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800431a:	4605      	mov	r5, r0
 800431c:	d119      	bne.n	8004352 <__cvt+0x94>
 800431e:	f019 0f01 	tst.w	r9, #1
 8004322:	d00e      	beq.n	8004342 <__cvt+0x84>
 8004324:	eb00 0904 	add.w	r9, r0, r4
 8004328:	2200      	movs	r2, #0
 800432a:	2300      	movs	r3, #0
 800432c:	4630      	mov	r0, r6
 800432e:	4639      	mov	r1, r7
 8004330:	f7fc fbca 	bl	8000ac8 <__aeabi_dcmpeq>
 8004334:	b108      	cbz	r0, 800433a <__cvt+0x7c>
 8004336:	f8cd 900c 	str.w	r9, [sp, #12]
 800433a:	2230      	movs	r2, #48	@ 0x30
 800433c:	9b03      	ldr	r3, [sp, #12]
 800433e:	454b      	cmp	r3, r9
 8004340:	d31e      	bcc.n	8004380 <__cvt+0xc2>
 8004342:	9b03      	ldr	r3, [sp, #12]
 8004344:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004346:	1b5b      	subs	r3, r3, r5
 8004348:	4628      	mov	r0, r5
 800434a:	6013      	str	r3, [r2, #0]
 800434c:	b004      	add	sp, #16
 800434e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004352:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004356:	eb00 0904 	add.w	r9, r0, r4
 800435a:	d1e5      	bne.n	8004328 <__cvt+0x6a>
 800435c:	7803      	ldrb	r3, [r0, #0]
 800435e:	2b30      	cmp	r3, #48	@ 0x30
 8004360:	d10a      	bne.n	8004378 <__cvt+0xba>
 8004362:	2200      	movs	r2, #0
 8004364:	2300      	movs	r3, #0
 8004366:	4630      	mov	r0, r6
 8004368:	4639      	mov	r1, r7
 800436a:	f7fc fbad 	bl	8000ac8 <__aeabi_dcmpeq>
 800436e:	b918      	cbnz	r0, 8004378 <__cvt+0xba>
 8004370:	f1c4 0401 	rsb	r4, r4, #1
 8004374:	f8ca 4000 	str.w	r4, [sl]
 8004378:	f8da 3000 	ldr.w	r3, [sl]
 800437c:	4499      	add	r9, r3
 800437e:	e7d3      	b.n	8004328 <__cvt+0x6a>
 8004380:	1c59      	adds	r1, r3, #1
 8004382:	9103      	str	r1, [sp, #12]
 8004384:	701a      	strb	r2, [r3, #0]
 8004386:	e7d9      	b.n	800433c <__cvt+0x7e>

08004388 <__exponent>:
 8004388:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800438a:	2900      	cmp	r1, #0
 800438c:	bfba      	itte	lt
 800438e:	4249      	neglt	r1, r1
 8004390:	232d      	movlt	r3, #45	@ 0x2d
 8004392:	232b      	movge	r3, #43	@ 0x2b
 8004394:	2909      	cmp	r1, #9
 8004396:	7002      	strb	r2, [r0, #0]
 8004398:	7043      	strb	r3, [r0, #1]
 800439a:	dd29      	ble.n	80043f0 <__exponent+0x68>
 800439c:	f10d 0307 	add.w	r3, sp, #7
 80043a0:	461d      	mov	r5, r3
 80043a2:	270a      	movs	r7, #10
 80043a4:	461a      	mov	r2, r3
 80043a6:	fbb1 f6f7 	udiv	r6, r1, r7
 80043aa:	fb07 1416 	mls	r4, r7, r6, r1
 80043ae:	3430      	adds	r4, #48	@ 0x30
 80043b0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80043b4:	460c      	mov	r4, r1
 80043b6:	2c63      	cmp	r4, #99	@ 0x63
 80043b8:	f103 33ff 	add.w	r3, r3, #4294967295
 80043bc:	4631      	mov	r1, r6
 80043be:	dcf1      	bgt.n	80043a4 <__exponent+0x1c>
 80043c0:	3130      	adds	r1, #48	@ 0x30
 80043c2:	1e94      	subs	r4, r2, #2
 80043c4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80043c8:	1c41      	adds	r1, r0, #1
 80043ca:	4623      	mov	r3, r4
 80043cc:	42ab      	cmp	r3, r5
 80043ce:	d30a      	bcc.n	80043e6 <__exponent+0x5e>
 80043d0:	f10d 0309 	add.w	r3, sp, #9
 80043d4:	1a9b      	subs	r3, r3, r2
 80043d6:	42ac      	cmp	r4, r5
 80043d8:	bf88      	it	hi
 80043da:	2300      	movhi	r3, #0
 80043dc:	3302      	adds	r3, #2
 80043de:	4403      	add	r3, r0
 80043e0:	1a18      	subs	r0, r3, r0
 80043e2:	b003      	add	sp, #12
 80043e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043e6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80043ea:	f801 6f01 	strb.w	r6, [r1, #1]!
 80043ee:	e7ed      	b.n	80043cc <__exponent+0x44>
 80043f0:	2330      	movs	r3, #48	@ 0x30
 80043f2:	3130      	adds	r1, #48	@ 0x30
 80043f4:	7083      	strb	r3, [r0, #2]
 80043f6:	70c1      	strb	r1, [r0, #3]
 80043f8:	1d03      	adds	r3, r0, #4
 80043fa:	e7f1      	b.n	80043e0 <__exponent+0x58>

080043fc <_printf_float>:
 80043fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004400:	b08d      	sub	sp, #52	@ 0x34
 8004402:	460c      	mov	r4, r1
 8004404:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004408:	4616      	mov	r6, r2
 800440a:	461f      	mov	r7, r3
 800440c:	4605      	mov	r5, r0
 800440e:	f000 fcdb 	bl	8004dc8 <_localeconv_r>
 8004412:	6803      	ldr	r3, [r0, #0]
 8004414:	9304      	str	r3, [sp, #16]
 8004416:	4618      	mov	r0, r3
 8004418:	f7fb ff2a 	bl	8000270 <strlen>
 800441c:	2300      	movs	r3, #0
 800441e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004420:	f8d8 3000 	ldr.w	r3, [r8]
 8004424:	9005      	str	r0, [sp, #20]
 8004426:	3307      	adds	r3, #7
 8004428:	f023 0307 	bic.w	r3, r3, #7
 800442c:	f103 0208 	add.w	r2, r3, #8
 8004430:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004434:	f8d4 b000 	ldr.w	fp, [r4]
 8004438:	f8c8 2000 	str.w	r2, [r8]
 800443c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004440:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004444:	9307      	str	r3, [sp, #28]
 8004446:	f8cd 8018 	str.w	r8, [sp, #24]
 800444a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800444e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004452:	4b9c      	ldr	r3, [pc, #624]	@ (80046c4 <_printf_float+0x2c8>)
 8004454:	f04f 32ff 	mov.w	r2, #4294967295
 8004458:	f7fc fb68 	bl	8000b2c <__aeabi_dcmpun>
 800445c:	bb70      	cbnz	r0, 80044bc <_printf_float+0xc0>
 800445e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004462:	4b98      	ldr	r3, [pc, #608]	@ (80046c4 <_printf_float+0x2c8>)
 8004464:	f04f 32ff 	mov.w	r2, #4294967295
 8004468:	f7fc fb42 	bl	8000af0 <__aeabi_dcmple>
 800446c:	bb30      	cbnz	r0, 80044bc <_printf_float+0xc0>
 800446e:	2200      	movs	r2, #0
 8004470:	2300      	movs	r3, #0
 8004472:	4640      	mov	r0, r8
 8004474:	4649      	mov	r1, r9
 8004476:	f7fc fb31 	bl	8000adc <__aeabi_dcmplt>
 800447a:	b110      	cbz	r0, 8004482 <_printf_float+0x86>
 800447c:	232d      	movs	r3, #45	@ 0x2d
 800447e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004482:	4a91      	ldr	r2, [pc, #580]	@ (80046c8 <_printf_float+0x2cc>)
 8004484:	4b91      	ldr	r3, [pc, #580]	@ (80046cc <_printf_float+0x2d0>)
 8004486:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800448a:	bf94      	ite	ls
 800448c:	4690      	movls	r8, r2
 800448e:	4698      	movhi	r8, r3
 8004490:	2303      	movs	r3, #3
 8004492:	6123      	str	r3, [r4, #16]
 8004494:	f02b 0304 	bic.w	r3, fp, #4
 8004498:	6023      	str	r3, [r4, #0]
 800449a:	f04f 0900 	mov.w	r9, #0
 800449e:	9700      	str	r7, [sp, #0]
 80044a0:	4633      	mov	r3, r6
 80044a2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80044a4:	4621      	mov	r1, r4
 80044a6:	4628      	mov	r0, r5
 80044a8:	f000 f9d2 	bl	8004850 <_printf_common>
 80044ac:	3001      	adds	r0, #1
 80044ae:	f040 808d 	bne.w	80045cc <_printf_float+0x1d0>
 80044b2:	f04f 30ff 	mov.w	r0, #4294967295
 80044b6:	b00d      	add	sp, #52	@ 0x34
 80044b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044bc:	4642      	mov	r2, r8
 80044be:	464b      	mov	r3, r9
 80044c0:	4640      	mov	r0, r8
 80044c2:	4649      	mov	r1, r9
 80044c4:	f7fc fb32 	bl	8000b2c <__aeabi_dcmpun>
 80044c8:	b140      	cbz	r0, 80044dc <_printf_float+0xe0>
 80044ca:	464b      	mov	r3, r9
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	bfbc      	itt	lt
 80044d0:	232d      	movlt	r3, #45	@ 0x2d
 80044d2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80044d6:	4a7e      	ldr	r2, [pc, #504]	@ (80046d0 <_printf_float+0x2d4>)
 80044d8:	4b7e      	ldr	r3, [pc, #504]	@ (80046d4 <_printf_float+0x2d8>)
 80044da:	e7d4      	b.n	8004486 <_printf_float+0x8a>
 80044dc:	6863      	ldr	r3, [r4, #4]
 80044de:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80044e2:	9206      	str	r2, [sp, #24]
 80044e4:	1c5a      	adds	r2, r3, #1
 80044e6:	d13b      	bne.n	8004560 <_printf_float+0x164>
 80044e8:	2306      	movs	r3, #6
 80044ea:	6063      	str	r3, [r4, #4]
 80044ec:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80044f0:	2300      	movs	r3, #0
 80044f2:	6022      	str	r2, [r4, #0]
 80044f4:	9303      	str	r3, [sp, #12]
 80044f6:	ab0a      	add	r3, sp, #40	@ 0x28
 80044f8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80044fc:	ab09      	add	r3, sp, #36	@ 0x24
 80044fe:	9300      	str	r3, [sp, #0]
 8004500:	6861      	ldr	r1, [r4, #4]
 8004502:	ec49 8b10 	vmov	d0, r8, r9
 8004506:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800450a:	4628      	mov	r0, r5
 800450c:	f7ff fed7 	bl	80042be <__cvt>
 8004510:	9b06      	ldr	r3, [sp, #24]
 8004512:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004514:	2b47      	cmp	r3, #71	@ 0x47
 8004516:	4680      	mov	r8, r0
 8004518:	d129      	bne.n	800456e <_printf_float+0x172>
 800451a:	1cc8      	adds	r0, r1, #3
 800451c:	db02      	blt.n	8004524 <_printf_float+0x128>
 800451e:	6863      	ldr	r3, [r4, #4]
 8004520:	4299      	cmp	r1, r3
 8004522:	dd41      	ble.n	80045a8 <_printf_float+0x1ac>
 8004524:	f1aa 0a02 	sub.w	sl, sl, #2
 8004528:	fa5f fa8a 	uxtb.w	sl, sl
 800452c:	3901      	subs	r1, #1
 800452e:	4652      	mov	r2, sl
 8004530:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004534:	9109      	str	r1, [sp, #36]	@ 0x24
 8004536:	f7ff ff27 	bl	8004388 <__exponent>
 800453a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800453c:	1813      	adds	r3, r2, r0
 800453e:	2a01      	cmp	r2, #1
 8004540:	4681      	mov	r9, r0
 8004542:	6123      	str	r3, [r4, #16]
 8004544:	dc02      	bgt.n	800454c <_printf_float+0x150>
 8004546:	6822      	ldr	r2, [r4, #0]
 8004548:	07d2      	lsls	r2, r2, #31
 800454a:	d501      	bpl.n	8004550 <_printf_float+0x154>
 800454c:	3301      	adds	r3, #1
 800454e:	6123      	str	r3, [r4, #16]
 8004550:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004554:	2b00      	cmp	r3, #0
 8004556:	d0a2      	beq.n	800449e <_printf_float+0xa2>
 8004558:	232d      	movs	r3, #45	@ 0x2d
 800455a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800455e:	e79e      	b.n	800449e <_printf_float+0xa2>
 8004560:	9a06      	ldr	r2, [sp, #24]
 8004562:	2a47      	cmp	r2, #71	@ 0x47
 8004564:	d1c2      	bne.n	80044ec <_printf_float+0xf0>
 8004566:	2b00      	cmp	r3, #0
 8004568:	d1c0      	bne.n	80044ec <_printf_float+0xf0>
 800456a:	2301      	movs	r3, #1
 800456c:	e7bd      	b.n	80044ea <_printf_float+0xee>
 800456e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004572:	d9db      	bls.n	800452c <_printf_float+0x130>
 8004574:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004578:	d118      	bne.n	80045ac <_printf_float+0x1b0>
 800457a:	2900      	cmp	r1, #0
 800457c:	6863      	ldr	r3, [r4, #4]
 800457e:	dd0b      	ble.n	8004598 <_printf_float+0x19c>
 8004580:	6121      	str	r1, [r4, #16]
 8004582:	b913      	cbnz	r3, 800458a <_printf_float+0x18e>
 8004584:	6822      	ldr	r2, [r4, #0]
 8004586:	07d0      	lsls	r0, r2, #31
 8004588:	d502      	bpl.n	8004590 <_printf_float+0x194>
 800458a:	3301      	adds	r3, #1
 800458c:	440b      	add	r3, r1
 800458e:	6123      	str	r3, [r4, #16]
 8004590:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004592:	f04f 0900 	mov.w	r9, #0
 8004596:	e7db      	b.n	8004550 <_printf_float+0x154>
 8004598:	b913      	cbnz	r3, 80045a0 <_printf_float+0x1a4>
 800459a:	6822      	ldr	r2, [r4, #0]
 800459c:	07d2      	lsls	r2, r2, #31
 800459e:	d501      	bpl.n	80045a4 <_printf_float+0x1a8>
 80045a0:	3302      	adds	r3, #2
 80045a2:	e7f4      	b.n	800458e <_printf_float+0x192>
 80045a4:	2301      	movs	r3, #1
 80045a6:	e7f2      	b.n	800458e <_printf_float+0x192>
 80045a8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80045ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80045ae:	4299      	cmp	r1, r3
 80045b0:	db05      	blt.n	80045be <_printf_float+0x1c2>
 80045b2:	6823      	ldr	r3, [r4, #0]
 80045b4:	6121      	str	r1, [r4, #16]
 80045b6:	07d8      	lsls	r0, r3, #31
 80045b8:	d5ea      	bpl.n	8004590 <_printf_float+0x194>
 80045ba:	1c4b      	adds	r3, r1, #1
 80045bc:	e7e7      	b.n	800458e <_printf_float+0x192>
 80045be:	2900      	cmp	r1, #0
 80045c0:	bfd4      	ite	le
 80045c2:	f1c1 0202 	rsble	r2, r1, #2
 80045c6:	2201      	movgt	r2, #1
 80045c8:	4413      	add	r3, r2
 80045ca:	e7e0      	b.n	800458e <_printf_float+0x192>
 80045cc:	6823      	ldr	r3, [r4, #0]
 80045ce:	055a      	lsls	r2, r3, #21
 80045d0:	d407      	bmi.n	80045e2 <_printf_float+0x1e6>
 80045d2:	6923      	ldr	r3, [r4, #16]
 80045d4:	4642      	mov	r2, r8
 80045d6:	4631      	mov	r1, r6
 80045d8:	4628      	mov	r0, r5
 80045da:	47b8      	blx	r7
 80045dc:	3001      	adds	r0, #1
 80045de:	d12b      	bne.n	8004638 <_printf_float+0x23c>
 80045e0:	e767      	b.n	80044b2 <_printf_float+0xb6>
 80045e2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80045e6:	f240 80dd 	bls.w	80047a4 <_printf_float+0x3a8>
 80045ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80045ee:	2200      	movs	r2, #0
 80045f0:	2300      	movs	r3, #0
 80045f2:	f7fc fa69 	bl	8000ac8 <__aeabi_dcmpeq>
 80045f6:	2800      	cmp	r0, #0
 80045f8:	d033      	beq.n	8004662 <_printf_float+0x266>
 80045fa:	4a37      	ldr	r2, [pc, #220]	@ (80046d8 <_printf_float+0x2dc>)
 80045fc:	2301      	movs	r3, #1
 80045fe:	4631      	mov	r1, r6
 8004600:	4628      	mov	r0, r5
 8004602:	47b8      	blx	r7
 8004604:	3001      	adds	r0, #1
 8004606:	f43f af54 	beq.w	80044b2 <_printf_float+0xb6>
 800460a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800460e:	4543      	cmp	r3, r8
 8004610:	db02      	blt.n	8004618 <_printf_float+0x21c>
 8004612:	6823      	ldr	r3, [r4, #0]
 8004614:	07d8      	lsls	r0, r3, #31
 8004616:	d50f      	bpl.n	8004638 <_printf_float+0x23c>
 8004618:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800461c:	4631      	mov	r1, r6
 800461e:	4628      	mov	r0, r5
 8004620:	47b8      	blx	r7
 8004622:	3001      	adds	r0, #1
 8004624:	f43f af45 	beq.w	80044b2 <_printf_float+0xb6>
 8004628:	f04f 0900 	mov.w	r9, #0
 800462c:	f108 38ff 	add.w	r8, r8, #4294967295
 8004630:	f104 0a1a 	add.w	sl, r4, #26
 8004634:	45c8      	cmp	r8, r9
 8004636:	dc09      	bgt.n	800464c <_printf_float+0x250>
 8004638:	6823      	ldr	r3, [r4, #0]
 800463a:	079b      	lsls	r3, r3, #30
 800463c:	f100 8103 	bmi.w	8004846 <_printf_float+0x44a>
 8004640:	68e0      	ldr	r0, [r4, #12]
 8004642:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004644:	4298      	cmp	r0, r3
 8004646:	bfb8      	it	lt
 8004648:	4618      	movlt	r0, r3
 800464a:	e734      	b.n	80044b6 <_printf_float+0xba>
 800464c:	2301      	movs	r3, #1
 800464e:	4652      	mov	r2, sl
 8004650:	4631      	mov	r1, r6
 8004652:	4628      	mov	r0, r5
 8004654:	47b8      	blx	r7
 8004656:	3001      	adds	r0, #1
 8004658:	f43f af2b 	beq.w	80044b2 <_printf_float+0xb6>
 800465c:	f109 0901 	add.w	r9, r9, #1
 8004660:	e7e8      	b.n	8004634 <_printf_float+0x238>
 8004662:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004664:	2b00      	cmp	r3, #0
 8004666:	dc39      	bgt.n	80046dc <_printf_float+0x2e0>
 8004668:	4a1b      	ldr	r2, [pc, #108]	@ (80046d8 <_printf_float+0x2dc>)
 800466a:	2301      	movs	r3, #1
 800466c:	4631      	mov	r1, r6
 800466e:	4628      	mov	r0, r5
 8004670:	47b8      	blx	r7
 8004672:	3001      	adds	r0, #1
 8004674:	f43f af1d 	beq.w	80044b2 <_printf_float+0xb6>
 8004678:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800467c:	ea59 0303 	orrs.w	r3, r9, r3
 8004680:	d102      	bne.n	8004688 <_printf_float+0x28c>
 8004682:	6823      	ldr	r3, [r4, #0]
 8004684:	07d9      	lsls	r1, r3, #31
 8004686:	d5d7      	bpl.n	8004638 <_printf_float+0x23c>
 8004688:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800468c:	4631      	mov	r1, r6
 800468e:	4628      	mov	r0, r5
 8004690:	47b8      	blx	r7
 8004692:	3001      	adds	r0, #1
 8004694:	f43f af0d 	beq.w	80044b2 <_printf_float+0xb6>
 8004698:	f04f 0a00 	mov.w	sl, #0
 800469c:	f104 0b1a 	add.w	fp, r4, #26
 80046a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046a2:	425b      	negs	r3, r3
 80046a4:	4553      	cmp	r3, sl
 80046a6:	dc01      	bgt.n	80046ac <_printf_float+0x2b0>
 80046a8:	464b      	mov	r3, r9
 80046aa:	e793      	b.n	80045d4 <_printf_float+0x1d8>
 80046ac:	2301      	movs	r3, #1
 80046ae:	465a      	mov	r2, fp
 80046b0:	4631      	mov	r1, r6
 80046b2:	4628      	mov	r0, r5
 80046b4:	47b8      	blx	r7
 80046b6:	3001      	adds	r0, #1
 80046b8:	f43f aefb 	beq.w	80044b2 <_printf_float+0xb6>
 80046bc:	f10a 0a01 	add.w	sl, sl, #1
 80046c0:	e7ee      	b.n	80046a0 <_printf_float+0x2a4>
 80046c2:	bf00      	nop
 80046c4:	7fefffff 	.word	0x7fefffff
 80046c8:	08006ff0 	.word	0x08006ff0
 80046cc:	08006ff4 	.word	0x08006ff4
 80046d0:	08006ff8 	.word	0x08006ff8
 80046d4:	08006ffc 	.word	0x08006ffc
 80046d8:	08007000 	.word	0x08007000
 80046dc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80046de:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80046e2:	4553      	cmp	r3, sl
 80046e4:	bfa8      	it	ge
 80046e6:	4653      	movge	r3, sl
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	4699      	mov	r9, r3
 80046ec:	dc36      	bgt.n	800475c <_printf_float+0x360>
 80046ee:	f04f 0b00 	mov.w	fp, #0
 80046f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80046f6:	f104 021a 	add.w	r2, r4, #26
 80046fa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80046fc:	9306      	str	r3, [sp, #24]
 80046fe:	eba3 0309 	sub.w	r3, r3, r9
 8004702:	455b      	cmp	r3, fp
 8004704:	dc31      	bgt.n	800476a <_printf_float+0x36e>
 8004706:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004708:	459a      	cmp	sl, r3
 800470a:	dc3a      	bgt.n	8004782 <_printf_float+0x386>
 800470c:	6823      	ldr	r3, [r4, #0]
 800470e:	07da      	lsls	r2, r3, #31
 8004710:	d437      	bmi.n	8004782 <_printf_float+0x386>
 8004712:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004714:	ebaa 0903 	sub.w	r9, sl, r3
 8004718:	9b06      	ldr	r3, [sp, #24]
 800471a:	ebaa 0303 	sub.w	r3, sl, r3
 800471e:	4599      	cmp	r9, r3
 8004720:	bfa8      	it	ge
 8004722:	4699      	movge	r9, r3
 8004724:	f1b9 0f00 	cmp.w	r9, #0
 8004728:	dc33      	bgt.n	8004792 <_printf_float+0x396>
 800472a:	f04f 0800 	mov.w	r8, #0
 800472e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004732:	f104 0b1a 	add.w	fp, r4, #26
 8004736:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004738:	ebaa 0303 	sub.w	r3, sl, r3
 800473c:	eba3 0309 	sub.w	r3, r3, r9
 8004740:	4543      	cmp	r3, r8
 8004742:	f77f af79 	ble.w	8004638 <_printf_float+0x23c>
 8004746:	2301      	movs	r3, #1
 8004748:	465a      	mov	r2, fp
 800474a:	4631      	mov	r1, r6
 800474c:	4628      	mov	r0, r5
 800474e:	47b8      	blx	r7
 8004750:	3001      	adds	r0, #1
 8004752:	f43f aeae 	beq.w	80044b2 <_printf_float+0xb6>
 8004756:	f108 0801 	add.w	r8, r8, #1
 800475a:	e7ec      	b.n	8004736 <_printf_float+0x33a>
 800475c:	4642      	mov	r2, r8
 800475e:	4631      	mov	r1, r6
 8004760:	4628      	mov	r0, r5
 8004762:	47b8      	blx	r7
 8004764:	3001      	adds	r0, #1
 8004766:	d1c2      	bne.n	80046ee <_printf_float+0x2f2>
 8004768:	e6a3      	b.n	80044b2 <_printf_float+0xb6>
 800476a:	2301      	movs	r3, #1
 800476c:	4631      	mov	r1, r6
 800476e:	4628      	mov	r0, r5
 8004770:	9206      	str	r2, [sp, #24]
 8004772:	47b8      	blx	r7
 8004774:	3001      	adds	r0, #1
 8004776:	f43f ae9c 	beq.w	80044b2 <_printf_float+0xb6>
 800477a:	9a06      	ldr	r2, [sp, #24]
 800477c:	f10b 0b01 	add.w	fp, fp, #1
 8004780:	e7bb      	b.n	80046fa <_printf_float+0x2fe>
 8004782:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004786:	4631      	mov	r1, r6
 8004788:	4628      	mov	r0, r5
 800478a:	47b8      	blx	r7
 800478c:	3001      	adds	r0, #1
 800478e:	d1c0      	bne.n	8004712 <_printf_float+0x316>
 8004790:	e68f      	b.n	80044b2 <_printf_float+0xb6>
 8004792:	9a06      	ldr	r2, [sp, #24]
 8004794:	464b      	mov	r3, r9
 8004796:	4442      	add	r2, r8
 8004798:	4631      	mov	r1, r6
 800479a:	4628      	mov	r0, r5
 800479c:	47b8      	blx	r7
 800479e:	3001      	adds	r0, #1
 80047a0:	d1c3      	bne.n	800472a <_printf_float+0x32e>
 80047a2:	e686      	b.n	80044b2 <_printf_float+0xb6>
 80047a4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80047a8:	f1ba 0f01 	cmp.w	sl, #1
 80047ac:	dc01      	bgt.n	80047b2 <_printf_float+0x3b6>
 80047ae:	07db      	lsls	r3, r3, #31
 80047b0:	d536      	bpl.n	8004820 <_printf_float+0x424>
 80047b2:	2301      	movs	r3, #1
 80047b4:	4642      	mov	r2, r8
 80047b6:	4631      	mov	r1, r6
 80047b8:	4628      	mov	r0, r5
 80047ba:	47b8      	blx	r7
 80047bc:	3001      	adds	r0, #1
 80047be:	f43f ae78 	beq.w	80044b2 <_printf_float+0xb6>
 80047c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80047c6:	4631      	mov	r1, r6
 80047c8:	4628      	mov	r0, r5
 80047ca:	47b8      	blx	r7
 80047cc:	3001      	adds	r0, #1
 80047ce:	f43f ae70 	beq.w	80044b2 <_printf_float+0xb6>
 80047d2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80047d6:	2200      	movs	r2, #0
 80047d8:	2300      	movs	r3, #0
 80047da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80047de:	f7fc f973 	bl	8000ac8 <__aeabi_dcmpeq>
 80047e2:	b9c0      	cbnz	r0, 8004816 <_printf_float+0x41a>
 80047e4:	4653      	mov	r3, sl
 80047e6:	f108 0201 	add.w	r2, r8, #1
 80047ea:	4631      	mov	r1, r6
 80047ec:	4628      	mov	r0, r5
 80047ee:	47b8      	blx	r7
 80047f0:	3001      	adds	r0, #1
 80047f2:	d10c      	bne.n	800480e <_printf_float+0x412>
 80047f4:	e65d      	b.n	80044b2 <_printf_float+0xb6>
 80047f6:	2301      	movs	r3, #1
 80047f8:	465a      	mov	r2, fp
 80047fa:	4631      	mov	r1, r6
 80047fc:	4628      	mov	r0, r5
 80047fe:	47b8      	blx	r7
 8004800:	3001      	adds	r0, #1
 8004802:	f43f ae56 	beq.w	80044b2 <_printf_float+0xb6>
 8004806:	f108 0801 	add.w	r8, r8, #1
 800480a:	45d0      	cmp	r8, sl
 800480c:	dbf3      	blt.n	80047f6 <_printf_float+0x3fa>
 800480e:	464b      	mov	r3, r9
 8004810:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004814:	e6df      	b.n	80045d6 <_printf_float+0x1da>
 8004816:	f04f 0800 	mov.w	r8, #0
 800481a:	f104 0b1a 	add.w	fp, r4, #26
 800481e:	e7f4      	b.n	800480a <_printf_float+0x40e>
 8004820:	2301      	movs	r3, #1
 8004822:	4642      	mov	r2, r8
 8004824:	e7e1      	b.n	80047ea <_printf_float+0x3ee>
 8004826:	2301      	movs	r3, #1
 8004828:	464a      	mov	r2, r9
 800482a:	4631      	mov	r1, r6
 800482c:	4628      	mov	r0, r5
 800482e:	47b8      	blx	r7
 8004830:	3001      	adds	r0, #1
 8004832:	f43f ae3e 	beq.w	80044b2 <_printf_float+0xb6>
 8004836:	f108 0801 	add.w	r8, r8, #1
 800483a:	68e3      	ldr	r3, [r4, #12]
 800483c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800483e:	1a5b      	subs	r3, r3, r1
 8004840:	4543      	cmp	r3, r8
 8004842:	dcf0      	bgt.n	8004826 <_printf_float+0x42a>
 8004844:	e6fc      	b.n	8004640 <_printf_float+0x244>
 8004846:	f04f 0800 	mov.w	r8, #0
 800484a:	f104 0919 	add.w	r9, r4, #25
 800484e:	e7f4      	b.n	800483a <_printf_float+0x43e>

08004850 <_printf_common>:
 8004850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004854:	4616      	mov	r6, r2
 8004856:	4698      	mov	r8, r3
 8004858:	688a      	ldr	r2, [r1, #8]
 800485a:	690b      	ldr	r3, [r1, #16]
 800485c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004860:	4293      	cmp	r3, r2
 8004862:	bfb8      	it	lt
 8004864:	4613      	movlt	r3, r2
 8004866:	6033      	str	r3, [r6, #0]
 8004868:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800486c:	4607      	mov	r7, r0
 800486e:	460c      	mov	r4, r1
 8004870:	b10a      	cbz	r2, 8004876 <_printf_common+0x26>
 8004872:	3301      	adds	r3, #1
 8004874:	6033      	str	r3, [r6, #0]
 8004876:	6823      	ldr	r3, [r4, #0]
 8004878:	0699      	lsls	r1, r3, #26
 800487a:	bf42      	ittt	mi
 800487c:	6833      	ldrmi	r3, [r6, #0]
 800487e:	3302      	addmi	r3, #2
 8004880:	6033      	strmi	r3, [r6, #0]
 8004882:	6825      	ldr	r5, [r4, #0]
 8004884:	f015 0506 	ands.w	r5, r5, #6
 8004888:	d106      	bne.n	8004898 <_printf_common+0x48>
 800488a:	f104 0a19 	add.w	sl, r4, #25
 800488e:	68e3      	ldr	r3, [r4, #12]
 8004890:	6832      	ldr	r2, [r6, #0]
 8004892:	1a9b      	subs	r3, r3, r2
 8004894:	42ab      	cmp	r3, r5
 8004896:	dc26      	bgt.n	80048e6 <_printf_common+0x96>
 8004898:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800489c:	6822      	ldr	r2, [r4, #0]
 800489e:	3b00      	subs	r3, #0
 80048a0:	bf18      	it	ne
 80048a2:	2301      	movne	r3, #1
 80048a4:	0692      	lsls	r2, r2, #26
 80048a6:	d42b      	bmi.n	8004900 <_printf_common+0xb0>
 80048a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80048ac:	4641      	mov	r1, r8
 80048ae:	4638      	mov	r0, r7
 80048b0:	47c8      	blx	r9
 80048b2:	3001      	adds	r0, #1
 80048b4:	d01e      	beq.n	80048f4 <_printf_common+0xa4>
 80048b6:	6823      	ldr	r3, [r4, #0]
 80048b8:	6922      	ldr	r2, [r4, #16]
 80048ba:	f003 0306 	and.w	r3, r3, #6
 80048be:	2b04      	cmp	r3, #4
 80048c0:	bf02      	ittt	eq
 80048c2:	68e5      	ldreq	r5, [r4, #12]
 80048c4:	6833      	ldreq	r3, [r6, #0]
 80048c6:	1aed      	subeq	r5, r5, r3
 80048c8:	68a3      	ldr	r3, [r4, #8]
 80048ca:	bf0c      	ite	eq
 80048cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80048d0:	2500      	movne	r5, #0
 80048d2:	4293      	cmp	r3, r2
 80048d4:	bfc4      	itt	gt
 80048d6:	1a9b      	subgt	r3, r3, r2
 80048d8:	18ed      	addgt	r5, r5, r3
 80048da:	2600      	movs	r6, #0
 80048dc:	341a      	adds	r4, #26
 80048de:	42b5      	cmp	r5, r6
 80048e0:	d11a      	bne.n	8004918 <_printf_common+0xc8>
 80048e2:	2000      	movs	r0, #0
 80048e4:	e008      	b.n	80048f8 <_printf_common+0xa8>
 80048e6:	2301      	movs	r3, #1
 80048e8:	4652      	mov	r2, sl
 80048ea:	4641      	mov	r1, r8
 80048ec:	4638      	mov	r0, r7
 80048ee:	47c8      	blx	r9
 80048f0:	3001      	adds	r0, #1
 80048f2:	d103      	bne.n	80048fc <_printf_common+0xac>
 80048f4:	f04f 30ff 	mov.w	r0, #4294967295
 80048f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048fc:	3501      	adds	r5, #1
 80048fe:	e7c6      	b.n	800488e <_printf_common+0x3e>
 8004900:	18e1      	adds	r1, r4, r3
 8004902:	1c5a      	adds	r2, r3, #1
 8004904:	2030      	movs	r0, #48	@ 0x30
 8004906:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800490a:	4422      	add	r2, r4
 800490c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004910:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004914:	3302      	adds	r3, #2
 8004916:	e7c7      	b.n	80048a8 <_printf_common+0x58>
 8004918:	2301      	movs	r3, #1
 800491a:	4622      	mov	r2, r4
 800491c:	4641      	mov	r1, r8
 800491e:	4638      	mov	r0, r7
 8004920:	47c8      	blx	r9
 8004922:	3001      	adds	r0, #1
 8004924:	d0e6      	beq.n	80048f4 <_printf_common+0xa4>
 8004926:	3601      	adds	r6, #1
 8004928:	e7d9      	b.n	80048de <_printf_common+0x8e>
	...

0800492c <_printf_i>:
 800492c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004930:	7e0f      	ldrb	r7, [r1, #24]
 8004932:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004934:	2f78      	cmp	r7, #120	@ 0x78
 8004936:	4691      	mov	r9, r2
 8004938:	4680      	mov	r8, r0
 800493a:	460c      	mov	r4, r1
 800493c:	469a      	mov	sl, r3
 800493e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004942:	d807      	bhi.n	8004954 <_printf_i+0x28>
 8004944:	2f62      	cmp	r7, #98	@ 0x62
 8004946:	d80a      	bhi.n	800495e <_printf_i+0x32>
 8004948:	2f00      	cmp	r7, #0
 800494a:	f000 80d2 	beq.w	8004af2 <_printf_i+0x1c6>
 800494e:	2f58      	cmp	r7, #88	@ 0x58
 8004950:	f000 80b9 	beq.w	8004ac6 <_printf_i+0x19a>
 8004954:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004958:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800495c:	e03a      	b.n	80049d4 <_printf_i+0xa8>
 800495e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004962:	2b15      	cmp	r3, #21
 8004964:	d8f6      	bhi.n	8004954 <_printf_i+0x28>
 8004966:	a101      	add	r1, pc, #4	@ (adr r1, 800496c <_printf_i+0x40>)
 8004968:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800496c:	080049c5 	.word	0x080049c5
 8004970:	080049d9 	.word	0x080049d9
 8004974:	08004955 	.word	0x08004955
 8004978:	08004955 	.word	0x08004955
 800497c:	08004955 	.word	0x08004955
 8004980:	08004955 	.word	0x08004955
 8004984:	080049d9 	.word	0x080049d9
 8004988:	08004955 	.word	0x08004955
 800498c:	08004955 	.word	0x08004955
 8004990:	08004955 	.word	0x08004955
 8004994:	08004955 	.word	0x08004955
 8004998:	08004ad9 	.word	0x08004ad9
 800499c:	08004a03 	.word	0x08004a03
 80049a0:	08004a93 	.word	0x08004a93
 80049a4:	08004955 	.word	0x08004955
 80049a8:	08004955 	.word	0x08004955
 80049ac:	08004afb 	.word	0x08004afb
 80049b0:	08004955 	.word	0x08004955
 80049b4:	08004a03 	.word	0x08004a03
 80049b8:	08004955 	.word	0x08004955
 80049bc:	08004955 	.word	0x08004955
 80049c0:	08004a9b 	.word	0x08004a9b
 80049c4:	6833      	ldr	r3, [r6, #0]
 80049c6:	1d1a      	adds	r2, r3, #4
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	6032      	str	r2, [r6, #0]
 80049cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80049d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80049d4:	2301      	movs	r3, #1
 80049d6:	e09d      	b.n	8004b14 <_printf_i+0x1e8>
 80049d8:	6833      	ldr	r3, [r6, #0]
 80049da:	6820      	ldr	r0, [r4, #0]
 80049dc:	1d19      	adds	r1, r3, #4
 80049de:	6031      	str	r1, [r6, #0]
 80049e0:	0606      	lsls	r6, r0, #24
 80049e2:	d501      	bpl.n	80049e8 <_printf_i+0xbc>
 80049e4:	681d      	ldr	r5, [r3, #0]
 80049e6:	e003      	b.n	80049f0 <_printf_i+0xc4>
 80049e8:	0645      	lsls	r5, r0, #25
 80049ea:	d5fb      	bpl.n	80049e4 <_printf_i+0xb8>
 80049ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 80049f0:	2d00      	cmp	r5, #0
 80049f2:	da03      	bge.n	80049fc <_printf_i+0xd0>
 80049f4:	232d      	movs	r3, #45	@ 0x2d
 80049f6:	426d      	negs	r5, r5
 80049f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049fc:	4859      	ldr	r0, [pc, #356]	@ (8004b64 <_printf_i+0x238>)
 80049fe:	230a      	movs	r3, #10
 8004a00:	e011      	b.n	8004a26 <_printf_i+0xfa>
 8004a02:	6821      	ldr	r1, [r4, #0]
 8004a04:	6833      	ldr	r3, [r6, #0]
 8004a06:	0608      	lsls	r0, r1, #24
 8004a08:	f853 5b04 	ldr.w	r5, [r3], #4
 8004a0c:	d402      	bmi.n	8004a14 <_printf_i+0xe8>
 8004a0e:	0649      	lsls	r1, r1, #25
 8004a10:	bf48      	it	mi
 8004a12:	b2ad      	uxthmi	r5, r5
 8004a14:	2f6f      	cmp	r7, #111	@ 0x6f
 8004a16:	4853      	ldr	r0, [pc, #332]	@ (8004b64 <_printf_i+0x238>)
 8004a18:	6033      	str	r3, [r6, #0]
 8004a1a:	bf14      	ite	ne
 8004a1c:	230a      	movne	r3, #10
 8004a1e:	2308      	moveq	r3, #8
 8004a20:	2100      	movs	r1, #0
 8004a22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004a26:	6866      	ldr	r6, [r4, #4]
 8004a28:	60a6      	str	r6, [r4, #8]
 8004a2a:	2e00      	cmp	r6, #0
 8004a2c:	bfa2      	ittt	ge
 8004a2e:	6821      	ldrge	r1, [r4, #0]
 8004a30:	f021 0104 	bicge.w	r1, r1, #4
 8004a34:	6021      	strge	r1, [r4, #0]
 8004a36:	b90d      	cbnz	r5, 8004a3c <_printf_i+0x110>
 8004a38:	2e00      	cmp	r6, #0
 8004a3a:	d04b      	beq.n	8004ad4 <_printf_i+0x1a8>
 8004a3c:	4616      	mov	r6, r2
 8004a3e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004a42:	fb03 5711 	mls	r7, r3, r1, r5
 8004a46:	5dc7      	ldrb	r7, [r0, r7]
 8004a48:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004a4c:	462f      	mov	r7, r5
 8004a4e:	42bb      	cmp	r3, r7
 8004a50:	460d      	mov	r5, r1
 8004a52:	d9f4      	bls.n	8004a3e <_printf_i+0x112>
 8004a54:	2b08      	cmp	r3, #8
 8004a56:	d10b      	bne.n	8004a70 <_printf_i+0x144>
 8004a58:	6823      	ldr	r3, [r4, #0]
 8004a5a:	07df      	lsls	r7, r3, #31
 8004a5c:	d508      	bpl.n	8004a70 <_printf_i+0x144>
 8004a5e:	6923      	ldr	r3, [r4, #16]
 8004a60:	6861      	ldr	r1, [r4, #4]
 8004a62:	4299      	cmp	r1, r3
 8004a64:	bfde      	ittt	le
 8004a66:	2330      	movle	r3, #48	@ 0x30
 8004a68:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004a6c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004a70:	1b92      	subs	r2, r2, r6
 8004a72:	6122      	str	r2, [r4, #16]
 8004a74:	f8cd a000 	str.w	sl, [sp]
 8004a78:	464b      	mov	r3, r9
 8004a7a:	aa03      	add	r2, sp, #12
 8004a7c:	4621      	mov	r1, r4
 8004a7e:	4640      	mov	r0, r8
 8004a80:	f7ff fee6 	bl	8004850 <_printf_common>
 8004a84:	3001      	adds	r0, #1
 8004a86:	d14a      	bne.n	8004b1e <_printf_i+0x1f2>
 8004a88:	f04f 30ff 	mov.w	r0, #4294967295
 8004a8c:	b004      	add	sp, #16
 8004a8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a92:	6823      	ldr	r3, [r4, #0]
 8004a94:	f043 0320 	orr.w	r3, r3, #32
 8004a98:	6023      	str	r3, [r4, #0]
 8004a9a:	4833      	ldr	r0, [pc, #204]	@ (8004b68 <_printf_i+0x23c>)
 8004a9c:	2778      	movs	r7, #120	@ 0x78
 8004a9e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004aa2:	6823      	ldr	r3, [r4, #0]
 8004aa4:	6831      	ldr	r1, [r6, #0]
 8004aa6:	061f      	lsls	r7, r3, #24
 8004aa8:	f851 5b04 	ldr.w	r5, [r1], #4
 8004aac:	d402      	bmi.n	8004ab4 <_printf_i+0x188>
 8004aae:	065f      	lsls	r7, r3, #25
 8004ab0:	bf48      	it	mi
 8004ab2:	b2ad      	uxthmi	r5, r5
 8004ab4:	6031      	str	r1, [r6, #0]
 8004ab6:	07d9      	lsls	r1, r3, #31
 8004ab8:	bf44      	itt	mi
 8004aba:	f043 0320 	orrmi.w	r3, r3, #32
 8004abe:	6023      	strmi	r3, [r4, #0]
 8004ac0:	b11d      	cbz	r5, 8004aca <_printf_i+0x19e>
 8004ac2:	2310      	movs	r3, #16
 8004ac4:	e7ac      	b.n	8004a20 <_printf_i+0xf4>
 8004ac6:	4827      	ldr	r0, [pc, #156]	@ (8004b64 <_printf_i+0x238>)
 8004ac8:	e7e9      	b.n	8004a9e <_printf_i+0x172>
 8004aca:	6823      	ldr	r3, [r4, #0]
 8004acc:	f023 0320 	bic.w	r3, r3, #32
 8004ad0:	6023      	str	r3, [r4, #0]
 8004ad2:	e7f6      	b.n	8004ac2 <_printf_i+0x196>
 8004ad4:	4616      	mov	r6, r2
 8004ad6:	e7bd      	b.n	8004a54 <_printf_i+0x128>
 8004ad8:	6833      	ldr	r3, [r6, #0]
 8004ada:	6825      	ldr	r5, [r4, #0]
 8004adc:	6961      	ldr	r1, [r4, #20]
 8004ade:	1d18      	adds	r0, r3, #4
 8004ae0:	6030      	str	r0, [r6, #0]
 8004ae2:	062e      	lsls	r6, r5, #24
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	d501      	bpl.n	8004aec <_printf_i+0x1c0>
 8004ae8:	6019      	str	r1, [r3, #0]
 8004aea:	e002      	b.n	8004af2 <_printf_i+0x1c6>
 8004aec:	0668      	lsls	r0, r5, #25
 8004aee:	d5fb      	bpl.n	8004ae8 <_printf_i+0x1bc>
 8004af0:	8019      	strh	r1, [r3, #0]
 8004af2:	2300      	movs	r3, #0
 8004af4:	6123      	str	r3, [r4, #16]
 8004af6:	4616      	mov	r6, r2
 8004af8:	e7bc      	b.n	8004a74 <_printf_i+0x148>
 8004afa:	6833      	ldr	r3, [r6, #0]
 8004afc:	1d1a      	adds	r2, r3, #4
 8004afe:	6032      	str	r2, [r6, #0]
 8004b00:	681e      	ldr	r6, [r3, #0]
 8004b02:	6862      	ldr	r2, [r4, #4]
 8004b04:	2100      	movs	r1, #0
 8004b06:	4630      	mov	r0, r6
 8004b08:	f7fb fb62 	bl	80001d0 <memchr>
 8004b0c:	b108      	cbz	r0, 8004b12 <_printf_i+0x1e6>
 8004b0e:	1b80      	subs	r0, r0, r6
 8004b10:	6060      	str	r0, [r4, #4]
 8004b12:	6863      	ldr	r3, [r4, #4]
 8004b14:	6123      	str	r3, [r4, #16]
 8004b16:	2300      	movs	r3, #0
 8004b18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b1c:	e7aa      	b.n	8004a74 <_printf_i+0x148>
 8004b1e:	6923      	ldr	r3, [r4, #16]
 8004b20:	4632      	mov	r2, r6
 8004b22:	4649      	mov	r1, r9
 8004b24:	4640      	mov	r0, r8
 8004b26:	47d0      	blx	sl
 8004b28:	3001      	adds	r0, #1
 8004b2a:	d0ad      	beq.n	8004a88 <_printf_i+0x15c>
 8004b2c:	6823      	ldr	r3, [r4, #0]
 8004b2e:	079b      	lsls	r3, r3, #30
 8004b30:	d413      	bmi.n	8004b5a <_printf_i+0x22e>
 8004b32:	68e0      	ldr	r0, [r4, #12]
 8004b34:	9b03      	ldr	r3, [sp, #12]
 8004b36:	4298      	cmp	r0, r3
 8004b38:	bfb8      	it	lt
 8004b3a:	4618      	movlt	r0, r3
 8004b3c:	e7a6      	b.n	8004a8c <_printf_i+0x160>
 8004b3e:	2301      	movs	r3, #1
 8004b40:	4632      	mov	r2, r6
 8004b42:	4649      	mov	r1, r9
 8004b44:	4640      	mov	r0, r8
 8004b46:	47d0      	blx	sl
 8004b48:	3001      	adds	r0, #1
 8004b4a:	d09d      	beq.n	8004a88 <_printf_i+0x15c>
 8004b4c:	3501      	adds	r5, #1
 8004b4e:	68e3      	ldr	r3, [r4, #12]
 8004b50:	9903      	ldr	r1, [sp, #12]
 8004b52:	1a5b      	subs	r3, r3, r1
 8004b54:	42ab      	cmp	r3, r5
 8004b56:	dcf2      	bgt.n	8004b3e <_printf_i+0x212>
 8004b58:	e7eb      	b.n	8004b32 <_printf_i+0x206>
 8004b5a:	2500      	movs	r5, #0
 8004b5c:	f104 0619 	add.w	r6, r4, #25
 8004b60:	e7f5      	b.n	8004b4e <_printf_i+0x222>
 8004b62:	bf00      	nop
 8004b64:	08007002 	.word	0x08007002
 8004b68:	08007013 	.word	0x08007013

08004b6c <std>:
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	b510      	push	{r4, lr}
 8004b70:	4604      	mov	r4, r0
 8004b72:	e9c0 3300 	strd	r3, r3, [r0]
 8004b76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004b7a:	6083      	str	r3, [r0, #8]
 8004b7c:	8181      	strh	r1, [r0, #12]
 8004b7e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004b80:	81c2      	strh	r2, [r0, #14]
 8004b82:	6183      	str	r3, [r0, #24]
 8004b84:	4619      	mov	r1, r3
 8004b86:	2208      	movs	r2, #8
 8004b88:	305c      	adds	r0, #92	@ 0x5c
 8004b8a:	f000 f914 	bl	8004db6 <memset>
 8004b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8004bc4 <std+0x58>)
 8004b90:	6263      	str	r3, [r4, #36]	@ 0x24
 8004b92:	4b0d      	ldr	r3, [pc, #52]	@ (8004bc8 <std+0x5c>)
 8004b94:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004b96:	4b0d      	ldr	r3, [pc, #52]	@ (8004bcc <std+0x60>)
 8004b98:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8004bd0 <std+0x64>)
 8004b9c:	6323      	str	r3, [r4, #48]	@ 0x30
 8004b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8004bd4 <std+0x68>)
 8004ba0:	6224      	str	r4, [r4, #32]
 8004ba2:	429c      	cmp	r4, r3
 8004ba4:	d006      	beq.n	8004bb4 <std+0x48>
 8004ba6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004baa:	4294      	cmp	r4, r2
 8004bac:	d002      	beq.n	8004bb4 <std+0x48>
 8004bae:	33d0      	adds	r3, #208	@ 0xd0
 8004bb0:	429c      	cmp	r4, r3
 8004bb2:	d105      	bne.n	8004bc0 <std+0x54>
 8004bb4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004bb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bbc:	f000 b978 	b.w	8004eb0 <__retarget_lock_init_recursive>
 8004bc0:	bd10      	pop	{r4, pc}
 8004bc2:	bf00      	nop
 8004bc4:	08004d31 	.word	0x08004d31
 8004bc8:	08004d53 	.word	0x08004d53
 8004bcc:	08004d8b 	.word	0x08004d8b
 8004bd0:	08004daf 	.word	0x08004daf
 8004bd4:	20000308 	.word	0x20000308

08004bd8 <stdio_exit_handler>:
 8004bd8:	4a02      	ldr	r2, [pc, #8]	@ (8004be4 <stdio_exit_handler+0xc>)
 8004bda:	4903      	ldr	r1, [pc, #12]	@ (8004be8 <stdio_exit_handler+0x10>)
 8004bdc:	4803      	ldr	r0, [pc, #12]	@ (8004bec <stdio_exit_handler+0x14>)
 8004bde:	f000 b869 	b.w	8004cb4 <_fwalk_sglue>
 8004be2:	bf00      	nop
 8004be4:	2000000c 	.word	0x2000000c
 8004be8:	0800680d 	.word	0x0800680d
 8004bec:	2000001c 	.word	0x2000001c

08004bf0 <cleanup_stdio>:
 8004bf0:	6841      	ldr	r1, [r0, #4]
 8004bf2:	4b0c      	ldr	r3, [pc, #48]	@ (8004c24 <cleanup_stdio+0x34>)
 8004bf4:	4299      	cmp	r1, r3
 8004bf6:	b510      	push	{r4, lr}
 8004bf8:	4604      	mov	r4, r0
 8004bfa:	d001      	beq.n	8004c00 <cleanup_stdio+0x10>
 8004bfc:	f001 fe06 	bl	800680c <_fflush_r>
 8004c00:	68a1      	ldr	r1, [r4, #8]
 8004c02:	4b09      	ldr	r3, [pc, #36]	@ (8004c28 <cleanup_stdio+0x38>)
 8004c04:	4299      	cmp	r1, r3
 8004c06:	d002      	beq.n	8004c0e <cleanup_stdio+0x1e>
 8004c08:	4620      	mov	r0, r4
 8004c0a:	f001 fdff 	bl	800680c <_fflush_r>
 8004c0e:	68e1      	ldr	r1, [r4, #12]
 8004c10:	4b06      	ldr	r3, [pc, #24]	@ (8004c2c <cleanup_stdio+0x3c>)
 8004c12:	4299      	cmp	r1, r3
 8004c14:	d004      	beq.n	8004c20 <cleanup_stdio+0x30>
 8004c16:	4620      	mov	r0, r4
 8004c18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c1c:	f001 bdf6 	b.w	800680c <_fflush_r>
 8004c20:	bd10      	pop	{r4, pc}
 8004c22:	bf00      	nop
 8004c24:	20000308 	.word	0x20000308
 8004c28:	20000370 	.word	0x20000370
 8004c2c:	200003d8 	.word	0x200003d8

08004c30 <global_stdio_init.part.0>:
 8004c30:	b510      	push	{r4, lr}
 8004c32:	4b0b      	ldr	r3, [pc, #44]	@ (8004c60 <global_stdio_init.part.0+0x30>)
 8004c34:	4c0b      	ldr	r4, [pc, #44]	@ (8004c64 <global_stdio_init.part.0+0x34>)
 8004c36:	4a0c      	ldr	r2, [pc, #48]	@ (8004c68 <global_stdio_init.part.0+0x38>)
 8004c38:	601a      	str	r2, [r3, #0]
 8004c3a:	4620      	mov	r0, r4
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	2104      	movs	r1, #4
 8004c40:	f7ff ff94 	bl	8004b6c <std>
 8004c44:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004c48:	2201      	movs	r2, #1
 8004c4a:	2109      	movs	r1, #9
 8004c4c:	f7ff ff8e 	bl	8004b6c <std>
 8004c50:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004c54:	2202      	movs	r2, #2
 8004c56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c5a:	2112      	movs	r1, #18
 8004c5c:	f7ff bf86 	b.w	8004b6c <std>
 8004c60:	20000440 	.word	0x20000440
 8004c64:	20000308 	.word	0x20000308
 8004c68:	08004bd9 	.word	0x08004bd9

08004c6c <__sfp_lock_acquire>:
 8004c6c:	4801      	ldr	r0, [pc, #4]	@ (8004c74 <__sfp_lock_acquire+0x8>)
 8004c6e:	f000 b920 	b.w	8004eb2 <__retarget_lock_acquire_recursive>
 8004c72:	bf00      	nop
 8004c74:	20000449 	.word	0x20000449

08004c78 <__sfp_lock_release>:
 8004c78:	4801      	ldr	r0, [pc, #4]	@ (8004c80 <__sfp_lock_release+0x8>)
 8004c7a:	f000 b91b 	b.w	8004eb4 <__retarget_lock_release_recursive>
 8004c7e:	bf00      	nop
 8004c80:	20000449 	.word	0x20000449

08004c84 <__sinit>:
 8004c84:	b510      	push	{r4, lr}
 8004c86:	4604      	mov	r4, r0
 8004c88:	f7ff fff0 	bl	8004c6c <__sfp_lock_acquire>
 8004c8c:	6a23      	ldr	r3, [r4, #32]
 8004c8e:	b11b      	cbz	r3, 8004c98 <__sinit+0x14>
 8004c90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c94:	f7ff bff0 	b.w	8004c78 <__sfp_lock_release>
 8004c98:	4b04      	ldr	r3, [pc, #16]	@ (8004cac <__sinit+0x28>)
 8004c9a:	6223      	str	r3, [r4, #32]
 8004c9c:	4b04      	ldr	r3, [pc, #16]	@ (8004cb0 <__sinit+0x2c>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d1f5      	bne.n	8004c90 <__sinit+0xc>
 8004ca4:	f7ff ffc4 	bl	8004c30 <global_stdio_init.part.0>
 8004ca8:	e7f2      	b.n	8004c90 <__sinit+0xc>
 8004caa:	bf00      	nop
 8004cac:	08004bf1 	.word	0x08004bf1
 8004cb0:	20000440 	.word	0x20000440

08004cb4 <_fwalk_sglue>:
 8004cb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004cb8:	4607      	mov	r7, r0
 8004cba:	4688      	mov	r8, r1
 8004cbc:	4614      	mov	r4, r2
 8004cbe:	2600      	movs	r6, #0
 8004cc0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004cc4:	f1b9 0901 	subs.w	r9, r9, #1
 8004cc8:	d505      	bpl.n	8004cd6 <_fwalk_sglue+0x22>
 8004cca:	6824      	ldr	r4, [r4, #0]
 8004ccc:	2c00      	cmp	r4, #0
 8004cce:	d1f7      	bne.n	8004cc0 <_fwalk_sglue+0xc>
 8004cd0:	4630      	mov	r0, r6
 8004cd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004cd6:	89ab      	ldrh	r3, [r5, #12]
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d907      	bls.n	8004cec <_fwalk_sglue+0x38>
 8004cdc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004ce0:	3301      	adds	r3, #1
 8004ce2:	d003      	beq.n	8004cec <_fwalk_sglue+0x38>
 8004ce4:	4629      	mov	r1, r5
 8004ce6:	4638      	mov	r0, r7
 8004ce8:	47c0      	blx	r8
 8004cea:	4306      	orrs	r6, r0
 8004cec:	3568      	adds	r5, #104	@ 0x68
 8004cee:	e7e9      	b.n	8004cc4 <_fwalk_sglue+0x10>

08004cf0 <siprintf>:
 8004cf0:	b40e      	push	{r1, r2, r3}
 8004cf2:	b500      	push	{lr}
 8004cf4:	b09c      	sub	sp, #112	@ 0x70
 8004cf6:	ab1d      	add	r3, sp, #116	@ 0x74
 8004cf8:	9002      	str	r0, [sp, #8]
 8004cfa:	9006      	str	r0, [sp, #24]
 8004cfc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004d00:	4809      	ldr	r0, [pc, #36]	@ (8004d28 <siprintf+0x38>)
 8004d02:	9107      	str	r1, [sp, #28]
 8004d04:	9104      	str	r1, [sp, #16]
 8004d06:	4909      	ldr	r1, [pc, #36]	@ (8004d2c <siprintf+0x3c>)
 8004d08:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d0c:	9105      	str	r1, [sp, #20]
 8004d0e:	6800      	ldr	r0, [r0, #0]
 8004d10:	9301      	str	r3, [sp, #4]
 8004d12:	a902      	add	r1, sp, #8
 8004d14:	f001 fbfa 	bl	800650c <_svfiprintf_r>
 8004d18:	9b02      	ldr	r3, [sp, #8]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	701a      	strb	r2, [r3, #0]
 8004d1e:	b01c      	add	sp, #112	@ 0x70
 8004d20:	f85d eb04 	ldr.w	lr, [sp], #4
 8004d24:	b003      	add	sp, #12
 8004d26:	4770      	bx	lr
 8004d28:	20000018 	.word	0x20000018
 8004d2c:	ffff0208 	.word	0xffff0208

08004d30 <__sread>:
 8004d30:	b510      	push	{r4, lr}
 8004d32:	460c      	mov	r4, r1
 8004d34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d38:	f000 f86c 	bl	8004e14 <_read_r>
 8004d3c:	2800      	cmp	r0, #0
 8004d3e:	bfab      	itete	ge
 8004d40:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004d42:	89a3      	ldrhlt	r3, [r4, #12]
 8004d44:	181b      	addge	r3, r3, r0
 8004d46:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004d4a:	bfac      	ite	ge
 8004d4c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004d4e:	81a3      	strhlt	r3, [r4, #12]
 8004d50:	bd10      	pop	{r4, pc}

08004d52 <__swrite>:
 8004d52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d56:	461f      	mov	r7, r3
 8004d58:	898b      	ldrh	r3, [r1, #12]
 8004d5a:	05db      	lsls	r3, r3, #23
 8004d5c:	4605      	mov	r5, r0
 8004d5e:	460c      	mov	r4, r1
 8004d60:	4616      	mov	r6, r2
 8004d62:	d505      	bpl.n	8004d70 <__swrite+0x1e>
 8004d64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d68:	2302      	movs	r3, #2
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	f000 f840 	bl	8004df0 <_lseek_r>
 8004d70:	89a3      	ldrh	r3, [r4, #12]
 8004d72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d76:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d7a:	81a3      	strh	r3, [r4, #12]
 8004d7c:	4632      	mov	r2, r6
 8004d7e:	463b      	mov	r3, r7
 8004d80:	4628      	mov	r0, r5
 8004d82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d86:	f000 b857 	b.w	8004e38 <_write_r>

08004d8a <__sseek>:
 8004d8a:	b510      	push	{r4, lr}
 8004d8c:	460c      	mov	r4, r1
 8004d8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d92:	f000 f82d 	bl	8004df0 <_lseek_r>
 8004d96:	1c43      	adds	r3, r0, #1
 8004d98:	89a3      	ldrh	r3, [r4, #12]
 8004d9a:	bf15      	itete	ne
 8004d9c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004d9e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004da2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004da6:	81a3      	strheq	r3, [r4, #12]
 8004da8:	bf18      	it	ne
 8004daa:	81a3      	strhne	r3, [r4, #12]
 8004dac:	bd10      	pop	{r4, pc}

08004dae <__sclose>:
 8004dae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004db2:	f000 b80d 	b.w	8004dd0 <_close_r>

08004db6 <memset>:
 8004db6:	4402      	add	r2, r0
 8004db8:	4603      	mov	r3, r0
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d100      	bne.n	8004dc0 <memset+0xa>
 8004dbe:	4770      	bx	lr
 8004dc0:	f803 1b01 	strb.w	r1, [r3], #1
 8004dc4:	e7f9      	b.n	8004dba <memset+0x4>
	...

08004dc8 <_localeconv_r>:
 8004dc8:	4800      	ldr	r0, [pc, #0]	@ (8004dcc <_localeconv_r+0x4>)
 8004dca:	4770      	bx	lr
 8004dcc:	20000158 	.word	0x20000158

08004dd0 <_close_r>:
 8004dd0:	b538      	push	{r3, r4, r5, lr}
 8004dd2:	4d06      	ldr	r5, [pc, #24]	@ (8004dec <_close_r+0x1c>)
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	4604      	mov	r4, r0
 8004dd8:	4608      	mov	r0, r1
 8004dda:	602b      	str	r3, [r5, #0]
 8004ddc:	f7fc fd35 	bl	800184a <_close>
 8004de0:	1c43      	adds	r3, r0, #1
 8004de2:	d102      	bne.n	8004dea <_close_r+0x1a>
 8004de4:	682b      	ldr	r3, [r5, #0]
 8004de6:	b103      	cbz	r3, 8004dea <_close_r+0x1a>
 8004de8:	6023      	str	r3, [r4, #0]
 8004dea:	bd38      	pop	{r3, r4, r5, pc}
 8004dec:	20000444 	.word	0x20000444

08004df0 <_lseek_r>:
 8004df0:	b538      	push	{r3, r4, r5, lr}
 8004df2:	4d07      	ldr	r5, [pc, #28]	@ (8004e10 <_lseek_r+0x20>)
 8004df4:	4604      	mov	r4, r0
 8004df6:	4608      	mov	r0, r1
 8004df8:	4611      	mov	r1, r2
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	602a      	str	r2, [r5, #0]
 8004dfe:	461a      	mov	r2, r3
 8004e00:	f7fc fd4a 	bl	8001898 <_lseek>
 8004e04:	1c43      	adds	r3, r0, #1
 8004e06:	d102      	bne.n	8004e0e <_lseek_r+0x1e>
 8004e08:	682b      	ldr	r3, [r5, #0]
 8004e0a:	b103      	cbz	r3, 8004e0e <_lseek_r+0x1e>
 8004e0c:	6023      	str	r3, [r4, #0]
 8004e0e:	bd38      	pop	{r3, r4, r5, pc}
 8004e10:	20000444 	.word	0x20000444

08004e14 <_read_r>:
 8004e14:	b538      	push	{r3, r4, r5, lr}
 8004e16:	4d07      	ldr	r5, [pc, #28]	@ (8004e34 <_read_r+0x20>)
 8004e18:	4604      	mov	r4, r0
 8004e1a:	4608      	mov	r0, r1
 8004e1c:	4611      	mov	r1, r2
 8004e1e:	2200      	movs	r2, #0
 8004e20:	602a      	str	r2, [r5, #0]
 8004e22:	461a      	mov	r2, r3
 8004e24:	f7fc fcd8 	bl	80017d8 <_read>
 8004e28:	1c43      	adds	r3, r0, #1
 8004e2a:	d102      	bne.n	8004e32 <_read_r+0x1e>
 8004e2c:	682b      	ldr	r3, [r5, #0]
 8004e2e:	b103      	cbz	r3, 8004e32 <_read_r+0x1e>
 8004e30:	6023      	str	r3, [r4, #0]
 8004e32:	bd38      	pop	{r3, r4, r5, pc}
 8004e34:	20000444 	.word	0x20000444

08004e38 <_write_r>:
 8004e38:	b538      	push	{r3, r4, r5, lr}
 8004e3a:	4d07      	ldr	r5, [pc, #28]	@ (8004e58 <_write_r+0x20>)
 8004e3c:	4604      	mov	r4, r0
 8004e3e:	4608      	mov	r0, r1
 8004e40:	4611      	mov	r1, r2
 8004e42:	2200      	movs	r2, #0
 8004e44:	602a      	str	r2, [r5, #0]
 8004e46:	461a      	mov	r2, r3
 8004e48:	f7fc fce3 	bl	8001812 <_write>
 8004e4c:	1c43      	adds	r3, r0, #1
 8004e4e:	d102      	bne.n	8004e56 <_write_r+0x1e>
 8004e50:	682b      	ldr	r3, [r5, #0]
 8004e52:	b103      	cbz	r3, 8004e56 <_write_r+0x1e>
 8004e54:	6023      	str	r3, [r4, #0]
 8004e56:	bd38      	pop	{r3, r4, r5, pc}
 8004e58:	20000444 	.word	0x20000444

08004e5c <__errno>:
 8004e5c:	4b01      	ldr	r3, [pc, #4]	@ (8004e64 <__errno+0x8>)
 8004e5e:	6818      	ldr	r0, [r3, #0]
 8004e60:	4770      	bx	lr
 8004e62:	bf00      	nop
 8004e64:	20000018 	.word	0x20000018

08004e68 <__libc_init_array>:
 8004e68:	b570      	push	{r4, r5, r6, lr}
 8004e6a:	4d0d      	ldr	r5, [pc, #52]	@ (8004ea0 <__libc_init_array+0x38>)
 8004e6c:	4c0d      	ldr	r4, [pc, #52]	@ (8004ea4 <__libc_init_array+0x3c>)
 8004e6e:	1b64      	subs	r4, r4, r5
 8004e70:	10a4      	asrs	r4, r4, #2
 8004e72:	2600      	movs	r6, #0
 8004e74:	42a6      	cmp	r6, r4
 8004e76:	d109      	bne.n	8004e8c <__libc_init_array+0x24>
 8004e78:	4d0b      	ldr	r5, [pc, #44]	@ (8004ea8 <__libc_init_array+0x40>)
 8004e7a:	4c0c      	ldr	r4, [pc, #48]	@ (8004eac <__libc_init_array+0x44>)
 8004e7c:	f002 f864 	bl	8006f48 <_init>
 8004e80:	1b64      	subs	r4, r4, r5
 8004e82:	10a4      	asrs	r4, r4, #2
 8004e84:	2600      	movs	r6, #0
 8004e86:	42a6      	cmp	r6, r4
 8004e88:	d105      	bne.n	8004e96 <__libc_init_array+0x2e>
 8004e8a:	bd70      	pop	{r4, r5, r6, pc}
 8004e8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e90:	4798      	blx	r3
 8004e92:	3601      	adds	r6, #1
 8004e94:	e7ee      	b.n	8004e74 <__libc_init_array+0xc>
 8004e96:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e9a:	4798      	blx	r3
 8004e9c:	3601      	adds	r6, #1
 8004e9e:	e7f2      	b.n	8004e86 <__libc_init_array+0x1e>
 8004ea0:	08007368 	.word	0x08007368
 8004ea4:	08007368 	.word	0x08007368
 8004ea8:	08007368 	.word	0x08007368
 8004eac:	0800736c 	.word	0x0800736c

08004eb0 <__retarget_lock_init_recursive>:
 8004eb0:	4770      	bx	lr

08004eb2 <__retarget_lock_acquire_recursive>:
 8004eb2:	4770      	bx	lr

08004eb4 <__retarget_lock_release_recursive>:
 8004eb4:	4770      	bx	lr

08004eb6 <quorem>:
 8004eb6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004eba:	6903      	ldr	r3, [r0, #16]
 8004ebc:	690c      	ldr	r4, [r1, #16]
 8004ebe:	42a3      	cmp	r3, r4
 8004ec0:	4607      	mov	r7, r0
 8004ec2:	db7e      	blt.n	8004fc2 <quorem+0x10c>
 8004ec4:	3c01      	subs	r4, #1
 8004ec6:	f101 0814 	add.w	r8, r1, #20
 8004eca:	00a3      	lsls	r3, r4, #2
 8004ecc:	f100 0514 	add.w	r5, r0, #20
 8004ed0:	9300      	str	r3, [sp, #0]
 8004ed2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004ed6:	9301      	str	r3, [sp, #4]
 8004ed8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004edc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004ee0:	3301      	adds	r3, #1
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004ee8:	fbb2 f6f3 	udiv	r6, r2, r3
 8004eec:	d32e      	bcc.n	8004f4c <quorem+0x96>
 8004eee:	f04f 0a00 	mov.w	sl, #0
 8004ef2:	46c4      	mov	ip, r8
 8004ef4:	46ae      	mov	lr, r5
 8004ef6:	46d3      	mov	fp, sl
 8004ef8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004efc:	b298      	uxth	r0, r3
 8004efe:	fb06 a000 	mla	r0, r6, r0, sl
 8004f02:	0c02      	lsrs	r2, r0, #16
 8004f04:	0c1b      	lsrs	r3, r3, #16
 8004f06:	fb06 2303 	mla	r3, r6, r3, r2
 8004f0a:	f8de 2000 	ldr.w	r2, [lr]
 8004f0e:	b280      	uxth	r0, r0
 8004f10:	b292      	uxth	r2, r2
 8004f12:	1a12      	subs	r2, r2, r0
 8004f14:	445a      	add	r2, fp
 8004f16:	f8de 0000 	ldr.w	r0, [lr]
 8004f1a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004f24:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004f28:	b292      	uxth	r2, r2
 8004f2a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004f2e:	45e1      	cmp	r9, ip
 8004f30:	f84e 2b04 	str.w	r2, [lr], #4
 8004f34:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004f38:	d2de      	bcs.n	8004ef8 <quorem+0x42>
 8004f3a:	9b00      	ldr	r3, [sp, #0]
 8004f3c:	58eb      	ldr	r3, [r5, r3]
 8004f3e:	b92b      	cbnz	r3, 8004f4c <quorem+0x96>
 8004f40:	9b01      	ldr	r3, [sp, #4]
 8004f42:	3b04      	subs	r3, #4
 8004f44:	429d      	cmp	r5, r3
 8004f46:	461a      	mov	r2, r3
 8004f48:	d32f      	bcc.n	8004faa <quorem+0xf4>
 8004f4a:	613c      	str	r4, [r7, #16]
 8004f4c:	4638      	mov	r0, r7
 8004f4e:	f001 f979 	bl	8006244 <__mcmp>
 8004f52:	2800      	cmp	r0, #0
 8004f54:	db25      	blt.n	8004fa2 <quorem+0xec>
 8004f56:	4629      	mov	r1, r5
 8004f58:	2000      	movs	r0, #0
 8004f5a:	f858 2b04 	ldr.w	r2, [r8], #4
 8004f5e:	f8d1 c000 	ldr.w	ip, [r1]
 8004f62:	fa1f fe82 	uxth.w	lr, r2
 8004f66:	fa1f f38c 	uxth.w	r3, ip
 8004f6a:	eba3 030e 	sub.w	r3, r3, lr
 8004f6e:	4403      	add	r3, r0
 8004f70:	0c12      	lsrs	r2, r2, #16
 8004f72:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004f76:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004f7a:	b29b      	uxth	r3, r3
 8004f7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f80:	45c1      	cmp	r9, r8
 8004f82:	f841 3b04 	str.w	r3, [r1], #4
 8004f86:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004f8a:	d2e6      	bcs.n	8004f5a <quorem+0xa4>
 8004f8c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f90:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f94:	b922      	cbnz	r2, 8004fa0 <quorem+0xea>
 8004f96:	3b04      	subs	r3, #4
 8004f98:	429d      	cmp	r5, r3
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	d30b      	bcc.n	8004fb6 <quorem+0x100>
 8004f9e:	613c      	str	r4, [r7, #16]
 8004fa0:	3601      	adds	r6, #1
 8004fa2:	4630      	mov	r0, r6
 8004fa4:	b003      	add	sp, #12
 8004fa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004faa:	6812      	ldr	r2, [r2, #0]
 8004fac:	3b04      	subs	r3, #4
 8004fae:	2a00      	cmp	r2, #0
 8004fb0:	d1cb      	bne.n	8004f4a <quorem+0x94>
 8004fb2:	3c01      	subs	r4, #1
 8004fb4:	e7c6      	b.n	8004f44 <quorem+0x8e>
 8004fb6:	6812      	ldr	r2, [r2, #0]
 8004fb8:	3b04      	subs	r3, #4
 8004fba:	2a00      	cmp	r2, #0
 8004fbc:	d1ef      	bne.n	8004f9e <quorem+0xe8>
 8004fbe:	3c01      	subs	r4, #1
 8004fc0:	e7ea      	b.n	8004f98 <quorem+0xe2>
 8004fc2:	2000      	movs	r0, #0
 8004fc4:	e7ee      	b.n	8004fa4 <quorem+0xee>
	...

08004fc8 <_dtoa_r>:
 8004fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fcc:	69c7      	ldr	r7, [r0, #28]
 8004fce:	b099      	sub	sp, #100	@ 0x64
 8004fd0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004fd4:	ec55 4b10 	vmov	r4, r5, d0
 8004fd8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8004fda:	9109      	str	r1, [sp, #36]	@ 0x24
 8004fdc:	4683      	mov	fp, r0
 8004fde:	920e      	str	r2, [sp, #56]	@ 0x38
 8004fe0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004fe2:	b97f      	cbnz	r7, 8005004 <_dtoa_r+0x3c>
 8004fe4:	2010      	movs	r0, #16
 8004fe6:	f000 fdfd 	bl	8005be4 <malloc>
 8004fea:	4602      	mov	r2, r0
 8004fec:	f8cb 001c 	str.w	r0, [fp, #28]
 8004ff0:	b920      	cbnz	r0, 8004ffc <_dtoa_r+0x34>
 8004ff2:	4ba7      	ldr	r3, [pc, #668]	@ (8005290 <_dtoa_r+0x2c8>)
 8004ff4:	21ef      	movs	r1, #239	@ 0xef
 8004ff6:	48a7      	ldr	r0, [pc, #668]	@ (8005294 <_dtoa_r+0x2cc>)
 8004ff8:	f001 fc68 	bl	80068cc <__assert_func>
 8004ffc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005000:	6007      	str	r7, [r0, #0]
 8005002:	60c7      	str	r7, [r0, #12]
 8005004:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005008:	6819      	ldr	r1, [r3, #0]
 800500a:	b159      	cbz	r1, 8005024 <_dtoa_r+0x5c>
 800500c:	685a      	ldr	r2, [r3, #4]
 800500e:	604a      	str	r2, [r1, #4]
 8005010:	2301      	movs	r3, #1
 8005012:	4093      	lsls	r3, r2
 8005014:	608b      	str	r3, [r1, #8]
 8005016:	4658      	mov	r0, fp
 8005018:	f000 feda 	bl	8005dd0 <_Bfree>
 800501c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005020:	2200      	movs	r2, #0
 8005022:	601a      	str	r2, [r3, #0]
 8005024:	1e2b      	subs	r3, r5, #0
 8005026:	bfb9      	ittee	lt
 8005028:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800502c:	9303      	strlt	r3, [sp, #12]
 800502e:	2300      	movge	r3, #0
 8005030:	6033      	strge	r3, [r6, #0]
 8005032:	9f03      	ldr	r7, [sp, #12]
 8005034:	4b98      	ldr	r3, [pc, #608]	@ (8005298 <_dtoa_r+0x2d0>)
 8005036:	bfbc      	itt	lt
 8005038:	2201      	movlt	r2, #1
 800503a:	6032      	strlt	r2, [r6, #0]
 800503c:	43bb      	bics	r3, r7
 800503e:	d112      	bne.n	8005066 <_dtoa_r+0x9e>
 8005040:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005042:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005046:	6013      	str	r3, [r2, #0]
 8005048:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800504c:	4323      	orrs	r3, r4
 800504e:	f000 854d 	beq.w	8005aec <_dtoa_r+0xb24>
 8005052:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005054:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80052ac <_dtoa_r+0x2e4>
 8005058:	2b00      	cmp	r3, #0
 800505a:	f000 854f 	beq.w	8005afc <_dtoa_r+0xb34>
 800505e:	f10a 0303 	add.w	r3, sl, #3
 8005062:	f000 bd49 	b.w	8005af8 <_dtoa_r+0xb30>
 8005066:	ed9d 7b02 	vldr	d7, [sp, #8]
 800506a:	2200      	movs	r2, #0
 800506c:	ec51 0b17 	vmov	r0, r1, d7
 8005070:	2300      	movs	r3, #0
 8005072:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005076:	f7fb fd27 	bl	8000ac8 <__aeabi_dcmpeq>
 800507a:	4680      	mov	r8, r0
 800507c:	b158      	cbz	r0, 8005096 <_dtoa_r+0xce>
 800507e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005080:	2301      	movs	r3, #1
 8005082:	6013      	str	r3, [r2, #0]
 8005084:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005086:	b113      	cbz	r3, 800508e <_dtoa_r+0xc6>
 8005088:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800508a:	4b84      	ldr	r3, [pc, #528]	@ (800529c <_dtoa_r+0x2d4>)
 800508c:	6013      	str	r3, [r2, #0]
 800508e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80052b0 <_dtoa_r+0x2e8>
 8005092:	f000 bd33 	b.w	8005afc <_dtoa_r+0xb34>
 8005096:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800509a:	aa16      	add	r2, sp, #88	@ 0x58
 800509c:	a917      	add	r1, sp, #92	@ 0x5c
 800509e:	4658      	mov	r0, fp
 80050a0:	f001 f980 	bl	80063a4 <__d2b>
 80050a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80050a8:	4681      	mov	r9, r0
 80050aa:	2e00      	cmp	r6, #0
 80050ac:	d077      	beq.n	800519e <_dtoa_r+0x1d6>
 80050ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80050b0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80050b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80050b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80050bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80050c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80050c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80050c8:	4619      	mov	r1, r3
 80050ca:	2200      	movs	r2, #0
 80050cc:	4b74      	ldr	r3, [pc, #464]	@ (80052a0 <_dtoa_r+0x2d8>)
 80050ce:	f7fb f8db 	bl	8000288 <__aeabi_dsub>
 80050d2:	a369      	add	r3, pc, #420	@ (adr r3, 8005278 <_dtoa_r+0x2b0>)
 80050d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d8:	f7fb fa8e 	bl	80005f8 <__aeabi_dmul>
 80050dc:	a368      	add	r3, pc, #416	@ (adr r3, 8005280 <_dtoa_r+0x2b8>)
 80050de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e2:	f7fb f8d3 	bl	800028c <__adddf3>
 80050e6:	4604      	mov	r4, r0
 80050e8:	4630      	mov	r0, r6
 80050ea:	460d      	mov	r5, r1
 80050ec:	f7fb fa1a 	bl	8000524 <__aeabi_i2d>
 80050f0:	a365      	add	r3, pc, #404	@ (adr r3, 8005288 <_dtoa_r+0x2c0>)
 80050f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f6:	f7fb fa7f 	bl	80005f8 <__aeabi_dmul>
 80050fa:	4602      	mov	r2, r0
 80050fc:	460b      	mov	r3, r1
 80050fe:	4620      	mov	r0, r4
 8005100:	4629      	mov	r1, r5
 8005102:	f7fb f8c3 	bl	800028c <__adddf3>
 8005106:	4604      	mov	r4, r0
 8005108:	460d      	mov	r5, r1
 800510a:	f7fb fd25 	bl	8000b58 <__aeabi_d2iz>
 800510e:	2200      	movs	r2, #0
 8005110:	4607      	mov	r7, r0
 8005112:	2300      	movs	r3, #0
 8005114:	4620      	mov	r0, r4
 8005116:	4629      	mov	r1, r5
 8005118:	f7fb fce0 	bl	8000adc <__aeabi_dcmplt>
 800511c:	b140      	cbz	r0, 8005130 <_dtoa_r+0x168>
 800511e:	4638      	mov	r0, r7
 8005120:	f7fb fa00 	bl	8000524 <__aeabi_i2d>
 8005124:	4622      	mov	r2, r4
 8005126:	462b      	mov	r3, r5
 8005128:	f7fb fcce 	bl	8000ac8 <__aeabi_dcmpeq>
 800512c:	b900      	cbnz	r0, 8005130 <_dtoa_r+0x168>
 800512e:	3f01      	subs	r7, #1
 8005130:	2f16      	cmp	r7, #22
 8005132:	d851      	bhi.n	80051d8 <_dtoa_r+0x210>
 8005134:	4b5b      	ldr	r3, [pc, #364]	@ (80052a4 <_dtoa_r+0x2dc>)
 8005136:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800513a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800513e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005142:	f7fb fccb 	bl	8000adc <__aeabi_dcmplt>
 8005146:	2800      	cmp	r0, #0
 8005148:	d048      	beq.n	80051dc <_dtoa_r+0x214>
 800514a:	3f01      	subs	r7, #1
 800514c:	2300      	movs	r3, #0
 800514e:	9312      	str	r3, [sp, #72]	@ 0x48
 8005150:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005152:	1b9b      	subs	r3, r3, r6
 8005154:	1e5a      	subs	r2, r3, #1
 8005156:	bf44      	itt	mi
 8005158:	f1c3 0801 	rsbmi	r8, r3, #1
 800515c:	2300      	movmi	r3, #0
 800515e:	9208      	str	r2, [sp, #32]
 8005160:	bf54      	ite	pl
 8005162:	f04f 0800 	movpl.w	r8, #0
 8005166:	9308      	strmi	r3, [sp, #32]
 8005168:	2f00      	cmp	r7, #0
 800516a:	db39      	blt.n	80051e0 <_dtoa_r+0x218>
 800516c:	9b08      	ldr	r3, [sp, #32]
 800516e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005170:	443b      	add	r3, r7
 8005172:	9308      	str	r3, [sp, #32]
 8005174:	2300      	movs	r3, #0
 8005176:	930a      	str	r3, [sp, #40]	@ 0x28
 8005178:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800517a:	2b09      	cmp	r3, #9
 800517c:	d864      	bhi.n	8005248 <_dtoa_r+0x280>
 800517e:	2b05      	cmp	r3, #5
 8005180:	bfc4      	itt	gt
 8005182:	3b04      	subgt	r3, #4
 8005184:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8005186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005188:	f1a3 0302 	sub.w	r3, r3, #2
 800518c:	bfcc      	ite	gt
 800518e:	2400      	movgt	r4, #0
 8005190:	2401      	movle	r4, #1
 8005192:	2b03      	cmp	r3, #3
 8005194:	d863      	bhi.n	800525e <_dtoa_r+0x296>
 8005196:	e8df f003 	tbb	[pc, r3]
 800519a:	372a      	.short	0x372a
 800519c:	5535      	.short	0x5535
 800519e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80051a2:	441e      	add	r6, r3
 80051a4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80051a8:	2b20      	cmp	r3, #32
 80051aa:	bfc1      	itttt	gt
 80051ac:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80051b0:	409f      	lslgt	r7, r3
 80051b2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80051b6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80051ba:	bfd6      	itet	le
 80051bc:	f1c3 0320 	rsble	r3, r3, #32
 80051c0:	ea47 0003 	orrgt.w	r0, r7, r3
 80051c4:	fa04 f003 	lslle.w	r0, r4, r3
 80051c8:	f7fb f99c 	bl	8000504 <__aeabi_ui2d>
 80051cc:	2201      	movs	r2, #1
 80051ce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80051d2:	3e01      	subs	r6, #1
 80051d4:	9214      	str	r2, [sp, #80]	@ 0x50
 80051d6:	e777      	b.n	80050c8 <_dtoa_r+0x100>
 80051d8:	2301      	movs	r3, #1
 80051da:	e7b8      	b.n	800514e <_dtoa_r+0x186>
 80051dc:	9012      	str	r0, [sp, #72]	@ 0x48
 80051de:	e7b7      	b.n	8005150 <_dtoa_r+0x188>
 80051e0:	427b      	negs	r3, r7
 80051e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80051e4:	2300      	movs	r3, #0
 80051e6:	eba8 0807 	sub.w	r8, r8, r7
 80051ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 80051ec:	e7c4      	b.n	8005178 <_dtoa_r+0x1b0>
 80051ee:	2300      	movs	r3, #0
 80051f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80051f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	dc35      	bgt.n	8005264 <_dtoa_r+0x29c>
 80051f8:	2301      	movs	r3, #1
 80051fa:	9300      	str	r3, [sp, #0]
 80051fc:	9307      	str	r3, [sp, #28]
 80051fe:	461a      	mov	r2, r3
 8005200:	920e      	str	r2, [sp, #56]	@ 0x38
 8005202:	e00b      	b.n	800521c <_dtoa_r+0x254>
 8005204:	2301      	movs	r3, #1
 8005206:	e7f3      	b.n	80051f0 <_dtoa_r+0x228>
 8005208:	2300      	movs	r3, #0
 800520a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800520c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800520e:	18fb      	adds	r3, r7, r3
 8005210:	9300      	str	r3, [sp, #0]
 8005212:	3301      	adds	r3, #1
 8005214:	2b01      	cmp	r3, #1
 8005216:	9307      	str	r3, [sp, #28]
 8005218:	bfb8      	it	lt
 800521a:	2301      	movlt	r3, #1
 800521c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005220:	2100      	movs	r1, #0
 8005222:	2204      	movs	r2, #4
 8005224:	f102 0514 	add.w	r5, r2, #20
 8005228:	429d      	cmp	r5, r3
 800522a:	d91f      	bls.n	800526c <_dtoa_r+0x2a4>
 800522c:	6041      	str	r1, [r0, #4]
 800522e:	4658      	mov	r0, fp
 8005230:	f000 fd8e 	bl	8005d50 <_Balloc>
 8005234:	4682      	mov	sl, r0
 8005236:	2800      	cmp	r0, #0
 8005238:	d13c      	bne.n	80052b4 <_dtoa_r+0x2ec>
 800523a:	4b1b      	ldr	r3, [pc, #108]	@ (80052a8 <_dtoa_r+0x2e0>)
 800523c:	4602      	mov	r2, r0
 800523e:	f240 11af 	movw	r1, #431	@ 0x1af
 8005242:	e6d8      	b.n	8004ff6 <_dtoa_r+0x2e>
 8005244:	2301      	movs	r3, #1
 8005246:	e7e0      	b.n	800520a <_dtoa_r+0x242>
 8005248:	2401      	movs	r4, #1
 800524a:	2300      	movs	r3, #0
 800524c:	9309      	str	r3, [sp, #36]	@ 0x24
 800524e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005250:	f04f 33ff 	mov.w	r3, #4294967295
 8005254:	9300      	str	r3, [sp, #0]
 8005256:	9307      	str	r3, [sp, #28]
 8005258:	2200      	movs	r2, #0
 800525a:	2312      	movs	r3, #18
 800525c:	e7d0      	b.n	8005200 <_dtoa_r+0x238>
 800525e:	2301      	movs	r3, #1
 8005260:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005262:	e7f5      	b.n	8005250 <_dtoa_r+0x288>
 8005264:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005266:	9300      	str	r3, [sp, #0]
 8005268:	9307      	str	r3, [sp, #28]
 800526a:	e7d7      	b.n	800521c <_dtoa_r+0x254>
 800526c:	3101      	adds	r1, #1
 800526e:	0052      	lsls	r2, r2, #1
 8005270:	e7d8      	b.n	8005224 <_dtoa_r+0x25c>
 8005272:	bf00      	nop
 8005274:	f3af 8000 	nop.w
 8005278:	636f4361 	.word	0x636f4361
 800527c:	3fd287a7 	.word	0x3fd287a7
 8005280:	8b60c8b3 	.word	0x8b60c8b3
 8005284:	3fc68a28 	.word	0x3fc68a28
 8005288:	509f79fb 	.word	0x509f79fb
 800528c:	3fd34413 	.word	0x3fd34413
 8005290:	08007031 	.word	0x08007031
 8005294:	08007048 	.word	0x08007048
 8005298:	7ff00000 	.word	0x7ff00000
 800529c:	08007001 	.word	0x08007001
 80052a0:	3ff80000 	.word	0x3ff80000
 80052a4:	08007140 	.word	0x08007140
 80052a8:	080070a0 	.word	0x080070a0
 80052ac:	0800702d 	.word	0x0800702d
 80052b0:	08007000 	.word	0x08007000
 80052b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80052b8:	6018      	str	r0, [r3, #0]
 80052ba:	9b07      	ldr	r3, [sp, #28]
 80052bc:	2b0e      	cmp	r3, #14
 80052be:	f200 80a4 	bhi.w	800540a <_dtoa_r+0x442>
 80052c2:	2c00      	cmp	r4, #0
 80052c4:	f000 80a1 	beq.w	800540a <_dtoa_r+0x442>
 80052c8:	2f00      	cmp	r7, #0
 80052ca:	dd33      	ble.n	8005334 <_dtoa_r+0x36c>
 80052cc:	4bad      	ldr	r3, [pc, #692]	@ (8005584 <_dtoa_r+0x5bc>)
 80052ce:	f007 020f 	and.w	r2, r7, #15
 80052d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80052d6:	ed93 7b00 	vldr	d7, [r3]
 80052da:	05f8      	lsls	r0, r7, #23
 80052dc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80052e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80052e4:	d516      	bpl.n	8005314 <_dtoa_r+0x34c>
 80052e6:	4ba8      	ldr	r3, [pc, #672]	@ (8005588 <_dtoa_r+0x5c0>)
 80052e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80052ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80052f0:	f7fb faac 	bl	800084c <__aeabi_ddiv>
 80052f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80052f8:	f004 040f 	and.w	r4, r4, #15
 80052fc:	2603      	movs	r6, #3
 80052fe:	4da2      	ldr	r5, [pc, #648]	@ (8005588 <_dtoa_r+0x5c0>)
 8005300:	b954      	cbnz	r4, 8005318 <_dtoa_r+0x350>
 8005302:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005306:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800530a:	f7fb fa9f 	bl	800084c <__aeabi_ddiv>
 800530e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005312:	e028      	b.n	8005366 <_dtoa_r+0x39e>
 8005314:	2602      	movs	r6, #2
 8005316:	e7f2      	b.n	80052fe <_dtoa_r+0x336>
 8005318:	07e1      	lsls	r1, r4, #31
 800531a:	d508      	bpl.n	800532e <_dtoa_r+0x366>
 800531c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005320:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005324:	f7fb f968 	bl	80005f8 <__aeabi_dmul>
 8005328:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800532c:	3601      	adds	r6, #1
 800532e:	1064      	asrs	r4, r4, #1
 8005330:	3508      	adds	r5, #8
 8005332:	e7e5      	b.n	8005300 <_dtoa_r+0x338>
 8005334:	f000 80d2 	beq.w	80054dc <_dtoa_r+0x514>
 8005338:	427c      	negs	r4, r7
 800533a:	4b92      	ldr	r3, [pc, #584]	@ (8005584 <_dtoa_r+0x5bc>)
 800533c:	4d92      	ldr	r5, [pc, #584]	@ (8005588 <_dtoa_r+0x5c0>)
 800533e:	f004 020f 	and.w	r2, r4, #15
 8005342:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800534a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800534e:	f7fb f953 	bl	80005f8 <__aeabi_dmul>
 8005352:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005356:	1124      	asrs	r4, r4, #4
 8005358:	2300      	movs	r3, #0
 800535a:	2602      	movs	r6, #2
 800535c:	2c00      	cmp	r4, #0
 800535e:	f040 80b2 	bne.w	80054c6 <_dtoa_r+0x4fe>
 8005362:	2b00      	cmp	r3, #0
 8005364:	d1d3      	bne.n	800530e <_dtoa_r+0x346>
 8005366:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005368:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800536c:	2b00      	cmp	r3, #0
 800536e:	f000 80b7 	beq.w	80054e0 <_dtoa_r+0x518>
 8005372:	4b86      	ldr	r3, [pc, #536]	@ (800558c <_dtoa_r+0x5c4>)
 8005374:	2200      	movs	r2, #0
 8005376:	4620      	mov	r0, r4
 8005378:	4629      	mov	r1, r5
 800537a:	f7fb fbaf 	bl	8000adc <__aeabi_dcmplt>
 800537e:	2800      	cmp	r0, #0
 8005380:	f000 80ae 	beq.w	80054e0 <_dtoa_r+0x518>
 8005384:	9b07      	ldr	r3, [sp, #28]
 8005386:	2b00      	cmp	r3, #0
 8005388:	f000 80aa 	beq.w	80054e0 <_dtoa_r+0x518>
 800538c:	9b00      	ldr	r3, [sp, #0]
 800538e:	2b00      	cmp	r3, #0
 8005390:	dd37      	ble.n	8005402 <_dtoa_r+0x43a>
 8005392:	1e7b      	subs	r3, r7, #1
 8005394:	9304      	str	r3, [sp, #16]
 8005396:	4620      	mov	r0, r4
 8005398:	4b7d      	ldr	r3, [pc, #500]	@ (8005590 <_dtoa_r+0x5c8>)
 800539a:	2200      	movs	r2, #0
 800539c:	4629      	mov	r1, r5
 800539e:	f7fb f92b 	bl	80005f8 <__aeabi_dmul>
 80053a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80053a6:	9c00      	ldr	r4, [sp, #0]
 80053a8:	3601      	adds	r6, #1
 80053aa:	4630      	mov	r0, r6
 80053ac:	f7fb f8ba 	bl	8000524 <__aeabi_i2d>
 80053b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80053b4:	f7fb f920 	bl	80005f8 <__aeabi_dmul>
 80053b8:	4b76      	ldr	r3, [pc, #472]	@ (8005594 <_dtoa_r+0x5cc>)
 80053ba:	2200      	movs	r2, #0
 80053bc:	f7fa ff66 	bl	800028c <__adddf3>
 80053c0:	4605      	mov	r5, r0
 80053c2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80053c6:	2c00      	cmp	r4, #0
 80053c8:	f040 808d 	bne.w	80054e6 <_dtoa_r+0x51e>
 80053cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053d0:	4b71      	ldr	r3, [pc, #452]	@ (8005598 <_dtoa_r+0x5d0>)
 80053d2:	2200      	movs	r2, #0
 80053d4:	f7fa ff58 	bl	8000288 <__aeabi_dsub>
 80053d8:	4602      	mov	r2, r0
 80053da:	460b      	mov	r3, r1
 80053dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80053e0:	462a      	mov	r2, r5
 80053e2:	4633      	mov	r3, r6
 80053e4:	f7fb fb98 	bl	8000b18 <__aeabi_dcmpgt>
 80053e8:	2800      	cmp	r0, #0
 80053ea:	f040 828b 	bne.w	8005904 <_dtoa_r+0x93c>
 80053ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053f2:	462a      	mov	r2, r5
 80053f4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80053f8:	f7fb fb70 	bl	8000adc <__aeabi_dcmplt>
 80053fc:	2800      	cmp	r0, #0
 80053fe:	f040 8128 	bne.w	8005652 <_dtoa_r+0x68a>
 8005402:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005406:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800540a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800540c:	2b00      	cmp	r3, #0
 800540e:	f2c0 815a 	blt.w	80056c6 <_dtoa_r+0x6fe>
 8005412:	2f0e      	cmp	r7, #14
 8005414:	f300 8157 	bgt.w	80056c6 <_dtoa_r+0x6fe>
 8005418:	4b5a      	ldr	r3, [pc, #360]	@ (8005584 <_dtoa_r+0x5bc>)
 800541a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800541e:	ed93 7b00 	vldr	d7, [r3]
 8005422:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005424:	2b00      	cmp	r3, #0
 8005426:	ed8d 7b00 	vstr	d7, [sp]
 800542a:	da03      	bge.n	8005434 <_dtoa_r+0x46c>
 800542c:	9b07      	ldr	r3, [sp, #28]
 800542e:	2b00      	cmp	r3, #0
 8005430:	f340 8101 	ble.w	8005636 <_dtoa_r+0x66e>
 8005434:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005438:	4656      	mov	r6, sl
 800543a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800543e:	4620      	mov	r0, r4
 8005440:	4629      	mov	r1, r5
 8005442:	f7fb fa03 	bl	800084c <__aeabi_ddiv>
 8005446:	f7fb fb87 	bl	8000b58 <__aeabi_d2iz>
 800544a:	4680      	mov	r8, r0
 800544c:	f7fb f86a 	bl	8000524 <__aeabi_i2d>
 8005450:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005454:	f7fb f8d0 	bl	80005f8 <__aeabi_dmul>
 8005458:	4602      	mov	r2, r0
 800545a:	460b      	mov	r3, r1
 800545c:	4620      	mov	r0, r4
 800545e:	4629      	mov	r1, r5
 8005460:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005464:	f7fa ff10 	bl	8000288 <__aeabi_dsub>
 8005468:	f806 4b01 	strb.w	r4, [r6], #1
 800546c:	9d07      	ldr	r5, [sp, #28]
 800546e:	eba6 040a 	sub.w	r4, r6, sl
 8005472:	42a5      	cmp	r5, r4
 8005474:	4602      	mov	r2, r0
 8005476:	460b      	mov	r3, r1
 8005478:	f040 8117 	bne.w	80056aa <_dtoa_r+0x6e2>
 800547c:	f7fa ff06 	bl	800028c <__adddf3>
 8005480:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005484:	4604      	mov	r4, r0
 8005486:	460d      	mov	r5, r1
 8005488:	f7fb fb46 	bl	8000b18 <__aeabi_dcmpgt>
 800548c:	2800      	cmp	r0, #0
 800548e:	f040 80f9 	bne.w	8005684 <_dtoa_r+0x6bc>
 8005492:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005496:	4620      	mov	r0, r4
 8005498:	4629      	mov	r1, r5
 800549a:	f7fb fb15 	bl	8000ac8 <__aeabi_dcmpeq>
 800549e:	b118      	cbz	r0, 80054a8 <_dtoa_r+0x4e0>
 80054a0:	f018 0f01 	tst.w	r8, #1
 80054a4:	f040 80ee 	bne.w	8005684 <_dtoa_r+0x6bc>
 80054a8:	4649      	mov	r1, r9
 80054aa:	4658      	mov	r0, fp
 80054ac:	f000 fc90 	bl	8005dd0 <_Bfree>
 80054b0:	2300      	movs	r3, #0
 80054b2:	7033      	strb	r3, [r6, #0]
 80054b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80054b6:	3701      	adds	r7, #1
 80054b8:	601f      	str	r7, [r3, #0]
 80054ba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80054bc:	2b00      	cmp	r3, #0
 80054be:	f000 831d 	beq.w	8005afc <_dtoa_r+0xb34>
 80054c2:	601e      	str	r6, [r3, #0]
 80054c4:	e31a      	b.n	8005afc <_dtoa_r+0xb34>
 80054c6:	07e2      	lsls	r2, r4, #31
 80054c8:	d505      	bpl.n	80054d6 <_dtoa_r+0x50e>
 80054ca:	e9d5 2300 	ldrd	r2, r3, [r5]
 80054ce:	f7fb f893 	bl	80005f8 <__aeabi_dmul>
 80054d2:	3601      	adds	r6, #1
 80054d4:	2301      	movs	r3, #1
 80054d6:	1064      	asrs	r4, r4, #1
 80054d8:	3508      	adds	r5, #8
 80054da:	e73f      	b.n	800535c <_dtoa_r+0x394>
 80054dc:	2602      	movs	r6, #2
 80054de:	e742      	b.n	8005366 <_dtoa_r+0x39e>
 80054e0:	9c07      	ldr	r4, [sp, #28]
 80054e2:	9704      	str	r7, [sp, #16]
 80054e4:	e761      	b.n	80053aa <_dtoa_r+0x3e2>
 80054e6:	4b27      	ldr	r3, [pc, #156]	@ (8005584 <_dtoa_r+0x5bc>)
 80054e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80054ea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80054ee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80054f2:	4454      	add	r4, sl
 80054f4:	2900      	cmp	r1, #0
 80054f6:	d053      	beq.n	80055a0 <_dtoa_r+0x5d8>
 80054f8:	4928      	ldr	r1, [pc, #160]	@ (800559c <_dtoa_r+0x5d4>)
 80054fa:	2000      	movs	r0, #0
 80054fc:	f7fb f9a6 	bl	800084c <__aeabi_ddiv>
 8005500:	4633      	mov	r3, r6
 8005502:	462a      	mov	r2, r5
 8005504:	f7fa fec0 	bl	8000288 <__aeabi_dsub>
 8005508:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800550c:	4656      	mov	r6, sl
 800550e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005512:	f7fb fb21 	bl	8000b58 <__aeabi_d2iz>
 8005516:	4605      	mov	r5, r0
 8005518:	f7fb f804 	bl	8000524 <__aeabi_i2d>
 800551c:	4602      	mov	r2, r0
 800551e:	460b      	mov	r3, r1
 8005520:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005524:	f7fa feb0 	bl	8000288 <__aeabi_dsub>
 8005528:	3530      	adds	r5, #48	@ 0x30
 800552a:	4602      	mov	r2, r0
 800552c:	460b      	mov	r3, r1
 800552e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005532:	f806 5b01 	strb.w	r5, [r6], #1
 8005536:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800553a:	f7fb facf 	bl	8000adc <__aeabi_dcmplt>
 800553e:	2800      	cmp	r0, #0
 8005540:	d171      	bne.n	8005626 <_dtoa_r+0x65e>
 8005542:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005546:	4911      	ldr	r1, [pc, #68]	@ (800558c <_dtoa_r+0x5c4>)
 8005548:	2000      	movs	r0, #0
 800554a:	f7fa fe9d 	bl	8000288 <__aeabi_dsub>
 800554e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005552:	f7fb fac3 	bl	8000adc <__aeabi_dcmplt>
 8005556:	2800      	cmp	r0, #0
 8005558:	f040 8095 	bne.w	8005686 <_dtoa_r+0x6be>
 800555c:	42a6      	cmp	r6, r4
 800555e:	f43f af50 	beq.w	8005402 <_dtoa_r+0x43a>
 8005562:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005566:	4b0a      	ldr	r3, [pc, #40]	@ (8005590 <_dtoa_r+0x5c8>)
 8005568:	2200      	movs	r2, #0
 800556a:	f7fb f845 	bl	80005f8 <__aeabi_dmul>
 800556e:	4b08      	ldr	r3, [pc, #32]	@ (8005590 <_dtoa_r+0x5c8>)
 8005570:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005574:	2200      	movs	r2, #0
 8005576:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800557a:	f7fb f83d 	bl	80005f8 <__aeabi_dmul>
 800557e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005582:	e7c4      	b.n	800550e <_dtoa_r+0x546>
 8005584:	08007140 	.word	0x08007140
 8005588:	08007118 	.word	0x08007118
 800558c:	3ff00000 	.word	0x3ff00000
 8005590:	40240000 	.word	0x40240000
 8005594:	401c0000 	.word	0x401c0000
 8005598:	40140000 	.word	0x40140000
 800559c:	3fe00000 	.word	0x3fe00000
 80055a0:	4631      	mov	r1, r6
 80055a2:	4628      	mov	r0, r5
 80055a4:	f7fb f828 	bl	80005f8 <__aeabi_dmul>
 80055a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80055ac:	9415      	str	r4, [sp, #84]	@ 0x54
 80055ae:	4656      	mov	r6, sl
 80055b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055b4:	f7fb fad0 	bl	8000b58 <__aeabi_d2iz>
 80055b8:	4605      	mov	r5, r0
 80055ba:	f7fa ffb3 	bl	8000524 <__aeabi_i2d>
 80055be:	4602      	mov	r2, r0
 80055c0:	460b      	mov	r3, r1
 80055c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055c6:	f7fa fe5f 	bl	8000288 <__aeabi_dsub>
 80055ca:	3530      	adds	r5, #48	@ 0x30
 80055cc:	f806 5b01 	strb.w	r5, [r6], #1
 80055d0:	4602      	mov	r2, r0
 80055d2:	460b      	mov	r3, r1
 80055d4:	42a6      	cmp	r6, r4
 80055d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80055da:	f04f 0200 	mov.w	r2, #0
 80055de:	d124      	bne.n	800562a <_dtoa_r+0x662>
 80055e0:	4bac      	ldr	r3, [pc, #688]	@ (8005894 <_dtoa_r+0x8cc>)
 80055e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80055e6:	f7fa fe51 	bl	800028c <__adddf3>
 80055ea:	4602      	mov	r2, r0
 80055ec:	460b      	mov	r3, r1
 80055ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055f2:	f7fb fa91 	bl	8000b18 <__aeabi_dcmpgt>
 80055f6:	2800      	cmp	r0, #0
 80055f8:	d145      	bne.n	8005686 <_dtoa_r+0x6be>
 80055fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80055fe:	49a5      	ldr	r1, [pc, #660]	@ (8005894 <_dtoa_r+0x8cc>)
 8005600:	2000      	movs	r0, #0
 8005602:	f7fa fe41 	bl	8000288 <__aeabi_dsub>
 8005606:	4602      	mov	r2, r0
 8005608:	460b      	mov	r3, r1
 800560a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800560e:	f7fb fa65 	bl	8000adc <__aeabi_dcmplt>
 8005612:	2800      	cmp	r0, #0
 8005614:	f43f aef5 	beq.w	8005402 <_dtoa_r+0x43a>
 8005618:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800561a:	1e73      	subs	r3, r6, #1
 800561c:	9315      	str	r3, [sp, #84]	@ 0x54
 800561e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005622:	2b30      	cmp	r3, #48	@ 0x30
 8005624:	d0f8      	beq.n	8005618 <_dtoa_r+0x650>
 8005626:	9f04      	ldr	r7, [sp, #16]
 8005628:	e73e      	b.n	80054a8 <_dtoa_r+0x4e0>
 800562a:	4b9b      	ldr	r3, [pc, #620]	@ (8005898 <_dtoa_r+0x8d0>)
 800562c:	f7fa ffe4 	bl	80005f8 <__aeabi_dmul>
 8005630:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005634:	e7bc      	b.n	80055b0 <_dtoa_r+0x5e8>
 8005636:	d10c      	bne.n	8005652 <_dtoa_r+0x68a>
 8005638:	4b98      	ldr	r3, [pc, #608]	@ (800589c <_dtoa_r+0x8d4>)
 800563a:	2200      	movs	r2, #0
 800563c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005640:	f7fa ffda 	bl	80005f8 <__aeabi_dmul>
 8005644:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005648:	f7fb fa5c 	bl	8000b04 <__aeabi_dcmpge>
 800564c:	2800      	cmp	r0, #0
 800564e:	f000 8157 	beq.w	8005900 <_dtoa_r+0x938>
 8005652:	2400      	movs	r4, #0
 8005654:	4625      	mov	r5, r4
 8005656:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005658:	43db      	mvns	r3, r3
 800565a:	9304      	str	r3, [sp, #16]
 800565c:	4656      	mov	r6, sl
 800565e:	2700      	movs	r7, #0
 8005660:	4621      	mov	r1, r4
 8005662:	4658      	mov	r0, fp
 8005664:	f000 fbb4 	bl	8005dd0 <_Bfree>
 8005668:	2d00      	cmp	r5, #0
 800566a:	d0dc      	beq.n	8005626 <_dtoa_r+0x65e>
 800566c:	b12f      	cbz	r7, 800567a <_dtoa_r+0x6b2>
 800566e:	42af      	cmp	r7, r5
 8005670:	d003      	beq.n	800567a <_dtoa_r+0x6b2>
 8005672:	4639      	mov	r1, r7
 8005674:	4658      	mov	r0, fp
 8005676:	f000 fbab 	bl	8005dd0 <_Bfree>
 800567a:	4629      	mov	r1, r5
 800567c:	4658      	mov	r0, fp
 800567e:	f000 fba7 	bl	8005dd0 <_Bfree>
 8005682:	e7d0      	b.n	8005626 <_dtoa_r+0x65e>
 8005684:	9704      	str	r7, [sp, #16]
 8005686:	4633      	mov	r3, r6
 8005688:	461e      	mov	r6, r3
 800568a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800568e:	2a39      	cmp	r2, #57	@ 0x39
 8005690:	d107      	bne.n	80056a2 <_dtoa_r+0x6da>
 8005692:	459a      	cmp	sl, r3
 8005694:	d1f8      	bne.n	8005688 <_dtoa_r+0x6c0>
 8005696:	9a04      	ldr	r2, [sp, #16]
 8005698:	3201      	adds	r2, #1
 800569a:	9204      	str	r2, [sp, #16]
 800569c:	2230      	movs	r2, #48	@ 0x30
 800569e:	f88a 2000 	strb.w	r2, [sl]
 80056a2:	781a      	ldrb	r2, [r3, #0]
 80056a4:	3201      	adds	r2, #1
 80056a6:	701a      	strb	r2, [r3, #0]
 80056a8:	e7bd      	b.n	8005626 <_dtoa_r+0x65e>
 80056aa:	4b7b      	ldr	r3, [pc, #492]	@ (8005898 <_dtoa_r+0x8d0>)
 80056ac:	2200      	movs	r2, #0
 80056ae:	f7fa ffa3 	bl	80005f8 <__aeabi_dmul>
 80056b2:	2200      	movs	r2, #0
 80056b4:	2300      	movs	r3, #0
 80056b6:	4604      	mov	r4, r0
 80056b8:	460d      	mov	r5, r1
 80056ba:	f7fb fa05 	bl	8000ac8 <__aeabi_dcmpeq>
 80056be:	2800      	cmp	r0, #0
 80056c0:	f43f aebb 	beq.w	800543a <_dtoa_r+0x472>
 80056c4:	e6f0      	b.n	80054a8 <_dtoa_r+0x4e0>
 80056c6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80056c8:	2a00      	cmp	r2, #0
 80056ca:	f000 80db 	beq.w	8005884 <_dtoa_r+0x8bc>
 80056ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80056d0:	2a01      	cmp	r2, #1
 80056d2:	f300 80bf 	bgt.w	8005854 <_dtoa_r+0x88c>
 80056d6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80056d8:	2a00      	cmp	r2, #0
 80056da:	f000 80b7 	beq.w	800584c <_dtoa_r+0x884>
 80056de:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80056e2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80056e4:	4646      	mov	r6, r8
 80056e6:	9a08      	ldr	r2, [sp, #32]
 80056e8:	2101      	movs	r1, #1
 80056ea:	441a      	add	r2, r3
 80056ec:	4658      	mov	r0, fp
 80056ee:	4498      	add	r8, r3
 80056f0:	9208      	str	r2, [sp, #32]
 80056f2:	f000 fc21 	bl	8005f38 <__i2b>
 80056f6:	4605      	mov	r5, r0
 80056f8:	b15e      	cbz	r6, 8005712 <_dtoa_r+0x74a>
 80056fa:	9b08      	ldr	r3, [sp, #32]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	dd08      	ble.n	8005712 <_dtoa_r+0x74a>
 8005700:	42b3      	cmp	r3, r6
 8005702:	9a08      	ldr	r2, [sp, #32]
 8005704:	bfa8      	it	ge
 8005706:	4633      	movge	r3, r6
 8005708:	eba8 0803 	sub.w	r8, r8, r3
 800570c:	1af6      	subs	r6, r6, r3
 800570e:	1ad3      	subs	r3, r2, r3
 8005710:	9308      	str	r3, [sp, #32]
 8005712:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005714:	b1f3      	cbz	r3, 8005754 <_dtoa_r+0x78c>
 8005716:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005718:	2b00      	cmp	r3, #0
 800571a:	f000 80b7 	beq.w	800588c <_dtoa_r+0x8c4>
 800571e:	b18c      	cbz	r4, 8005744 <_dtoa_r+0x77c>
 8005720:	4629      	mov	r1, r5
 8005722:	4622      	mov	r2, r4
 8005724:	4658      	mov	r0, fp
 8005726:	f000 fcc7 	bl	80060b8 <__pow5mult>
 800572a:	464a      	mov	r2, r9
 800572c:	4601      	mov	r1, r0
 800572e:	4605      	mov	r5, r0
 8005730:	4658      	mov	r0, fp
 8005732:	f000 fc17 	bl	8005f64 <__multiply>
 8005736:	4649      	mov	r1, r9
 8005738:	9004      	str	r0, [sp, #16]
 800573a:	4658      	mov	r0, fp
 800573c:	f000 fb48 	bl	8005dd0 <_Bfree>
 8005740:	9b04      	ldr	r3, [sp, #16]
 8005742:	4699      	mov	r9, r3
 8005744:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005746:	1b1a      	subs	r2, r3, r4
 8005748:	d004      	beq.n	8005754 <_dtoa_r+0x78c>
 800574a:	4649      	mov	r1, r9
 800574c:	4658      	mov	r0, fp
 800574e:	f000 fcb3 	bl	80060b8 <__pow5mult>
 8005752:	4681      	mov	r9, r0
 8005754:	2101      	movs	r1, #1
 8005756:	4658      	mov	r0, fp
 8005758:	f000 fbee 	bl	8005f38 <__i2b>
 800575c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800575e:	4604      	mov	r4, r0
 8005760:	2b00      	cmp	r3, #0
 8005762:	f000 81cf 	beq.w	8005b04 <_dtoa_r+0xb3c>
 8005766:	461a      	mov	r2, r3
 8005768:	4601      	mov	r1, r0
 800576a:	4658      	mov	r0, fp
 800576c:	f000 fca4 	bl	80060b8 <__pow5mult>
 8005770:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005772:	2b01      	cmp	r3, #1
 8005774:	4604      	mov	r4, r0
 8005776:	f300 8095 	bgt.w	80058a4 <_dtoa_r+0x8dc>
 800577a:	9b02      	ldr	r3, [sp, #8]
 800577c:	2b00      	cmp	r3, #0
 800577e:	f040 8087 	bne.w	8005890 <_dtoa_r+0x8c8>
 8005782:	9b03      	ldr	r3, [sp, #12]
 8005784:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005788:	2b00      	cmp	r3, #0
 800578a:	f040 8089 	bne.w	80058a0 <_dtoa_r+0x8d8>
 800578e:	9b03      	ldr	r3, [sp, #12]
 8005790:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005794:	0d1b      	lsrs	r3, r3, #20
 8005796:	051b      	lsls	r3, r3, #20
 8005798:	b12b      	cbz	r3, 80057a6 <_dtoa_r+0x7de>
 800579a:	9b08      	ldr	r3, [sp, #32]
 800579c:	3301      	adds	r3, #1
 800579e:	9308      	str	r3, [sp, #32]
 80057a0:	f108 0801 	add.w	r8, r8, #1
 80057a4:	2301      	movs	r3, #1
 80057a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80057a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	f000 81b0 	beq.w	8005b10 <_dtoa_r+0xb48>
 80057b0:	6923      	ldr	r3, [r4, #16]
 80057b2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80057b6:	6918      	ldr	r0, [r3, #16]
 80057b8:	f000 fb72 	bl	8005ea0 <__hi0bits>
 80057bc:	f1c0 0020 	rsb	r0, r0, #32
 80057c0:	9b08      	ldr	r3, [sp, #32]
 80057c2:	4418      	add	r0, r3
 80057c4:	f010 001f 	ands.w	r0, r0, #31
 80057c8:	d077      	beq.n	80058ba <_dtoa_r+0x8f2>
 80057ca:	f1c0 0320 	rsb	r3, r0, #32
 80057ce:	2b04      	cmp	r3, #4
 80057d0:	dd6b      	ble.n	80058aa <_dtoa_r+0x8e2>
 80057d2:	9b08      	ldr	r3, [sp, #32]
 80057d4:	f1c0 001c 	rsb	r0, r0, #28
 80057d8:	4403      	add	r3, r0
 80057da:	4480      	add	r8, r0
 80057dc:	4406      	add	r6, r0
 80057de:	9308      	str	r3, [sp, #32]
 80057e0:	f1b8 0f00 	cmp.w	r8, #0
 80057e4:	dd05      	ble.n	80057f2 <_dtoa_r+0x82a>
 80057e6:	4649      	mov	r1, r9
 80057e8:	4642      	mov	r2, r8
 80057ea:	4658      	mov	r0, fp
 80057ec:	f000 fcbe 	bl	800616c <__lshift>
 80057f0:	4681      	mov	r9, r0
 80057f2:	9b08      	ldr	r3, [sp, #32]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	dd05      	ble.n	8005804 <_dtoa_r+0x83c>
 80057f8:	4621      	mov	r1, r4
 80057fa:	461a      	mov	r2, r3
 80057fc:	4658      	mov	r0, fp
 80057fe:	f000 fcb5 	bl	800616c <__lshift>
 8005802:	4604      	mov	r4, r0
 8005804:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005806:	2b00      	cmp	r3, #0
 8005808:	d059      	beq.n	80058be <_dtoa_r+0x8f6>
 800580a:	4621      	mov	r1, r4
 800580c:	4648      	mov	r0, r9
 800580e:	f000 fd19 	bl	8006244 <__mcmp>
 8005812:	2800      	cmp	r0, #0
 8005814:	da53      	bge.n	80058be <_dtoa_r+0x8f6>
 8005816:	1e7b      	subs	r3, r7, #1
 8005818:	9304      	str	r3, [sp, #16]
 800581a:	4649      	mov	r1, r9
 800581c:	2300      	movs	r3, #0
 800581e:	220a      	movs	r2, #10
 8005820:	4658      	mov	r0, fp
 8005822:	f000 faf7 	bl	8005e14 <__multadd>
 8005826:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005828:	4681      	mov	r9, r0
 800582a:	2b00      	cmp	r3, #0
 800582c:	f000 8172 	beq.w	8005b14 <_dtoa_r+0xb4c>
 8005830:	2300      	movs	r3, #0
 8005832:	4629      	mov	r1, r5
 8005834:	220a      	movs	r2, #10
 8005836:	4658      	mov	r0, fp
 8005838:	f000 faec 	bl	8005e14 <__multadd>
 800583c:	9b00      	ldr	r3, [sp, #0]
 800583e:	2b00      	cmp	r3, #0
 8005840:	4605      	mov	r5, r0
 8005842:	dc67      	bgt.n	8005914 <_dtoa_r+0x94c>
 8005844:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005846:	2b02      	cmp	r3, #2
 8005848:	dc41      	bgt.n	80058ce <_dtoa_r+0x906>
 800584a:	e063      	b.n	8005914 <_dtoa_r+0x94c>
 800584c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800584e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005852:	e746      	b.n	80056e2 <_dtoa_r+0x71a>
 8005854:	9b07      	ldr	r3, [sp, #28]
 8005856:	1e5c      	subs	r4, r3, #1
 8005858:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800585a:	42a3      	cmp	r3, r4
 800585c:	bfbf      	itttt	lt
 800585e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005860:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005862:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005864:	1ae3      	sublt	r3, r4, r3
 8005866:	bfb4      	ite	lt
 8005868:	18d2      	addlt	r2, r2, r3
 800586a:	1b1c      	subge	r4, r3, r4
 800586c:	9b07      	ldr	r3, [sp, #28]
 800586e:	bfbc      	itt	lt
 8005870:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005872:	2400      	movlt	r4, #0
 8005874:	2b00      	cmp	r3, #0
 8005876:	bfb5      	itete	lt
 8005878:	eba8 0603 	sublt.w	r6, r8, r3
 800587c:	9b07      	ldrge	r3, [sp, #28]
 800587e:	2300      	movlt	r3, #0
 8005880:	4646      	movge	r6, r8
 8005882:	e730      	b.n	80056e6 <_dtoa_r+0x71e>
 8005884:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005886:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005888:	4646      	mov	r6, r8
 800588a:	e735      	b.n	80056f8 <_dtoa_r+0x730>
 800588c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800588e:	e75c      	b.n	800574a <_dtoa_r+0x782>
 8005890:	2300      	movs	r3, #0
 8005892:	e788      	b.n	80057a6 <_dtoa_r+0x7de>
 8005894:	3fe00000 	.word	0x3fe00000
 8005898:	40240000 	.word	0x40240000
 800589c:	40140000 	.word	0x40140000
 80058a0:	9b02      	ldr	r3, [sp, #8]
 80058a2:	e780      	b.n	80057a6 <_dtoa_r+0x7de>
 80058a4:	2300      	movs	r3, #0
 80058a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80058a8:	e782      	b.n	80057b0 <_dtoa_r+0x7e8>
 80058aa:	d099      	beq.n	80057e0 <_dtoa_r+0x818>
 80058ac:	9a08      	ldr	r2, [sp, #32]
 80058ae:	331c      	adds	r3, #28
 80058b0:	441a      	add	r2, r3
 80058b2:	4498      	add	r8, r3
 80058b4:	441e      	add	r6, r3
 80058b6:	9208      	str	r2, [sp, #32]
 80058b8:	e792      	b.n	80057e0 <_dtoa_r+0x818>
 80058ba:	4603      	mov	r3, r0
 80058bc:	e7f6      	b.n	80058ac <_dtoa_r+0x8e4>
 80058be:	9b07      	ldr	r3, [sp, #28]
 80058c0:	9704      	str	r7, [sp, #16]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	dc20      	bgt.n	8005908 <_dtoa_r+0x940>
 80058c6:	9300      	str	r3, [sp, #0]
 80058c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058ca:	2b02      	cmp	r3, #2
 80058cc:	dd1e      	ble.n	800590c <_dtoa_r+0x944>
 80058ce:	9b00      	ldr	r3, [sp, #0]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	f47f aec0 	bne.w	8005656 <_dtoa_r+0x68e>
 80058d6:	4621      	mov	r1, r4
 80058d8:	2205      	movs	r2, #5
 80058da:	4658      	mov	r0, fp
 80058dc:	f000 fa9a 	bl	8005e14 <__multadd>
 80058e0:	4601      	mov	r1, r0
 80058e2:	4604      	mov	r4, r0
 80058e4:	4648      	mov	r0, r9
 80058e6:	f000 fcad 	bl	8006244 <__mcmp>
 80058ea:	2800      	cmp	r0, #0
 80058ec:	f77f aeb3 	ble.w	8005656 <_dtoa_r+0x68e>
 80058f0:	4656      	mov	r6, sl
 80058f2:	2331      	movs	r3, #49	@ 0x31
 80058f4:	f806 3b01 	strb.w	r3, [r6], #1
 80058f8:	9b04      	ldr	r3, [sp, #16]
 80058fa:	3301      	adds	r3, #1
 80058fc:	9304      	str	r3, [sp, #16]
 80058fe:	e6ae      	b.n	800565e <_dtoa_r+0x696>
 8005900:	9c07      	ldr	r4, [sp, #28]
 8005902:	9704      	str	r7, [sp, #16]
 8005904:	4625      	mov	r5, r4
 8005906:	e7f3      	b.n	80058f0 <_dtoa_r+0x928>
 8005908:	9b07      	ldr	r3, [sp, #28]
 800590a:	9300      	str	r3, [sp, #0]
 800590c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800590e:	2b00      	cmp	r3, #0
 8005910:	f000 8104 	beq.w	8005b1c <_dtoa_r+0xb54>
 8005914:	2e00      	cmp	r6, #0
 8005916:	dd05      	ble.n	8005924 <_dtoa_r+0x95c>
 8005918:	4629      	mov	r1, r5
 800591a:	4632      	mov	r2, r6
 800591c:	4658      	mov	r0, fp
 800591e:	f000 fc25 	bl	800616c <__lshift>
 8005922:	4605      	mov	r5, r0
 8005924:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005926:	2b00      	cmp	r3, #0
 8005928:	d05a      	beq.n	80059e0 <_dtoa_r+0xa18>
 800592a:	6869      	ldr	r1, [r5, #4]
 800592c:	4658      	mov	r0, fp
 800592e:	f000 fa0f 	bl	8005d50 <_Balloc>
 8005932:	4606      	mov	r6, r0
 8005934:	b928      	cbnz	r0, 8005942 <_dtoa_r+0x97a>
 8005936:	4b84      	ldr	r3, [pc, #528]	@ (8005b48 <_dtoa_r+0xb80>)
 8005938:	4602      	mov	r2, r0
 800593a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800593e:	f7ff bb5a 	b.w	8004ff6 <_dtoa_r+0x2e>
 8005942:	692a      	ldr	r2, [r5, #16]
 8005944:	3202      	adds	r2, #2
 8005946:	0092      	lsls	r2, r2, #2
 8005948:	f105 010c 	add.w	r1, r5, #12
 800594c:	300c      	adds	r0, #12
 800594e:	f000 ffaf 	bl	80068b0 <memcpy>
 8005952:	2201      	movs	r2, #1
 8005954:	4631      	mov	r1, r6
 8005956:	4658      	mov	r0, fp
 8005958:	f000 fc08 	bl	800616c <__lshift>
 800595c:	f10a 0301 	add.w	r3, sl, #1
 8005960:	9307      	str	r3, [sp, #28]
 8005962:	9b00      	ldr	r3, [sp, #0]
 8005964:	4453      	add	r3, sl
 8005966:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005968:	9b02      	ldr	r3, [sp, #8]
 800596a:	f003 0301 	and.w	r3, r3, #1
 800596e:	462f      	mov	r7, r5
 8005970:	930a      	str	r3, [sp, #40]	@ 0x28
 8005972:	4605      	mov	r5, r0
 8005974:	9b07      	ldr	r3, [sp, #28]
 8005976:	4621      	mov	r1, r4
 8005978:	3b01      	subs	r3, #1
 800597a:	4648      	mov	r0, r9
 800597c:	9300      	str	r3, [sp, #0]
 800597e:	f7ff fa9a 	bl	8004eb6 <quorem>
 8005982:	4639      	mov	r1, r7
 8005984:	9002      	str	r0, [sp, #8]
 8005986:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800598a:	4648      	mov	r0, r9
 800598c:	f000 fc5a 	bl	8006244 <__mcmp>
 8005990:	462a      	mov	r2, r5
 8005992:	9008      	str	r0, [sp, #32]
 8005994:	4621      	mov	r1, r4
 8005996:	4658      	mov	r0, fp
 8005998:	f000 fc70 	bl	800627c <__mdiff>
 800599c:	68c2      	ldr	r2, [r0, #12]
 800599e:	4606      	mov	r6, r0
 80059a0:	bb02      	cbnz	r2, 80059e4 <_dtoa_r+0xa1c>
 80059a2:	4601      	mov	r1, r0
 80059a4:	4648      	mov	r0, r9
 80059a6:	f000 fc4d 	bl	8006244 <__mcmp>
 80059aa:	4602      	mov	r2, r0
 80059ac:	4631      	mov	r1, r6
 80059ae:	4658      	mov	r0, fp
 80059b0:	920e      	str	r2, [sp, #56]	@ 0x38
 80059b2:	f000 fa0d 	bl	8005dd0 <_Bfree>
 80059b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80059ba:	9e07      	ldr	r6, [sp, #28]
 80059bc:	ea43 0102 	orr.w	r1, r3, r2
 80059c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80059c2:	4319      	orrs	r1, r3
 80059c4:	d110      	bne.n	80059e8 <_dtoa_r+0xa20>
 80059c6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80059ca:	d029      	beq.n	8005a20 <_dtoa_r+0xa58>
 80059cc:	9b08      	ldr	r3, [sp, #32]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	dd02      	ble.n	80059d8 <_dtoa_r+0xa10>
 80059d2:	9b02      	ldr	r3, [sp, #8]
 80059d4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80059d8:	9b00      	ldr	r3, [sp, #0]
 80059da:	f883 8000 	strb.w	r8, [r3]
 80059de:	e63f      	b.n	8005660 <_dtoa_r+0x698>
 80059e0:	4628      	mov	r0, r5
 80059e2:	e7bb      	b.n	800595c <_dtoa_r+0x994>
 80059e4:	2201      	movs	r2, #1
 80059e6:	e7e1      	b.n	80059ac <_dtoa_r+0x9e4>
 80059e8:	9b08      	ldr	r3, [sp, #32]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	db04      	blt.n	80059f8 <_dtoa_r+0xa30>
 80059ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80059f0:	430b      	orrs	r3, r1
 80059f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80059f4:	430b      	orrs	r3, r1
 80059f6:	d120      	bne.n	8005a3a <_dtoa_r+0xa72>
 80059f8:	2a00      	cmp	r2, #0
 80059fa:	dded      	ble.n	80059d8 <_dtoa_r+0xa10>
 80059fc:	4649      	mov	r1, r9
 80059fe:	2201      	movs	r2, #1
 8005a00:	4658      	mov	r0, fp
 8005a02:	f000 fbb3 	bl	800616c <__lshift>
 8005a06:	4621      	mov	r1, r4
 8005a08:	4681      	mov	r9, r0
 8005a0a:	f000 fc1b 	bl	8006244 <__mcmp>
 8005a0e:	2800      	cmp	r0, #0
 8005a10:	dc03      	bgt.n	8005a1a <_dtoa_r+0xa52>
 8005a12:	d1e1      	bne.n	80059d8 <_dtoa_r+0xa10>
 8005a14:	f018 0f01 	tst.w	r8, #1
 8005a18:	d0de      	beq.n	80059d8 <_dtoa_r+0xa10>
 8005a1a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005a1e:	d1d8      	bne.n	80059d2 <_dtoa_r+0xa0a>
 8005a20:	9a00      	ldr	r2, [sp, #0]
 8005a22:	2339      	movs	r3, #57	@ 0x39
 8005a24:	7013      	strb	r3, [r2, #0]
 8005a26:	4633      	mov	r3, r6
 8005a28:	461e      	mov	r6, r3
 8005a2a:	3b01      	subs	r3, #1
 8005a2c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005a30:	2a39      	cmp	r2, #57	@ 0x39
 8005a32:	d052      	beq.n	8005ada <_dtoa_r+0xb12>
 8005a34:	3201      	adds	r2, #1
 8005a36:	701a      	strb	r2, [r3, #0]
 8005a38:	e612      	b.n	8005660 <_dtoa_r+0x698>
 8005a3a:	2a00      	cmp	r2, #0
 8005a3c:	dd07      	ble.n	8005a4e <_dtoa_r+0xa86>
 8005a3e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005a42:	d0ed      	beq.n	8005a20 <_dtoa_r+0xa58>
 8005a44:	9a00      	ldr	r2, [sp, #0]
 8005a46:	f108 0301 	add.w	r3, r8, #1
 8005a4a:	7013      	strb	r3, [r2, #0]
 8005a4c:	e608      	b.n	8005660 <_dtoa_r+0x698>
 8005a4e:	9b07      	ldr	r3, [sp, #28]
 8005a50:	9a07      	ldr	r2, [sp, #28]
 8005a52:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005a56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d028      	beq.n	8005aae <_dtoa_r+0xae6>
 8005a5c:	4649      	mov	r1, r9
 8005a5e:	2300      	movs	r3, #0
 8005a60:	220a      	movs	r2, #10
 8005a62:	4658      	mov	r0, fp
 8005a64:	f000 f9d6 	bl	8005e14 <__multadd>
 8005a68:	42af      	cmp	r7, r5
 8005a6a:	4681      	mov	r9, r0
 8005a6c:	f04f 0300 	mov.w	r3, #0
 8005a70:	f04f 020a 	mov.w	r2, #10
 8005a74:	4639      	mov	r1, r7
 8005a76:	4658      	mov	r0, fp
 8005a78:	d107      	bne.n	8005a8a <_dtoa_r+0xac2>
 8005a7a:	f000 f9cb 	bl	8005e14 <__multadd>
 8005a7e:	4607      	mov	r7, r0
 8005a80:	4605      	mov	r5, r0
 8005a82:	9b07      	ldr	r3, [sp, #28]
 8005a84:	3301      	adds	r3, #1
 8005a86:	9307      	str	r3, [sp, #28]
 8005a88:	e774      	b.n	8005974 <_dtoa_r+0x9ac>
 8005a8a:	f000 f9c3 	bl	8005e14 <__multadd>
 8005a8e:	4629      	mov	r1, r5
 8005a90:	4607      	mov	r7, r0
 8005a92:	2300      	movs	r3, #0
 8005a94:	220a      	movs	r2, #10
 8005a96:	4658      	mov	r0, fp
 8005a98:	f000 f9bc 	bl	8005e14 <__multadd>
 8005a9c:	4605      	mov	r5, r0
 8005a9e:	e7f0      	b.n	8005a82 <_dtoa_r+0xaba>
 8005aa0:	9b00      	ldr	r3, [sp, #0]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	bfcc      	ite	gt
 8005aa6:	461e      	movgt	r6, r3
 8005aa8:	2601      	movle	r6, #1
 8005aaa:	4456      	add	r6, sl
 8005aac:	2700      	movs	r7, #0
 8005aae:	4649      	mov	r1, r9
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	4658      	mov	r0, fp
 8005ab4:	f000 fb5a 	bl	800616c <__lshift>
 8005ab8:	4621      	mov	r1, r4
 8005aba:	4681      	mov	r9, r0
 8005abc:	f000 fbc2 	bl	8006244 <__mcmp>
 8005ac0:	2800      	cmp	r0, #0
 8005ac2:	dcb0      	bgt.n	8005a26 <_dtoa_r+0xa5e>
 8005ac4:	d102      	bne.n	8005acc <_dtoa_r+0xb04>
 8005ac6:	f018 0f01 	tst.w	r8, #1
 8005aca:	d1ac      	bne.n	8005a26 <_dtoa_r+0xa5e>
 8005acc:	4633      	mov	r3, r6
 8005ace:	461e      	mov	r6, r3
 8005ad0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ad4:	2a30      	cmp	r2, #48	@ 0x30
 8005ad6:	d0fa      	beq.n	8005ace <_dtoa_r+0xb06>
 8005ad8:	e5c2      	b.n	8005660 <_dtoa_r+0x698>
 8005ada:	459a      	cmp	sl, r3
 8005adc:	d1a4      	bne.n	8005a28 <_dtoa_r+0xa60>
 8005ade:	9b04      	ldr	r3, [sp, #16]
 8005ae0:	3301      	adds	r3, #1
 8005ae2:	9304      	str	r3, [sp, #16]
 8005ae4:	2331      	movs	r3, #49	@ 0x31
 8005ae6:	f88a 3000 	strb.w	r3, [sl]
 8005aea:	e5b9      	b.n	8005660 <_dtoa_r+0x698>
 8005aec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005aee:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005b4c <_dtoa_r+0xb84>
 8005af2:	b11b      	cbz	r3, 8005afc <_dtoa_r+0xb34>
 8005af4:	f10a 0308 	add.w	r3, sl, #8
 8005af8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005afa:	6013      	str	r3, [r2, #0]
 8005afc:	4650      	mov	r0, sl
 8005afe:	b019      	add	sp, #100	@ 0x64
 8005b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	f77f ae37 	ble.w	800577a <_dtoa_r+0x7b2>
 8005b0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b10:	2001      	movs	r0, #1
 8005b12:	e655      	b.n	80057c0 <_dtoa_r+0x7f8>
 8005b14:	9b00      	ldr	r3, [sp, #0]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	f77f aed6 	ble.w	80058c8 <_dtoa_r+0x900>
 8005b1c:	4656      	mov	r6, sl
 8005b1e:	4621      	mov	r1, r4
 8005b20:	4648      	mov	r0, r9
 8005b22:	f7ff f9c8 	bl	8004eb6 <quorem>
 8005b26:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005b2a:	f806 8b01 	strb.w	r8, [r6], #1
 8005b2e:	9b00      	ldr	r3, [sp, #0]
 8005b30:	eba6 020a 	sub.w	r2, r6, sl
 8005b34:	4293      	cmp	r3, r2
 8005b36:	ddb3      	ble.n	8005aa0 <_dtoa_r+0xad8>
 8005b38:	4649      	mov	r1, r9
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	220a      	movs	r2, #10
 8005b3e:	4658      	mov	r0, fp
 8005b40:	f000 f968 	bl	8005e14 <__multadd>
 8005b44:	4681      	mov	r9, r0
 8005b46:	e7ea      	b.n	8005b1e <_dtoa_r+0xb56>
 8005b48:	080070a0 	.word	0x080070a0
 8005b4c:	08007024 	.word	0x08007024

08005b50 <_free_r>:
 8005b50:	b538      	push	{r3, r4, r5, lr}
 8005b52:	4605      	mov	r5, r0
 8005b54:	2900      	cmp	r1, #0
 8005b56:	d041      	beq.n	8005bdc <_free_r+0x8c>
 8005b58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b5c:	1f0c      	subs	r4, r1, #4
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	bfb8      	it	lt
 8005b62:	18e4      	addlt	r4, r4, r3
 8005b64:	f000 f8e8 	bl	8005d38 <__malloc_lock>
 8005b68:	4a1d      	ldr	r2, [pc, #116]	@ (8005be0 <_free_r+0x90>)
 8005b6a:	6813      	ldr	r3, [r2, #0]
 8005b6c:	b933      	cbnz	r3, 8005b7c <_free_r+0x2c>
 8005b6e:	6063      	str	r3, [r4, #4]
 8005b70:	6014      	str	r4, [r2, #0]
 8005b72:	4628      	mov	r0, r5
 8005b74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b78:	f000 b8e4 	b.w	8005d44 <__malloc_unlock>
 8005b7c:	42a3      	cmp	r3, r4
 8005b7e:	d908      	bls.n	8005b92 <_free_r+0x42>
 8005b80:	6820      	ldr	r0, [r4, #0]
 8005b82:	1821      	adds	r1, r4, r0
 8005b84:	428b      	cmp	r3, r1
 8005b86:	bf01      	itttt	eq
 8005b88:	6819      	ldreq	r1, [r3, #0]
 8005b8a:	685b      	ldreq	r3, [r3, #4]
 8005b8c:	1809      	addeq	r1, r1, r0
 8005b8e:	6021      	streq	r1, [r4, #0]
 8005b90:	e7ed      	b.n	8005b6e <_free_r+0x1e>
 8005b92:	461a      	mov	r2, r3
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	b10b      	cbz	r3, 8005b9c <_free_r+0x4c>
 8005b98:	42a3      	cmp	r3, r4
 8005b9a:	d9fa      	bls.n	8005b92 <_free_r+0x42>
 8005b9c:	6811      	ldr	r1, [r2, #0]
 8005b9e:	1850      	adds	r0, r2, r1
 8005ba0:	42a0      	cmp	r0, r4
 8005ba2:	d10b      	bne.n	8005bbc <_free_r+0x6c>
 8005ba4:	6820      	ldr	r0, [r4, #0]
 8005ba6:	4401      	add	r1, r0
 8005ba8:	1850      	adds	r0, r2, r1
 8005baa:	4283      	cmp	r3, r0
 8005bac:	6011      	str	r1, [r2, #0]
 8005bae:	d1e0      	bne.n	8005b72 <_free_r+0x22>
 8005bb0:	6818      	ldr	r0, [r3, #0]
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	6053      	str	r3, [r2, #4]
 8005bb6:	4408      	add	r0, r1
 8005bb8:	6010      	str	r0, [r2, #0]
 8005bba:	e7da      	b.n	8005b72 <_free_r+0x22>
 8005bbc:	d902      	bls.n	8005bc4 <_free_r+0x74>
 8005bbe:	230c      	movs	r3, #12
 8005bc0:	602b      	str	r3, [r5, #0]
 8005bc2:	e7d6      	b.n	8005b72 <_free_r+0x22>
 8005bc4:	6820      	ldr	r0, [r4, #0]
 8005bc6:	1821      	adds	r1, r4, r0
 8005bc8:	428b      	cmp	r3, r1
 8005bca:	bf04      	itt	eq
 8005bcc:	6819      	ldreq	r1, [r3, #0]
 8005bce:	685b      	ldreq	r3, [r3, #4]
 8005bd0:	6063      	str	r3, [r4, #4]
 8005bd2:	bf04      	itt	eq
 8005bd4:	1809      	addeq	r1, r1, r0
 8005bd6:	6021      	streq	r1, [r4, #0]
 8005bd8:	6054      	str	r4, [r2, #4]
 8005bda:	e7ca      	b.n	8005b72 <_free_r+0x22>
 8005bdc:	bd38      	pop	{r3, r4, r5, pc}
 8005bde:	bf00      	nop
 8005be0:	20000450 	.word	0x20000450

08005be4 <malloc>:
 8005be4:	4b02      	ldr	r3, [pc, #8]	@ (8005bf0 <malloc+0xc>)
 8005be6:	4601      	mov	r1, r0
 8005be8:	6818      	ldr	r0, [r3, #0]
 8005bea:	f000 b825 	b.w	8005c38 <_malloc_r>
 8005bee:	bf00      	nop
 8005bf0:	20000018 	.word	0x20000018

08005bf4 <sbrk_aligned>:
 8005bf4:	b570      	push	{r4, r5, r6, lr}
 8005bf6:	4e0f      	ldr	r6, [pc, #60]	@ (8005c34 <sbrk_aligned+0x40>)
 8005bf8:	460c      	mov	r4, r1
 8005bfa:	6831      	ldr	r1, [r6, #0]
 8005bfc:	4605      	mov	r5, r0
 8005bfe:	b911      	cbnz	r1, 8005c06 <sbrk_aligned+0x12>
 8005c00:	f000 fe46 	bl	8006890 <_sbrk_r>
 8005c04:	6030      	str	r0, [r6, #0]
 8005c06:	4621      	mov	r1, r4
 8005c08:	4628      	mov	r0, r5
 8005c0a:	f000 fe41 	bl	8006890 <_sbrk_r>
 8005c0e:	1c43      	adds	r3, r0, #1
 8005c10:	d103      	bne.n	8005c1a <sbrk_aligned+0x26>
 8005c12:	f04f 34ff 	mov.w	r4, #4294967295
 8005c16:	4620      	mov	r0, r4
 8005c18:	bd70      	pop	{r4, r5, r6, pc}
 8005c1a:	1cc4      	adds	r4, r0, #3
 8005c1c:	f024 0403 	bic.w	r4, r4, #3
 8005c20:	42a0      	cmp	r0, r4
 8005c22:	d0f8      	beq.n	8005c16 <sbrk_aligned+0x22>
 8005c24:	1a21      	subs	r1, r4, r0
 8005c26:	4628      	mov	r0, r5
 8005c28:	f000 fe32 	bl	8006890 <_sbrk_r>
 8005c2c:	3001      	adds	r0, #1
 8005c2e:	d1f2      	bne.n	8005c16 <sbrk_aligned+0x22>
 8005c30:	e7ef      	b.n	8005c12 <sbrk_aligned+0x1e>
 8005c32:	bf00      	nop
 8005c34:	2000044c 	.word	0x2000044c

08005c38 <_malloc_r>:
 8005c38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c3c:	1ccd      	adds	r5, r1, #3
 8005c3e:	f025 0503 	bic.w	r5, r5, #3
 8005c42:	3508      	adds	r5, #8
 8005c44:	2d0c      	cmp	r5, #12
 8005c46:	bf38      	it	cc
 8005c48:	250c      	movcc	r5, #12
 8005c4a:	2d00      	cmp	r5, #0
 8005c4c:	4606      	mov	r6, r0
 8005c4e:	db01      	blt.n	8005c54 <_malloc_r+0x1c>
 8005c50:	42a9      	cmp	r1, r5
 8005c52:	d904      	bls.n	8005c5e <_malloc_r+0x26>
 8005c54:	230c      	movs	r3, #12
 8005c56:	6033      	str	r3, [r6, #0]
 8005c58:	2000      	movs	r0, #0
 8005c5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005d34 <_malloc_r+0xfc>
 8005c62:	f000 f869 	bl	8005d38 <__malloc_lock>
 8005c66:	f8d8 3000 	ldr.w	r3, [r8]
 8005c6a:	461c      	mov	r4, r3
 8005c6c:	bb44      	cbnz	r4, 8005cc0 <_malloc_r+0x88>
 8005c6e:	4629      	mov	r1, r5
 8005c70:	4630      	mov	r0, r6
 8005c72:	f7ff ffbf 	bl	8005bf4 <sbrk_aligned>
 8005c76:	1c43      	adds	r3, r0, #1
 8005c78:	4604      	mov	r4, r0
 8005c7a:	d158      	bne.n	8005d2e <_malloc_r+0xf6>
 8005c7c:	f8d8 4000 	ldr.w	r4, [r8]
 8005c80:	4627      	mov	r7, r4
 8005c82:	2f00      	cmp	r7, #0
 8005c84:	d143      	bne.n	8005d0e <_malloc_r+0xd6>
 8005c86:	2c00      	cmp	r4, #0
 8005c88:	d04b      	beq.n	8005d22 <_malloc_r+0xea>
 8005c8a:	6823      	ldr	r3, [r4, #0]
 8005c8c:	4639      	mov	r1, r7
 8005c8e:	4630      	mov	r0, r6
 8005c90:	eb04 0903 	add.w	r9, r4, r3
 8005c94:	f000 fdfc 	bl	8006890 <_sbrk_r>
 8005c98:	4581      	cmp	r9, r0
 8005c9a:	d142      	bne.n	8005d22 <_malloc_r+0xea>
 8005c9c:	6821      	ldr	r1, [r4, #0]
 8005c9e:	1a6d      	subs	r5, r5, r1
 8005ca0:	4629      	mov	r1, r5
 8005ca2:	4630      	mov	r0, r6
 8005ca4:	f7ff ffa6 	bl	8005bf4 <sbrk_aligned>
 8005ca8:	3001      	adds	r0, #1
 8005caa:	d03a      	beq.n	8005d22 <_malloc_r+0xea>
 8005cac:	6823      	ldr	r3, [r4, #0]
 8005cae:	442b      	add	r3, r5
 8005cb0:	6023      	str	r3, [r4, #0]
 8005cb2:	f8d8 3000 	ldr.w	r3, [r8]
 8005cb6:	685a      	ldr	r2, [r3, #4]
 8005cb8:	bb62      	cbnz	r2, 8005d14 <_malloc_r+0xdc>
 8005cba:	f8c8 7000 	str.w	r7, [r8]
 8005cbe:	e00f      	b.n	8005ce0 <_malloc_r+0xa8>
 8005cc0:	6822      	ldr	r2, [r4, #0]
 8005cc2:	1b52      	subs	r2, r2, r5
 8005cc4:	d420      	bmi.n	8005d08 <_malloc_r+0xd0>
 8005cc6:	2a0b      	cmp	r2, #11
 8005cc8:	d917      	bls.n	8005cfa <_malloc_r+0xc2>
 8005cca:	1961      	adds	r1, r4, r5
 8005ccc:	42a3      	cmp	r3, r4
 8005cce:	6025      	str	r5, [r4, #0]
 8005cd0:	bf18      	it	ne
 8005cd2:	6059      	strne	r1, [r3, #4]
 8005cd4:	6863      	ldr	r3, [r4, #4]
 8005cd6:	bf08      	it	eq
 8005cd8:	f8c8 1000 	streq.w	r1, [r8]
 8005cdc:	5162      	str	r2, [r4, r5]
 8005cde:	604b      	str	r3, [r1, #4]
 8005ce0:	4630      	mov	r0, r6
 8005ce2:	f000 f82f 	bl	8005d44 <__malloc_unlock>
 8005ce6:	f104 000b 	add.w	r0, r4, #11
 8005cea:	1d23      	adds	r3, r4, #4
 8005cec:	f020 0007 	bic.w	r0, r0, #7
 8005cf0:	1ac2      	subs	r2, r0, r3
 8005cf2:	bf1c      	itt	ne
 8005cf4:	1a1b      	subne	r3, r3, r0
 8005cf6:	50a3      	strne	r3, [r4, r2]
 8005cf8:	e7af      	b.n	8005c5a <_malloc_r+0x22>
 8005cfa:	6862      	ldr	r2, [r4, #4]
 8005cfc:	42a3      	cmp	r3, r4
 8005cfe:	bf0c      	ite	eq
 8005d00:	f8c8 2000 	streq.w	r2, [r8]
 8005d04:	605a      	strne	r2, [r3, #4]
 8005d06:	e7eb      	b.n	8005ce0 <_malloc_r+0xa8>
 8005d08:	4623      	mov	r3, r4
 8005d0a:	6864      	ldr	r4, [r4, #4]
 8005d0c:	e7ae      	b.n	8005c6c <_malloc_r+0x34>
 8005d0e:	463c      	mov	r4, r7
 8005d10:	687f      	ldr	r7, [r7, #4]
 8005d12:	e7b6      	b.n	8005c82 <_malloc_r+0x4a>
 8005d14:	461a      	mov	r2, r3
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	42a3      	cmp	r3, r4
 8005d1a:	d1fb      	bne.n	8005d14 <_malloc_r+0xdc>
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	6053      	str	r3, [r2, #4]
 8005d20:	e7de      	b.n	8005ce0 <_malloc_r+0xa8>
 8005d22:	230c      	movs	r3, #12
 8005d24:	6033      	str	r3, [r6, #0]
 8005d26:	4630      	mov	r0, r6
 8005d28:	f000 f80c 	bl	8005d44 <__malloc_unlock>
 8005d2c:	e794      	b.n	8005c58 <_malloc_r+0x20>
 8005d2e:	6005      	str	r5, [r0, #0]
 8005d30:	e7d6      	b.n	8005ce0 <_malloc_r+0xa8>
 8005d32:	bf00      	nop
 8005d34:	20000450 	.word	0x20000450

08005d38 <__malloc_lock>:
 8005d38:	4801      	ldr	r0, [pc, #4]	@ (8005d40 <__malloc_lock+0x8>)
 8005d3a:	f7ff b8ba 	b.w	8004eb2 <__retarget_lock_acquire_recursive>
 8005d3e:	bf00      	nop
 8005d40:	20000448 	.word	0x20000448

08005d44 <__malloc_unlock>:
 8005d44:	4801      	ldr	r0, [pc, #4]	@ (8005d4c <__malloc_unlock+0x8>)
 8005d46:	f7ff b8b5 	b.w	8004eb4 <__retarget_lock_release_recursive>
 8005d4a:	bf00      	nop
 8005d4c:	20000448 	.word	0x20000448

08005d50 <_Balloc>:
 8005d50:	b570      	push	{r4, r5, r6, lr}
 8005d52:	69c6      	ldr	r6, [r0, #28]
 8005d54:	4604      	mov	r4, r0
 8005d56:	460d      	mov	r5, r1
 8005d58:	b976      	cbnz	r6, 8005d78 <_Balloc+0x28>
 8005d5a:	2010      	movs	r0, #16
 8005d5c:	f7ff ff42 	bl	8005be4 <malloc>
 8005d60:	4602      	mov	r2, r0
 8005d62:	61e0      	str	r0, [r4, #28]
 8005d64:	b920      	cbnz	r0, 8005d70 <_Balloc+0x20>
 8005d66:	4b18      	ldr	r3, [pc, #96]	@ (8005dc8 <_Balloc+0x78>)
 8005d68:	4818      	ldr	r0, [pc, #96]	@ (8005dcc <_Balloc+0x7c>)
 8005d6a:	216b      	movs	r1, #107	@ 0x6b
 8005d6c:	f000 fdae 	bl	80068cc <__assert_func>
 8005d70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005d74:	6006      	str	r6, [r0, #0]
 8005d76:	60c6      	str	r6, [r0, #12]
 8005d78:	69e6      	ldr	r6, [r4, #28]
 8005d7a:	68f3      	ldr	r3, [r6, #12]
 8005d7c:	b183      	cbz	r3, 8005da0 <_Balloc+0x50>
 8005d7e:	69e3      	ldr	r3, [r4, #28]
 8005d80:	68db      	ldr	r3, [r3, #12]
 8005d82:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005d86:	b9b8      	cbnz	r0, 8005db8 <_Balloc+0x68>
 8005d88:	2101      	movs	r1, #1
 8005d8a:	fa01 f605 	lsl.w	r6, r1, r5
 8005d8e:	1d72      	adds	r2, r6, #5
 8005d90:	0092      	lsls	r2, r2, #2
 8005d92:	4620      	mov	r0, r4
 8005d94:	f000 fdb8 	bl	8006908 <_calloc_r>
 8005d98:	b160      	cbz	r0, 8005db4 <_Balloc+0x64>
 8005d9a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005d9e:	e00e      	b.n	8005dbe <_Balloc+0x6e>
 8005da0:	2221      	movs	r2, #33	@ 0x21
 8005da2:	2104      	movs	r1, #4
 8005da4:	4620      	mov	r0, r4
 8005da6:	f000 fdaf 	bl	8006908 <_calloc_r>
 8005daa:	69e3      	ldr	r3, [r4, #28]
 8005dac:	60f0      	str	r0, [r6, #12]
 8005dae:	68db      	ldr	r3, [r3, #12]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d1e4      	bne.n	8005d7e <_Balloc+0x2e>
 8005db4:	2000      	movs	r0, #0
 8005db6:	bd70      	pop	{r4, r5, r6, pc}
 8005db8:	6802      	ldr	r2, [r0, #0]
 8005dba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005dc4:	e7f7      	b.n	8005db6 <_Balloc+0x66>
 8005dc6:	bf00      	nop
 8005dc8:	08007031 	.word	0x08007031
 8005dcc:	080070b1 	.word	0x080070b1

08005dd0 <_Bfree>:
 8005dd0:	b570      	push	{r4, r5, r6, lr}
 8005dd2:	69c6      	ldr	r6, [r0, #28]
 8005dd4:	4605      	mov	r5, r0
 8005dd6:	460c      	mov	r4, r1
 8005dd8:	b976      	cbnz	r6, 8005df8 <_Bfree+0x28>
 8005dda:	2010      	movs	r0, #16
 8005ddc:	f7ff ff02 	bl	8005be4 <malloc>
 8005de0:	4602      	mov	r2, r0
 8005de2:	61e8      	str	r0, [r5, #28]
 8005de4:	b920      	cbnz	r0, 8005df0 <_Bfree+0x20>
 8005de6:	4b09      	ldr	r3, [pc, #36]	@ (8005e0c <_Bfree+0x3c>)
 8005de8:	4809      	ldr	r0, [pc, #36]	@ (8005e10 <_Bfree+0x40>)
 8005dea:	218f      	movs	r1, #143	@ 0x8f
 8005dec:	f000 fd6e 	bl	80068cc <__assert_func>
 8005df0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005df4:	6006      	str	r6, [r0, #0]
 8005df6:	60c6      	str	r6, [r0, #12]
 8005df8:	b13c      	cbz	r4, 8005e0a <_Bfree+0x3a>
 8005dfa:	69eb      	ldr	r3, [r5, #28]
 8005dfc:	6862      	ldr	r2, [r4, #4]
 8005dfe:	68db      	ldr	r3, [r3, #12]
 8005e00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005e04:	6021      	str	r1, [r4, #0]
 8005e06:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005e0a:	bd70      	pop	{r4, r5, r6, pc}
 8005e0c:	08007031 	.word	0x08007031
 8005e10:	080070b1 	.word	0x080070b1

08005e14 <__multadd>:
 8005e14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e18:	690d      	ldr	r5, [r1, #16]
 8005e1a:	4607      	mov	r7, r0
 8005e1c:	460c      	mov	r4, r1
 8005e1e:	461e      	mov	r6, r3
 8005e20:	f101 0c14 	add.w	ip, r1, #20
 8005e24:	2000      	movs	r0, #0
 8005e26:	f8dc 3000 	ldr.w	r3, [ip]
 8005e2a:	b299      	uxth	r1, r3
 8005e2c:	fb02 6101 	mla	r1, r2, r1, r6
 8005e30:	0c1e      	lsrs	r6, r3, #16
 8005e32:	0c0b      	lsrs	r3, r1, #16
 8005e34:	fb02 3306 	mla	r3, r2, r6, r3
 8005e38:	b289      	uxth	r1, r1
 8005e3a:	3001      	adds	r0, #1
 8005e3c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005e40:	4285      	cmp	r5, r0
 8005e42:	f84c 1b04 	str.w	r1, [ip], #4
 8005e46:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005e4a:	dcec      	bgt.n	8005e26 <__multadd+0x12>
 8005e4c:	b30e      	cbz	r6, 8005e92 <__multadd+0x7e>
 8005e4e:	68a3      	ldr	r3, [r4, #8]
 8005e50:	42ab      	cmp	r3, r5
 8005e52:	dc19      	bgt.n	8005e88 <__multadd+0x74>
 8005e54:	6861      	ldr	r1, [r4, #4]
 8005e56:	4638      	mov	r0, r7
 8005e58:	3101      	adds	r1, #1
 8005e5a:	f7ff ff79 	bl	8005d50 <_Balloc>
 8005e5e:	4680      	mov	r8, r0
 8005e60:	b928      	cbnz	r0, 8005e6e <__multadd+0x5a>
 8005e62:	4602      	mov	r2, r0
 8005e64:	4b0c      	ldr	r3, [pc, #48]	@ (8005e98 <__multadd+0x84>)
 8005e66:	480d      	ldr	r0, [pc, #52]	@ (8005e9c <__multadd+0x88>)
 8005e68:	21ba      	movs	r1, #186	@ 0xba
 8005e6a:	f000 fd2f 	bl	80068cc <__assert_func>
 8005e6e:	6922      	ldr	r2, [r4, #16]
 8005e70:	3202      	adds	r2, #2
 8005e72:	f104 010c 	add.w	r1, r4, #12
 8005e76:	0092      	lsls	r2, r2, #2
 8005e78:	300c      	adds	r0, #12
 8005e7a:	f000 fd19 	bl	80068b0 <memcpy>
 8005e7e:	4621      	mov	r1, r4
 8005e80:	4638      	mov	r0, r7
 8005e82:	f7ff ffa5 	bl	8005dd0 <_Bfree>
 8005e86:	4644      	mov	r4, r8
 8005e88:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005e8c:	3501      	adds	r5, #1
 8005e8e:	615e      	str	r6, [r3, #20]
 8005e90:	6125      	str	r5, [r4, #16]
 8005e92:	4620      	mov	r0, r4
 8005e94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e98:	080070a0 	.word	0x080070a0
 8005e9c:	080070b1 	.word	0x080070b1

08005ea0 <__hi0bits>:
 8005ea0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	bf36      	itet	cc
 8005ea8:	0403      	lslcc	r3, r0, #16
 8005eaa:	2000      	movcs	r0, #0
 8005eac:	2010      	movcc	r0, #16
 8005eae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005eb2:	bf3c      	itt	cc
 8005eb4:	021b      	lslcc	r3, r3, #8
 8005eb6:	3008      	addcc	r0, #8
 8005eb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ebc:	bf3c      	itt	cc
 8005ebe:	011b      	lslcc	r3, r3, #4
 8005ec0:	3004      	addcc	r0, #4
 8005ec2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ec6:	bf3c      	itt	cc
 8005ec8:	009b      	lslcc	r3, r3, #2
 8005eca:	3002      	addcc	r0, #2
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	db05      	blt.n	8005edc <__hi0bits+0x3c>
 8005ed0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005ed4:	f100 0001 	add.w	r0, r0, #1
 8005ed8:	bf08      	it	eq
 8005eda:	2020      	moveq	r0, #32
 8005edc:	4770      	bx	lr

08005ede <__lo0bits>:
 8005ede:	6803      	ldr	r3, [r0, #0]
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	f013 0007 	ands.w	r0, r3, #7
 8005ee6:	d00b      	beq.n	8005f00 <__lo0bits+0x22>
 8005ee8:	07d9      	lsls	r1, r3, #31
 8005eea:	d421      	bmi.n	8005f30 <__lo0bits+0x52>
 8005eec:	0798      	lsls	r0, r3, #30
 8005eee:	bf49      	itett	mi
 8005ef0:	085b      	lsrmi	r3, r3, #1
 8005ef2:	089b      	lsrpl	r3, r3, #2
 8005ef4:	2001      	movmi	r0, #1
 8005ef6:	6013      	strmi	r3, [r2, #0]
 8005ef8:	bf5c      	itt	pl
 8005efa:	6013      	strpl	r3, [r2, #0]
 8005efc:	2002      	movpl	r0, #2
 8005efe:	4770      	bx	lr
 8005f00:	b299      	uxth	r1, r3
 8005f02:	b909      	cbnz	r1, 8005f08 <__lo0bits+0x2a>
 8005f04:	0c1b      	lsrs	r3, r3, #16
 8005f06:	2010      	movs	r0, #16
 8005f08:	b2d9      	uxtb	r1, r3
 8005f0a:	b909      	cbnz	r1, 8005f10 <__lo0bits+0x32>
 8005f0c:	3008      	adds	r0, #8
 8005f0e:	0a1b      	lsrs	r3, r3, #8
 8005f10:	0719      	lsls	r1, r3, #28
 8005f12:	bf04      	itt	eq
 8005f14:	091b      	lsreq	r3, r3, #4
 8005f16:	3004      	addeq	r0, #4
 8005f18:	0799      	lsls	r1, r3, #30
 8005f1a:	bf04      	itt	eq
 8005f1c:	089b      	lsreq	r3, r3, #2
 8005f1e:	3002      	addeq	r0, #2
 8005f20:	07d9      	lsls	r1, r3, #31
 8005f22:	d403      	bmi.n	8005f2c <__lo0bits+0x4e>
 8005f24:	085b      	lsrs	r3, r3, #1
 8005f26:	f100 0001 	add.w	r0, r0, #1
 8005f2a:	d003      	beq.n	8005f34 <__lo0bits+0x56>
 8005f2c:	6013      	str	r3, [r2, #0]
 8005f2e:	4770      	bx	lr
 8005f30:	2000      	movs	r0, #0
 8005f32:	4770      	bx	lr
 8005f34:	2020      	movs	r0, #32
 8005f36:	4770      	bx	lr

08005f38 <__i2b>:
 8005f38:	b510      	push	{r4, lr}
 8005f3a:	460c      	mov	r4, r1
 8005f3c:	2101      	movs	r1, #1
 8005f3e:	f7ff ff07 	bl	8005d50 <_Balloc>
 8005f42:	4602      	mov	r2, r0
 8005f44:	b928      	cbnz	r0, 8005f52 <__i2b+0x1a>
 8005f46:	4b05      	ldr	r3, [pc, #20]	@ (8005f5c <__i2b+0x24>)
 8005f48:	4805      	ldr	r0, [pc, #20]	@ (8005f60 <__i2b+0x28>)
 8005f4a:	f240 1145 	movw	r1, #325	@ 0x145
 8005f4e:	f000 fcbd 	bl	80068cc <__assert_func>
 8005f52:	2301      	movs	r3, #1
 8005f54:	6144      	str	r4, [r0, #20]
 8005f56:	6103      	str	r3, [r0, #16]
 8005f58:	bd10      	pop	{r4, pc}
 8005f5a:	bf00      	nop
 8005f5c:	080070a0 	.word	0x080070a0
 8005f60:	080070b1 	.word	0x080070b1

08005f64 <__multiply>:
 8005f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f68:	4614      	mov	r4, r2
 8005f6a:	690a      	ldr	r2, [r1, #16]
 8005f6c:	6923      	ldr	r3, [r4, #16]
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	bfa8      	it	ge
 8005f72:	4623      	movge	r3, r4
 8005f74:	460f      	mov	r7, r1
 8005f76:	bfa4      	itt	ge
 8005f78:	460c      	movge	r4, r1
 8005f7a:	461f      	movge	r7, r3
 8005f7c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005f80:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005f84:	68a3      	ldr	r3, [r4, #8]
 8005f86:	6861      	ldr	r1, [r4, #4]
 8005f88:	eb0a 0609 	add.w	r6, sl, r9
 8005f8c:	42b3      	cmp	r3, r6
 8005f8e:	b085      	sub	sp, #20
 8005f90:	bfb8      	it	lt
 8005f92:	3101      	addlt	r1, #1
 8005f94:	f7ff fedc 	bl	8005d50 <_Balloc>
 8005f98:	b930      	cbnz	r0, 8005fa8 <__multiply+0x44>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	4b44      	ldr	r3, [pc, #272]	@ (80060b0 <__multiply+0x14c>)
 8005f9e:	4845      	ldr	r0, [pc, #276]	@ (80060b4 <__multiply+0x150>)
 8005fa0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005fa4:	f000 fc92 	bl	80068cc <__assert_func>
 8005fa8:	f100 0514 	add.w	r5, r0, #20
 8005fac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005fb0:	462b      	mov	r3, r5
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	4543      	cmp	r3, r8
 8005fb6:	d321      	bcc.n	8005ffc <__multiply+0x98>
 8005fb8:	f107 0114 	add.w	r1, r7, #20
 8005fbc:	f104 0214 	add.w	r2, r4, #20
 8005fc0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005fc4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005fc8:	9302      	str	r3, [sp, #8]
 8005fca:	1b13      	subs	r3, r2, r4
 8005fcc:	3b15      	subs	r3, #21
 8005fce:	f023 0303 	bic.w	r3, r3, #3
 8005fd2:	3304      	adds	r3, #4
 8005fd4:	f104 0715 	add.w	r7, r4, #21
 8005fd8:	42ba      	cmp	r2, r7
 8005fda:	bf38      	it	cc
 8005fdc:	2304      	movcc	r3, #4
 8005fde:	9301      	str	r3, [sp, #4]
 8005fe0:	9b02      	ldr	r3, [sp, #8]
 8005fe2:	9103      	str	r1, [sp, #12]
 8005fe4:	428b      	cmp	r3, r1
 8005fe6:	d80c      	bhi.n	8006002 <__multiply+0x9e>
 8005fe8:	2e00      	cmp	r6, #0
 8005fea:	dd03      	ble.n	8005ff4 <__multiply+0x90>
 8005fec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d05b      	beq.n	80060ac <__multiply+0x148>
 8005ff4:	6106      	str	r6, [r0, #16]
 8005ff6:	b005      	add	sp, #20
 8005ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ffc:	f843 2b04 	str.w	r2, [r3], #4
 8006000:	e7d8      	b.n	8005fb4 <__multiply+0x50>
 8006002:	f8b1 a000 	ldrh.w	sl, [r1]
 8006006:	f1ba 0f00 	cmp.w	sl, #0
 800600a:	d024      	beq.n	8006056 <__multiply+0xf2>
 800600c:	f104 0e14 	add.w	lr, r4, #20
 8006010:	46a9      	mov	r9, r5
 8006012:	f04f 0c00 	mov.w	ip, #0
 8006016:	f85e 7b04 	ldr.w	r7, [lr], #4
 800601a:	f8d9 3000 	ldr.w	r3, [r9]
 800601e:	fa1f fb87 	uxth.w	fp, r7
 8006022:	b29b      	uxth	r3, r3
 8006024:	fb0a 330b 	mla	r3, sl, fp, r3
 8006028:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800602c:	f8d9 7000 	ldr.w	r7, [r9]
 8006030:	4463      	add	r3, ip
 8006032:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006036:	fb0a c70b 	mla	r7, sl, fp, ip
 800603a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800603e:	b29b      	uxth	r3, r3
 8006040:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006044:	4572      	cmp	r2, lr
 8006046:	f849 3b04 	str.w	r3, [r9], #4
 800604a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800604e:	d8e2      	bhi.n	8006016 <__multiply+0xb2>
 8006050:	9b01      	ldr	r3, [sp, #4]
 8006052:	f845 c003 	str.w	ip, [r5, r3]
 8006056:	9b03      	ldr	r3, [sp, #12]
 8006058:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800605c:	3104      	adds	r1, #4
 800605e:	f1b9 0f00 	cmp.w	r9, #0
 8006062:	d021      	beq.n	80060a8 <__multiply+0x144>
 8006064:	682b      	ldr	r3, [r5, #0]
 8006066:	f104 0c14 	add.w	ip, r4, #20
 800606a:	46ae      	mov	lr, r5
 800606c:	f04f 0a00 	mov.w	sl, #0
 8006070:	f8bc b000 	ldrh.w	fp, [ip]
 8006074:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006078:	fb09 770b 	mla	r7, r9, fp, r7
 800607c:	4457      	add	r7, sl
 800607e:	b29b      	uxth	r3, r3
 8006080:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006084:	f84e 3b04 	str.w	r3, [lr], #4
 8006088:	f85c 3b04 	ldr.w	r3, [ip], #4
 800608c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006090:	f8be 3000 	ldrh.w	r3, [lr]
 8006094:	fb09 330a 	mla	r3, r9, sl, r3
 8006098:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800609c:	4562      	cmp	r2, ip
 800609e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80060a2:	d8e5      	bhi.n	8006070 <__multiply+0x10c>
 80060a4:	9f01      	ldr	r7, [sp, #4]
 80060a6:	51eb      	str	r3, [r5, r7]
 80060a8:	3504      	adds	r5, #4
 80060aa:	e799      	b.n	8005fe0 <__multiply+0x7c>
 80060ac:	3e01      	subs	r6, #1
 80060ae:	e79b      	b.n	8005fe8 <__multiply+0x84>
 80060b0:	080070a0 	.word	0x080070a0
 80060b4:	080070b1 	.word	0x080070b1

080060b8 <__pow5mult>:
 80060b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060bc:	4615      	mov	r5, r2
 80060be:	f012 0203 	ands.w	r2, r2, #3
 80060c2:	4607      	mov	r7, r0
 80060c4:	460e      	mov	r6, r1
 80060c6:	d007      	beq.n	80060d8 <__pow5mult+0x20>
 80060c8:	4c25      	ldr	r4, [pc, #148]	@ (8006160 <__pow5mult+0xa8>)
 80060ca:	3a01      	subs	r2, #1
 80060cc:	2300      	movs	r3, #0
 80060ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80060d2:	f7ff fe9f 	bl	8005e14 <__multadd>
 80060d6:	4606      	mov	r6, r0
 80060d8:	10ad      	asrs	r5, r5, #2
 80060da:	d03d      	beq.n	8006158 <__pow5mult+0xa0>
 80060dc:	69fc      	ldr	r4, [r7, #28]
 80060de:	b97c      	cbnz	r4, 8006100 <__pow5mult+0x48>
 80060e0:	2010      	movs	r0, #16
 80060e2:	f7ff fd7f 	bl	8005be4 <malloc>
 80060e6:	4602      	mov	r2, r0
 80060e8:	61f8      	str	r0, [r7, #28]
 80060ea:	b928      	cbnz	r0, 80060f8 <__pow5mult+0x40>
 80060ec:	4b1d      	ldr	r3, [pc, #116]	@ (8006164 <__pow5mult+0xac>)
 80060ee:	481e      	ldr	r0, [pc, #120]	@ (8006168 <__pow5mult+0xb0>)
 80060f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80060f4:	f000 fbea 	bl	80068cc <__assert_func>
 80060f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80060fc:	6004      	str	r4, [r0, #0]
 80060fe:	60c4      	str	r4, [r0, #12]
 8006100:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006104:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006108:	b94c      	cbnz	r4, 800611e <__pow5mult+0x66>
 800610a:	f240 2171 	movw	r1, #625	@ 0x271
 800610e:	4638      	mov	r0, r7
 8006110:	f7ff ff12 	bl	8005f38 <__i2b>
 8006114:	2300      	movs	r3, #0
 8006116:	f8c8 0008 	str.w	r0, [r8, #8]
 800611a:	4604      	mov	r4, r0
 800611c:	6003      	str	r3, [r0, #0]
 800611e:	f04f 0900 	mov.w	r9, #0
 8006122:	07eb      	lsls	r3, r5, #31
 8006124:	d50a      	bpl.n	800613c <__pow5mult+0x84>
 8006126:	4631      	mov	r1, r6
 8006128:	4622      	mov	r2, r4
 800612a:	4638      	mov	r0, r7
 800612c:	f7ff ff1a 	bl	8005f64 <__multiply>
 8006130:	4631      	mov	r1, r6
 8006132:	4680      	mov	r8, r0
 8006134:	4638      	mov	r0, r7
 8006136:	f7ff fe4b 	bl	8005dd0 <_Bfree>
 800613a:	4646      	mov	r6, r8
 800613c:	106d      	asrs	r5, r5, #1
 800613e:	d00b      	beq.n	8006158 <__pow5mult+0xa0>
 8006140:	6820      	ldr	r0, [r4, #0]
 8006142:	b938      	cbnz	r0, 8006154 <__pow5mult+0x9c>
 8006144:	4622      	mov	r2, r4
 8006146:	4621      	mov	r1, r4
 8006148:	4638      	mov	r0, r7
 800614a:	f7ff ff0b 	bl	8005f64 <__multiply>
 800614e:	6020      	str	r0, [r4, #0]
 8006150:	f8c0 9000 	str.w	r9, [r0]
 8006154:	4604      	mov	r4, r0
 8006156:	e7e4      	b.n	8006122 <__pow5mult+0x6a>
 8006158:	4630      	mov	r0, r6
 800615a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800615e:	bf00      	nop
 8006160:	0800710c 	.word	0x0800710c
 8006164:	08007031 	.word	0x08007031
 8006168:	080070b1 	.word	0x080070b1

0800616c <__lshift>:
 800616c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006170:	460c      	mov	r4, r1
 8006172:	6849      	ldr	r1, [r1, #4]
 8006174:	6923      	ldr	r3, [r4, #16]
 8006176:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800617a:	68a3      	ldr	r3, [r4, #8]
 800617c:	4607      	mov	r7, r0
 800617e:	4691      	mov	r9, r2
 8006180:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006184:	f108 0601 	add.w	r6, r8, #1
 8006188:	42b3      	cmp	r3, r6
 800618a:	db0b      	blt.n	80061a4 <__lshift+0x38>
 800618c:	4638      	mov	r0, r7
 800618e:	f7ff fddf 	bl	8005d50 <_Balloc>
 8006192:	4605      	mov	r5, r0
 8006194:	b948      	cbnz	r0, 80061aa <__lshift+0x3e>
 8006196:	4602      	mov	r2, r0
 8006198:	4b28      	ldr	r3, [pc, #160]	@ (800623c <__lshift+0xd0>)
 800619a:	4829      	ldr	r0, [pc, #164]	@ (8006240 <__lshift+0xd4>)
 800619c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80061a0:	f000 fb94 	bl	80068cc <__assert_func>
 80061a4:	3101      	adds	r1, #1
 80061a6:	005b      	lsls	r3, r3, #1
 80061a8:	e7ee      	b.n	8006188 <__lshift+0x1c>
 80061aa:	2300      	movs	r3, #0
 80061ac:	f100 0114 	add.w	r1, r0, #20
 80061b0:	f100 0210 	add.w	r2, r0, #16
 80061b4:	4618      	mov	r0, r3
 80061b6:	4553      	cmp	r3, sl
 80061b8:	db33      	blt.n	8006222 <__lshift+0xb6>
 80061ba:	6920      	ldr	r0, [r4, #16]
 80061bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80061c0:	f104 0314 	add.w	r3, r4, #20
 80061c4:	f019 091f 	ands.w	r9, r9, #31
 80061c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80061cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80061d0:	d02b      	beq.n	800622a <__lshift+0xbe>
 80061d2:	f1c9 0e20 	rsb	lr, r9, #32
 80061d6:	468a      	mov	sl, r1
 80061d8:	2200      	movs	r2, #0
 80061da:	6818      	ldr	r0, [r3, #0]
 80061dc:	fa00 f009 	lsl.w	r0, r0, r9
 80061e0:	4310      	orrs	r0, r2
 80061e2:	f84a 0b04 	str.w	r0, [sl], #4
 80061e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80061ea:	459c      	cmp	ip, r3
 80061ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80061f0:	d8f3      	bhi.n	80061da <__lshift+0x6e>
 80061f2:	ebac 0304 	sub.w	r3, ip, r4
 80061f6:	3b15      	subs	r3, #21
 80061f8:	f023 0303 	bic.w	r3, r3, #3
 80061fc:	3304      	adds	r3, #4
 80061fe:	f104 0015 	add.w	r0, r4, #21
 8006202:	4584      	cmp	ip, r0
 8006204:	bf38      	it	cc
 8006206:	2304      	movcc	r3, #4
 8006208:	50ca      	str	r2, [r1, r3]
 800620a:	b10a      	cbz	r2, 8006210 <__lshift+0xa4>
 800620c:	f108 0602 	add.w	r6, r8, #2
 8006210:	3e01      	subs	r6, #1
 8006212:	4638      	mov	r0, r7
 8006214:	612e      	str	r6, [r5, #16]
 8006216:	4621      	mov	r1, r4
 8006218:	f7ff fdda 	bl	8005dd0 <_Bfree>
 800621c:	4628      	mov	r0, r5
 800621e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006222:	f842 0f04 	str.w	r0, [r2, #4]!
 8006226:	3301      	adds	r3, #1
 8006228:	e7c5      	b.n	80061b6 <__lshift+0x4a>
 800622a:	3904      	subs	r1, #4
 800622c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006230:	f841 2f04 	str.w	r2, [r1, #4]!
 8006234:	459c      	cmp	ip, r3
 8006236:	d8f9      	bhi.n	800622c <__lshift+0xc0>
 8006238:	e7ea      	b.n	8006210 <__lshift+0xa4>
 800623a:	bf00      	nop
 800623c:	080070a0 	.word	0x080070a0
 8006240:	080070b1 	.word	0x080070b1

08006244 <__mcmp>:
 8006244:	690a      	ldr	r2, [r1, #16]
 8006246:	4603      	mov	r3, r0
 8006248:	6900      	ldr	r0, [r0, #16]
 800624a:	1a80      	subs	r0, r0, r2
 800624c:	b530      	push	{r4, r5, lr}
 800624e:	d10e      	bne.n	800626e <__mcmp+0x2a>
 8006250:	3314      	adds	r3, #20
 8006252:	3114      	adds	r1, #20
 8006254:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006258:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800625c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006260:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006264:	4295      	cmp	r5, r2
 8006266:	d003      	beq.n	8006270 <__mcmp+0x2c>
 8006268:	d205      	bcs.n	8006276 <__mcmp+0x32>
 800626a:	f04f 30ff 	mov.w	r0, #4294967295
 800626e:	bd30      	pop	{r4, r5, pc}
 8006270:	42a3      	cmp	r3, r4
 8006272:	d3f3      	bcc.n	800625c <__mcmp+0x18>
 8006274:	e7fb      	b.n	800626e <__mcmp+0x2a>
 8006276:	2001      	movs	r0, #1
 8006278:	e7f9      	b.n	800626e <__mcmp+0x2a>
	...

0800627c <__mdiff>:
 800627c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006280:	4689      	mov	r9, r1
 8006282:	4606      	mov	r6, r0
 8006284:	4611      	mov	r1, r2
 8006286:	4648      	mov	r0, r9
 8006288:	4614      	mov	r4, r2
 800628a:	f7ff ffdb 	bl	8006244 <__mcmp>
 800628e:	1e05      	subs	r5, r0, #0
 8006290:	d112      	bne.n	80062b8 <__mdiff+0x3c>
 8006292:	4629      	mov	r1, r5
 8006294:	4630      	mov	r0, r6
 8006296:	f7ff fd5b 	bl	8005d50 <_Balloc>
 800629a:	4602      	mov	r2, r0
 800629c:	b928      	cbnz	r0, 80062aa <__mdiff+0x2e>
 800629e:	4b3f      	ldr	r3, [pc, #252]	@ (800639c <__mdiff+0x120>)
 80062a0:	f240 2137 	movw	r1, #567	@ 0x237
 80062a4:	483e      	ldr	r0, [pc, #248]	@ (80063a0 <__mdiff+0x124>)
 80062a6:	f000 fb11 	bl	80068cc <__assert_func>
 80062aa:	2301      	movs	r3, #1
 80062ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80062b0:	4610      	mov	r0, r2
 80062b2:	b003      	add	sp, #12
 80062b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062b8:	bfbc      	itt	lt
 80062ba:	464b      	movlt	r3, r9
 80062bc:	46a1      	movlt	r9, r4
 80062be:	4630      	mov	r0, r6
 80062c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80062c4:	bfba      	itte	lt
 80062c6:	461c      	movlt	r4, r3
 80062c8:	2501      	movlt	r5, #1
 80062ca:	2500      	movge	r5, #0
 80062cc:	f7ff fd40 	bl	8005d50 <_Balloc>
 80062d0:	4602      	mov	r2, r0
 80062d2:	b918      	cbnz	r0, 80062dc <__mdiff+0x60>
 80062d4:	4b31      	ldr	r3, [pc, #196]	@ (800639c <__mdiff+0x120>)
 80062d6:	f240 2145 	movw	r1, #581	@ 0x245
 80062da:	e7e3      	b.n	80062a4 <__mdiff+0x28>
 80062dc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80062e0:	6926      	ldr	r6, [r4, #16]
 80062e2:	60c5      	str	r5, [r0, #12]
 80062e4:	f109 0310 	add.w	r3, r9, #16
 80062e8:	f109 0514 	add.w	r5, r9, #20
 80062ec:	f104 0e14 	add.w	lr, r4, #20
 80062f0:	f100 0b14 	add.w	fp, r0, #20
 80062f4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80062f8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80062fc:	9301      	str	r3, [sp, #4]
 80062fe:	46d9      	mov	r9, fp
 8006300:	f04f 0c00 	mov.w	ip, #0
 8006304:	9b01      	ldr	r3, [sp, #4]
 8006306:	f85e 0b04 	ldr.w	r0, [lr], #4
 800630a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800630e:	9301      	str	r3, [sp, #4]
 8006310:	fa1f f38a 	uxth.w	r3, sl
 8006314:	4619      	mov	r1, r3
 8006316:	b283      	uxth	r3, r0
 8006318:	1acb      	subs	r3, r1, r3
 800631a:	0c00      	lsrs	r0, r0, #16
 800631c:	4463      	add	r3, ip
 800631e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006322:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006326:	b29b      	uxth	r3, r3
 8006328:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800632c:	4576      	cmp	r6, lr
 800632e:	f849 3b04 	str.w	r3, [r9], #4
 8006332:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006336:	d8e5      	bhi.n	8006304 <__mdiff+0x88>
 8006338:	1b33      	subs	r3, r6, r4
 800633a:	3b15      	subs	r3, #21
 800633c:	f023 0303 	bic.w	r3, r3, #3
 8006340:	3415      	adds	r4, #21
 8006342:	3304      	adds	r3, #4
 8006344:	42a6      	cmp	r6, r4
 8006346:	bf38      	it	cc
 8006348:	2304      	movcc	r3, #4
 800634a:	441d      	add	r5, r3
 800634c:	445b      	add	r3, fp
 800634e:	461e      	mov	r6, r3
 8006350:	462c      	mov	r4, r5
 8006352:	4544      	cmp	r4, r8
 8006354:	d30e      	bcc.n	8006374 <__mdiff+0xf8>
 8006356:	f108 0103 	add.w	r1, r8, #3
 800635a:	1b49      	subs	r1, r1, r5
 800635c:	f021 0103 	bic.w	r1, r1, #3
 8006360:	3d03      	subs	r5, #3
 8006362:	45a8      	cmp	r8, r5
 8006364:	bf38      	it	cc
 8006366:	2100      	movcc	r1, #0
 8006368:	440b      	add	r3, r1
 800636a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800636e:	b191      	cbz	r1, 8006396 <__mdiff+0x11a>
 8006370:	6117      	str	r7, [r2, #16]
 8006372:	e79d      	b.n	80062b0 <__mdiff+0x34>
 8006374:	f854 1b04 	ldr.w	r1, [r4], #4
 8006378:	46e6      	mov	lr, ip
 800637a:	0c08      	lsrs	r0, r1, #16
 800637c:	fa1c fc81 	uxtah	ip, ip, r1
 8006380:	4471      	add	r1, lr
 8006382:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006386:	b289      	uxth	r1, r1
 8006388:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800638c:	f846 1b04 	str.w	r1, [r6], #4
 8006390:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006394:	e7dd      	b.n	8006352 <__mdiff+0xd6>
 8006396:	3f01      	subs	r7, #1
 8006398:	e7e7      	b.n	800636a <__mdiff+0xee>
 800639a:	bf00      	nop
 800639c:	080070a0 	.word	0x080070a0
 80063a0:	080070b1 	.word	0x080070b1

080063a4 <__d2b>:
 80063a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80063a8:	460f      	mov	r7, r1
 80063aa:	2101      	movs	r1, #1
 80063ac:	ec59 8b10 	vmov	r8, r9, d0
 80063b0:	4616      	mov	r6, r2
 80063b2:	f7ff fccd 	bl	8005d50 <_Balloc>
 80063b6:	4604      	mov	r4, r0
 80063b8:	b930      	cbnz	r0, 80063c8 <__d2b+0x24>
 80063ba:	4602      	mov	r2, r0
 80063bc:	4b23      	ldr	r3, [pc, #140]	@ (800644c <__d2b+0xa8>)
 80063be:	4824      	ldr	r0, [pc, #144]	@ (8006450 <__d2b+0xac>)
 80063c0:	f240 310f 	movw	r1, #783	@ 0x30f
 80063c4:	f000 fa82 	bl	80068cc <__assert_func>
 80063c8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80063cc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80063d0:	b10d      	cbz	r5, 80063d6 <__d2b+0x32>
 80063d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80063d6:	9301      	str	r3, [sp, #4]
 80063d8:	f1b8 0300 	subs.w	r3, r8, #0
 80063dc:	d023      	beq.n	8006426 <__d2b+0x82>
 80063de:	4668      	mov	r0, sp
 80063e0:	9300      	str	r3, [sp, #0]
 80063e2:	f7ff fd7c 	bl	8005ede <__lo0bits>
 80063e6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80063ea:	b1d0      	cbz	r0, 8006422 <__d2b+0x7e>
 80063ec:	f1c0 0320 	rsb	r3, r0, #32
 80063f0:	fa02 f303 	lsl.w	r3, r2, r3
 80063f4:	430b      	orrs	r3, r1
 80063f6:	40c2      	lsrs	r2, r0
 80063f8:	6163      	str	r3, [r4, #20]
 80063fa:	9201      	str	r2, [sp, #4]
 80063fc:	9b01      	ldr	r3, [sp, #4]
 80063fe:	61a3      	str	r3, [r4, #24]
 8006400:	2b00      	cmp	r3, #0
 8006402:	bf0c      	ite	eq
 8006404:	2201      	moveq	r2, #1
 8006406:	2202      	movne	r2, #2
 8006408:	6122      	str	r2, [r4, #16]
 800640a:	b1a5      	cbz	r5, 8006436 <__d2b+0x92>
 800640c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006410:	4405      	add	r5, r0
 8006412:	603d      	str	r5, [r7, #0]
 8006414:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006418:	6030      	str	r0, [r6, #0]
 800641a:	4620      	mov	r0, r4
 800641c:	b003      	add	sp, #12
 800641e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006422:	6161      	str	r1, [r4, #20]
 8006424:	e7ea      	b.n	80063fc <__d2b+0x58>
 8006426:	a801      	add	r0, sp, #4
 8006428:	f7ff fd59 	bl	8005ede <__lo0bits>
 800642c:	9b01      	ldr	r3, [sp, #4]
 800642e:	6163      	str	r3, [r4, #20]
 8006430:	3020      	adds	r0, #32
 8006432:	2201      	movs	r2, #1
 8006434:	e7e8      	b.n	8006408 <__d2b+0x64>
 8006436:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800643a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800643e:	6038      	str	r0, [r7, #0]
 8006440:	6918      	ldr	r0, [r3, #16]
 8006442:	f7ff fd2d 	bl	8005ea0 <__hi0bits>
 8006446:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800644a:	e7e5      	b.n	8006418 <__d2b+0x74>
 800644c:	080070a0 	.word	0x080070a0
 8006450:	080070b1 	.word	0x080070b1

08006454 <__ssputs_r>:
 8006454:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006458:	688e      	ldr	r6, [r1, #8]
 800645a:	461f      	mov	r7, r3
 800645c:	42be      	cmp	r6, r7
 800645e:	680b      	ldr	r3, [r1, #0]
 8006460:	4682      	mov	sl, r0
 8006462:	460c      	mov	r4, r1
 8006464:	4690      	mov	r8, r2
 8006466:	d82d      	bhi.n	80064c4 <__ssputs_r+0x70>
 8006468:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800646c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006470:	d026      	beq.n	80064c0 <__ssputs_r+0x6c>
 8006472:	6965      	ldr	r5, [r4, #20]
 8006474:	6909      	ldr	r1, [r1, #16]
 8006476:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800647a:	eba3 0901 	sub.w	r9, r3, r1
 800647e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006482:	1c7b      	adds	r3, r7, #1
 8006484:	444b      	add	r3, r9
 8006486:	106d      	asrs	r5, r5, #1
 8006488:	429d      	cmp	r5, r3
 800648a:	bf38      	it	cc
 800648c:	461d      	movcc	r5, r3
 800648e:	0553      	lsls	r3, r2, #21
 8006490:	d527      	bpl.n	80064e2 <__ssputs_r+0x8e>
 8006492:	4629      	mov	r1, r5
 8006494:	f7ff fbd0 	bl	8005c38 <_malloc_r>
 8006498:	4606      	mov	r6, r0
 800649a:	b360      	cbz	r0, 80064f6 <__ssputs_r+0xa2>
 800649c:	6921      	ldr	r1, [r4, #16]
 800649e:	464a      	mov	r2, r9
 80064a0:	f000 fa06 	bl	80068b0 <memcpy>
 80064a4:	89a3      	ldrh	r3, [r4, #12]
 80064a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80064aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064ae:	81a3      	strh	r3, [r4, #12]
 80064b0:	6126      	str	r6, [r4, #16]
 80064b2:	6165      	str	r5, [r4, #20]
 80064b4:	444e      	add	r6, r9
 80064b6:	eba5 0509 	sub.w	r5, r5, r9
 80064ba:	6026      	str	r6, [r4, #0]
 80064bc:	60a5      	str	r5, [r4, #8]
 80064be:	463e      	mov	r6, r7
 80064c0:	42be      	cmp	r6, r7
 80064c2:	d900      	bls.n	80064c6 <__ssputs_r+0x72>
 80064c4:	463e      	mov	r6, r7
 80064c6:	6820      	ldr	r0, [r4, #0]
 80064c8:	4632      	mov	r2, r6
 80064ca:	4641      	mov	r1, r8
 80064cc:	f000 f9c6 	bl	800685c <memmove>
 80064d0:	68a3      	ldr	r3, [r4, #8]
 80064d2:	1b9b      	subs	r3, r3, r6
 80064d4:	60a3      	str	r3, [r4, #8]
 80064d6:	6823      	ldr	r3, [r4, #0]
 80064d8:	4433      	add	r3, r6
 80064da:	6023      	str	r3, [r4, #0]
 80064dc:	2000      	movs	r0, #0
 80064de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064e2:	462a      	mov	r2, r5
 80064e4:	f000 fa36 	bl	8006954 <_realloc_r>
 80064e8:	4606      	mov	r6, r0
 80064ea:	2800      	cmp	r0, #0
 80064ec:	d1e0      	bne.n	80064b0 <__ssputs_r+0x5c>
 80064ee:	6921      	ldr	r1, [r4, #16]
 80064f0:	4650      	mov	r0, sl
 80064f2:	f7ff fb2d 	bl	8005b50 <_free_r>
 80064f6:	230c      	movs	r3, #12
 80064f8:	f8ca 3000 	str.w	r3, [sl]
 80064fc:	89a3      	ldrh	r3, [r4, #12]
 80064fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006502:	81a3      	strh	r3, [r4, #12]
 8006504:	f04f 30ff 	mov.w	r0, #4294967295
 8006508:	e7e9      	b.n	80064de <__ssputs_r+0x8a>
	...

0800650c <_svfiprintf_r>:
 800650c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006510:	4698      	mov	r8, r3
 8006512:	898b      	ldrh	r3, [r1, #12]
 8006514:	061b      	lsls	r3, r3, #24
 8006516:	b09d      	sub	sp, #116	@ 0x74
 8006518:	4607      	mov	r7, r0
 800651a:	460d      	mov	r5, r1
 800651c:	4614      	mov	r4, r2
 800651e:	d510      	bpl.n	8006542 <_svfiprintf_r+0x36>
 8006520:	690b      	ldr	r3, [r1, #16]
 8006522:	b973      	cbnz	r3, 8006542 <_svfiprintf_r+0x36>
 8006524:	2140      	movs	r1, #64	@ 0x40
 8006526:	f7ff fb87 	bl	8005c38 <_malloc_r>
 800652a:	6028      	str	r0, [r5, #0]
 800652c:	6128      	str	r0, [r5, #16]
 800652e:	b930      	cbnz	r0, 800653e <_svfiprintf_r+0x32>
 8006530:	230c      	movs	r3, #12
 8006532:	603b      	str	r3, [r7, #0]
 8006534:	f04f 30ff 	mov.w	r0, #4294967295
 8006538:	b01d      	add	sp, #116	@ 0x74
 800653a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800653e:	2340      	movs	r3, #64	@ 0x40
 8006540:	616b      	str	r3, [r5, #20]
 8006542:	2300      	movs	r3, #0
 8006544:	9309      	str	r3, [sp, #36]	@ 0x24
 8006546:	2320      	movs	r3, #32
 8006548:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800654c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006550:	2330      	movs	r3, #48	@ 0x30
 8006552:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80066f0 <_svfiprintf_r+0x1e4>
 8006556:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800655a:	f04f 0901 	mov.w	r9, #1
 800655e:	4623      	mov	r3, r4
 8006560:	469a      	mov	sl, r3
 8006562:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006566:	b10a      	cbz	r2, 800656c <_svfiprintf_r+0x60>
 8006568:	2a25      	cmp	r2, #37	@ 0x25
 800656a:	d1f9      	bne.n	8006560 <_svfiprintf_r+0x54>
 800656c:	ebba 0b04 	subs.w	fp, sl, r4
 8006570:	d00b      	beq.n	800658a <_svfiprintf_r+0x7e>
 8006572:	465b      	mov	r3, fp
 8006574:	4622      	mov	r2, r4
 8006576:	4629      	mov	r1, r5
 8006578:	4638      	mov	r0, r7
 800657a:	f7ff ff6b 	bl	8006454 <__ssputs_r>
 800657e:	3001      	adds	r0, #1
 8006580:	f000 80a7 	beq.w	80066d2 <_svfiprintf_r+0x1c6>
 8006584:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006586:	445a      	add	r2, fp
 8006588:	9209      	str	r2, [sp, #36]	@ 0x24
 800658a:	f89a 3000 	ldrb.w	r3, [sl]
 800658e:	2b00      	cmp	r3, #0
 8006590:	f000 809f 	beq.w	80066d2 <_svfiprintf_r+0x1c6>
 8006594:	2300      	movs	r3, #0
 8006596:	f04f 32ff 	mov.w	r2, #4294967295
 800659a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800659e:	f10a 0a01 	add.w	sl, sl, #1
 80065a2:	9304      	str	r3, [sp, #16]
 80065a4:	9307      	str	r3, [sp, #28]
 80065a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80065aa:	931a      	str	r3, [sp, #104]	@ 0x68
 80065ac:	4654      	mov	r4, sl
 80065ae:	2205      	movs	r2, #5
 80065b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065b4:	484e      	ldr	r0, [pc, #312]	@ (80066f0 <_svfiprintf_r+0x1e4>)
 80065b6:	f7f9 fe0b 	bl	80001d0 <memchr>
 80065ba:	9a04      	ldr	r2, [sp, #16]
 80065bc:	b9d8      	cbnz	r0, 80065f6 <_svfiprintf_r+0xea>
 80065be:	06d0      	lsls	r0, r2, #27
 80065c0:	bf44      	itt	mi
 80065c2:	2320      	movmi	r3, #32
 80065c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065c8:	0711      	lsls	r1, r2, #28
 80065ca:	bf44      	itt	mi
 80065cc:	232b      	movmi	r3, #43	@ 0x2b
 80065ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065d2:	f89a 3000 	ldrb.w	r3, [sl]
 80065d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80065d8:	d015      	beq.n	8006606 <_svfiprintf_r+0xfa>
 80065da:	9a07      	ldr	r2, [sp, #28]
 80065dc:	4654      	mov	r4, sl
 80065de:	2000      	movs	r0, #0
 80065e0:	f04f 0c0a 	mov.w	ip, #10
 80065e4:	4621      	mov	r1, r4
 80065e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065ea:	3b30      	subs	r3, #48	@ 0x30
 80065ec:	2b09      	cmp	r3, #9
 80065ee:	d94b      	bls.n	8006688 <_svfiprintf_r+0x17c>
 80065f0:	b1b0      	cbz	r0, 8006620 <_svfiprintf_r+0x114>
 80065f2:	9207      	str	r2, [sp, #28]
 80065f4:	e014      	b.n	8006620 <_svfiprintf_r+0x114>
 80065f6:	eba0 0308 	sub.w	r3, r0, r8
 80065fa:	fa09 f303 	lsl.w	r3, r9, r3
 80065fe:	4313      	orrs	r3, r2
 8006600:	9304      	str	r3, [sp, #16]
 8006602:	46a2      	mov	sl, r4
 8006604:	e7d2      	b.n	80065ac <_svfiprintf_r+0xa0>
 8006606:	9b03      	ldr	r3, [sp, #12]
 8006608:	1d19      	adds	r1, r3, #4
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	9103      	str	r1, [sp, #12]
 800660e:	2b00      	cmp	r3, #0
 8006610:	bfbb      	ittet	lt
 8006612:	425b      	neglt	r3, r3
 8006614:	f042 0202 	orrlt.w	r2, r2, #2
 8006618:	9307      	strge	r3, [sp, #28]
 800661a:	9307      	strlt	r3, [sp, #28]
 800661c:	bfb8      	it	lt
 800661e:	9204      	strlt	r2, [sp, #16]
 8006620:	7823      	ldrb	r3, [r4, #0]
 8006622:	2b2e      	cmp	r3, #46	@ 0x2e
 8006624:	d10a      	bne.n	800663c <_svfiprintf_r+0x130>
 8006626:	7863      	ldrb	r3, [r4, #1]
 8006628:	2b2a      	cmp	r3, #42	@ 0x2a
 800662a:	d132      	bne.n	8006692 <_svfiprintf_r+0x186>
 800662c:	9b03      	ldr	r3, [sp, #12]
 800662e:	1d1a      	adds	r2, r3, #4
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	9203      	str	r2, [sp, #12]
 8006634:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006638:	3402      	adds	r4, #2
 800663a:	9305      	str	r3, [sp, #20]
 800663c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006700 <_svfiprintf_r+0x1f4>
 8006640:	7821      	ldrb	r1, [r4, #0]
 8006642:	2203      	movs	r2, #3
 8006644:	4650      	mov	r0, sl
 8006646:	f7f9 fdc3 	bl	80001d0 <memchr>
 800664a:	b138      	cbz	r0, 800665c <_svfiprintf_r+0x150>
 800664c:	9b04      	ldr	r3, [sp, #16]
 800664e:	eba0 000a 	sub.w	r0, r0, sl
 8006652:	2240      	movs	r2, #64	@ 0x40
 8006654:	4082      	lsls	r2, r0
 8006656:	4313      	orrs	r3, r2
 8006658:	3401      	adds	r4, #1
 800665a:	9304      	str	r3, [sp, #16]
 800665c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006660:	4824      	ldr	r0, [pc, #144]	@ (80066f4 <_svfiprintf_r+0x1e8>)
 8006662:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006666:	2206      	movs	r2, #6
 8006668:	f7f9 fdb2 	bl	80001d0 <memchr>
 800666c:	2800      	cmp	r0, #0
 800666e:	d036      	beq.n	80066de <_svfiprintf_r+0x1d2>
 8006670:	4b21      	ldr	r3, [pc, #132]	@ (80066f8 <_svfiprintf_r+0x1ec>)
 8006672:	bb1b      	cbnz	r3, 80066bc <_svfiprintf_r+0x1b0>
 8006674:	9b03      	ldr	r3, [sp, #12]
 8006676:	3307      	adds	r3, #7
 8006678:	f023 0307 	bic.w	r3, r3, #7
 800667c:	3308      	adds	r3, #8
 800667e:	9303      	str	r3, [sp, #12]
 8006680:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006682:	4433      	add	r3, r6
 8006684:	9309      	str	r3, [sp, #36]	@ 0x24
 8006686:	e76a      	b.n	800655e <_svfiprintf_r+0x52>
 8006688:	fb0c 3202 	mla	r2, ip, r2, r3
 800668c:	460c      	mov	r4, r1
 800668e:	2001      	movs	r0, #1
 8006690:	e7a8      	b.n	80065e4 <_svfiprintf_r+0xd8>
 8006692:	2300      	movs	r3, #0
 8006694:	3401      	adds	r4, #1
 8006696:	9305      	str	r3, [sp, #20]
 8006698:	4619      	mov	r1, r3
 800669a:	f04f 0c0a 	mov.w	ip, #10
 800669e:	4620      	mov	r0, r4
 80066a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80066a4:	3a30      	subs	r2, #48	@ 0x30
 80066a6:	2a09      	cmp	r2, #9
 80066a8:	d903      	bls.n	80066b2 <_svfiprintf_r+0x1a6>
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d0c6      	beq.n	800663c <_svfiprintf_r+0x130>
 80066ae:	9105      	str	r1, [sp, #20]
 80066b0:	e7c4      	b.n	800663c <_svfiprintf_r+0x130>
 80066b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80066b6:	4604      	mov	r4, r0
 80066b8:	2301      	movs	r3, #1
 80066ba:	e7f0      	b.n	800669e <_svfiprintf_r+0x192>
 80066bc:	ab03      	add	r3, sp, #12
 80066be:	9300      	str	r3, [sp, #0]
 80066c0:	462a      	mov	r2, r5
 80066c2:	4b0e      	ldr	r3, [pc, #56]	@ (80066fc <_svfiprintf_r+0x1f0>)
 80066c4:	a904      	add	r1, sp, #16
 80066c6:	4638      	mov	r0, r7
 80066c8:	f7fd fe98 	bl	80043fc <_printf_float>
 80066cc:	1c42      	adds	r2, r0, #1
 80066ce:	4606      	mov	r6, r0
 80066d0:	d1d6      	bne.n	8006680 <_svfiprintf_r+0x174>
 80066d2:	89ab      	ldrh	r3, [r5, #12]
 80066d4:	065b      	lsls	r3, r3, #25
 80066d6:	f53f af2d 	bmi.w	8006534 <_svfiprintf_r+0x28>
 80066da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80066dc:	e72c      	b.n	8006538 <_svfiprintf_r+0x2c>
 80066de:	ab03      	add	r3, sp, #12
 80066e0:	9300      	str	r3, [sp, #0]
 80066e2:	462a      	mov	r2, r5
 80066e4:	4b05      	ldr	r3, [pc, #20]	@ (80066fc <_svfiprintf_r+0x1f0>)
 80066e6:	a904      	add	r1, sp, #16
 80066e8:	4638      	mov	r0, r7
 80066ea:	f7fe f91f 	bl	800492c <_printf_i>
 80066ee:	e7ed      	b.n	80066cc <_svfiprintf_r+0x1c0>
 80066f0:	08007208 	.word	0x08007208
 80066f4:	08007212 	.word	0x08007212
 80066f8:	080043fd 	.word	0x080043fd
 80066fc:	08006455 	.word	0x08006455
 8006700:	0800720e 	.word	0x0800720e

08006704 <__sflush_r>:
 8006704:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800670c:	0716      	lsls	r6, r2, #28
 800670e:	4605      	mov	r5, r0
 8006710:	460c      	mov	r4, r1
 8006712:	d454      	bmi.n	80067be <__sflush_r+0xba>
 8006714:	684b      	ldr	r3, [r1, #4]
 8006716:	2b00      	cmp	r3, #0
 8006718:	dc02      	bgt.n	8006720 <__sflush_r+0x1c>
 800671a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800671c:	2b00      	cmp	r3, #0
 800671e:	dd48      	ble.n	80067b2 <__sflush_r+0xae>
 8006720:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006722:	2e00      	cmp	r6, #0
 8006724:	d045      	beq.n	80067b2 <__sflush_r+0xae>
 8006726:	2300      	movs	r3, #0
 8006728:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800672c:	682f      	ldr	r7, [r5, #0]
 800672e:	6a21      	ldr	r1, [r4, #32]
 8006730:	602b      	str	r3, [r5, #0]
 8006732:	d030      	beq.n	8006796 <__sflush_r+0x92>
 8006734:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006736:	89a3      	ldrh	r3, [r4, #12]
 8006738:	0759      	lsls	r1, r3, #29
 800673a:	d505      	bpl.n	8006748 <__sflush_r+0x44>
 800673c:	6863      	ldr	r3, [r4, #4]
 800673e:	1ad2      	subs	r2, r2, r3
 8006740:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006742:	b10b      	cbz	r3, 8006748 <__sflush_r+0x44>
 8006744:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006746:	1ad2      	subs	r2, r2, r3
 8006748:	2300      	movs	r3, #0
 800674a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800674c:	6a21      	ldr	r1, [r4, #32]
 800674e:	4628      	mov	r0, r5
 8006750:	47b0      	blx	r6
 8006752:	1c43      	adds	r3, r0, #1
 8006754:	89a3      	ldrh	r3, [r4, #12]
 8006756:	d106      	bne.n	8006766 <__sflush_r+0x62>
 8006758:	6829      	ldr	r1, [r5, #0]
 800675a:	291d      	cmp	r1, #29
 800675c:	d82b      	bhi.n	80067b6 <__sflush_r+0xb2>
 800675e:	4a2a      	ldr	r2, [pc, #168]	@ (8006808 <__sflush_r+0x104>)
 8006760:	410a      	asrs	r2, r1
 8006762:	07d6      	lsls	r6, r2, #31
 8006764:	d427      	bmi.n	80067b6 <__sflush_r+0xb2>
 8006766:	2200      	movs	r2, #0
 8006768:	6062      	str	r2, [r4, #4]
 800676a:	04d9      	lsls	r1, r3, #19
 800676c:	6922      	ldr	r2, [r4, #16]
 800676e:	6022      	str	r2, [r4, #0]
 8006770:	d504      	bpl.n	800677c <__sflush_r+0x78>
 8006772:	1c42      	adds	r2, r0, #1
 8006774:	d101      	bne.n	800677a <__sflush_r+0x76>
 8006776:	682b      	ldr	r3, [r5, #0]
 8006778:	b903      	cbnz	r3, 800677c <__sflush_r+0x78>
 800677a:	6560      	str	r0, [r4, #84]	@ 0x54
 800677c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800677e:	602f      	str	r7, [r5, #0]
 8006780:	b1b9      	cbz	r1, 80067b2 <__sflush_r+0xae>
 8006782:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006786:	4299      	cmp	r1, r3
 8006788:	d002      	beq.n	8006790 <__sflush_r+0x8c>
 800678a:	4628      	mov	r0, r5
 800678c:	f7ff f9e0 	bl	8005b50 <_free_r>
 8006790:	2300      	movs	r3, #0
 8006792:	6363      	str	r3, [r4, #52]	@ 0x34
 8006794:	e00d      	b.n	80067b2 <__sflush_r+0xae>
 8006796:	2301      	movs	r3, #1
 8006798:	4628      	mov	r0, r5
 800679a:	47b0      	blx	r6
 800679c:	4602      	mov	r2, r0
 800679e:	1c50      	adds	r0, r2, #1
 80067a0:	d1c9      	bne.n	8006736 <__sflush_r+0x32>
 80067a2:	682b      	ldr	r3, [r5, #0]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d0c6      	beq.n	8006736 <__sflush_r+0x32>
 80067a8:	2b1d      	cmp	r3, #29
 80067aa:	d001      	beq.n	80067b0 <__sflush_r+0xac>
 80067ac:	2b16      	cmp	r3, #22
 80067ae:	d11e      	bne.n	80067ee <__sflush_r+0xea>
 80067b0:	602f      	str	r7, [r5, #0]
 80067b2:	2000      	movs	r0, #0
 80067b4:	e022      	b.n	80067fc <__sflush_r+0xf8>
 80067b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067ba:	b21b      	sxth	r3, r3
 80067bc:	e01b      	b.n	80067f6 <__sflush_r+0xf2>
 80067be:	690f      	ldr	r7, [r1, #16]
 80067c0:	2f00      	cmp	r7, #0
 80067c2:	d0f6      	beq.n	80067b2 <__sflush_r+0xae>
 80067c4:	0793      	lsls	r3, r2, #30
 80067c6:	680e      	ldr	r6, [r1, #0]
 80067c8:	bf08      	it	eq
 80067ca:	694b      	ldreq	r3, [r1, #20]
 80067cc:	600f      	str	r7, [r1, #0]
 80067ce:	bf18      	it	ne
 80067d0:	2300      	movne	r3, #0
 80067d2:	eba6 0807 	sub.w	r8, r6, r7
 80067d6:	608b      	str	r3, [r1, #8]
 80067d8:	f1b8 0f00 	cmp.w	r8, #0
 80067dc:	dde9      	ble.n	80067b2 <__sflush_r+0xae>
 80067de:	6a21      	ldr	r1, [r4, #32]
 80067e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80067e2:	4643      	mov	r3, r8
 80067e4:	463a      	mov	r2, r7
 80067e6:	4628      	mov	r0, r5
 80067e8:	47b0      	blx	r6
 80067ea:	2800      	cmp	r0, #0
 80067ec:	dc08      	bgt.n	8006800 <__sflush_r+0xfc>
 80067ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067f6:	81a3      	strh	r3, [r4, #12]
 80067f8:	f04f 30ff 	mov.w	r0, #4294967295
 80067fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006800:	4407      	add	r7, r0
 8006802:	eba8 0800 	sub.w	r8, r8, r0
 8006806:	e7e7      	b.n	80067d8 <__sflush_r+0xd4>
 8006808:	dfbffffe 	.word	0xdfbffffe

0800680c <_fflush_r>:
 800680c:	b538      	push	{r3, r4, r5, lr}
 800680e:	690b      	ldr	r3, [r1, #16]
 8006810:	4605      	mov	r5, r0
 8006812:	460c      	mov	r4, r1
 8006814:	b913      	cbnz	r3, 800681c <_fflush_r+0x10>
 8006816:	2500      	movs	r5, #0
 8006818:	4628      	mov	r0, r5
 800681a:	bd38      	pop	{r3, r4, r5, pc}
 800681c:	b118      	cbz	r0, 8006826 <_fflush_r+0x1a>
 800681e:	6a03      	ldr	r3, [r0, #32]
 8006820:	b90b      	cbnz	r3, 8006826 <_fflush_r+0x1a>
 8006822:	f7fe fa2f 	bl	8004c84 <__sinit>
 8006826:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d0f3      	beq.n	8006816 <_fflush_r+0xa>
 800682e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006830:	07d0      	lsls	r0, r2, #31
 8006832:	d404      	bmi.n	800683e <_fflush_r+0x32>
 8006834:	0599      	lsls	r1, r3, #22
 8006836:	d402      	bmi.n	800683e <_fflush_r+0x32>
 8006838:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800683a:	f7fe fb3a 	bl	8004eb2 <__retarget_lock_acquire_recursive>
 800683e:	4628      	mov	r0, r5
 8006840:	4621      	mov	r1, r4
 8006842:	f7ff ff5f 	bl	8006704 <__sflush_r>
 8006846:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006848:	07da      	lsls	r2, r3, #31
 800684a:	4605      	mov	r5, r0
 800684c:	d4e4      	bmi.n	8006818 <_fflush_r+0xc>
 800684e:	89a3      	ldrh	r3, [r4, #12]
 8006850:	059b      	lsls	r3, r3, #22
 8006852:	d4e1      	bmi.n	8006818 <_fflush_r+0xc>
 8006854:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006856:	f7fe fb2d 	bl	8004eb4 <__retarget_lock_release_recursive>
 800685a:	e7dd      	b.n	8006818 <_fflush_r+0xc>

0800685c <memmove>:
 800685c:	4288      	cmp	r0, r1
 800685e:	b510      	push	{r4, lr}
 8006860:	eb01 0402 	add.w	r4, r1, r2
 8006864:	d902      	bls.n	800686c <memmove+0x10>
 8006866:	4284      	cmp	r4, r0
 8006868:	4623      	mov	r3, r4
 800686a:	d807      	bhi.n	800687c <memmove+0x20>
 800686c:	1e43      	subs	r3, r0, #1
 800686e:	42a1      	cmp	r1, r4
 8006870:	d008      	beq.n	8006884 <memmove+0x28>
 8006872:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006876:	f803 2f01 	strb.w	r2, [r3, #1]!
 800687a:	e7f8      	b.n	800686e <memmove+0x12>
 800687c:	4402      	add	r2, r0
 800687e:	4601      	mov	r1, r0
 8006880:	428a      	cmp	r2, r1
 8006882:	d100      	bne.n	8006886 <memmove+0x2a>
 8006884:	bd10      	pop	{r4, pc}
 8006886:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800688a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800688e:	e7f7      	b.n	8006880 <memmove+0x24>

08006890 <_sbrk_r>:
 8006890:	b538      	push	{r3, r4, r5, lr}
 8006892:	4d06      	ldr	r5, [pc, #24]	@ (80068ac <_sbrk_r+0x1c>)
 8006894:	2300      	movs	r3, #0
 8006896:	4604      	mov	r4, r0
 8006898:	4608      	mov	r0, r1
 800689a:	602b      	str	r3, [r5, #0]
 800689c:	f7fb f80a 	bl	80018b4 <_sbrk>
 80068a0:	1c43      	adds	r3, r0, #1
 80068a2:	d102      	bne.n	80068aa <_sbrk_r+0x1a>
 80068a4:	682b      	ldr	r3, [r5, #0]
 80068a6:	b103      	cbz	r3, 80068aa <_sbrk_r+0x1a>
 80068a8:	6023      	str	r3, [r4, #0]
 80068aa:	bd38      	pop	{r3, r4, r5, pc}
 80068ac:	20000444 	.word	0x20000444

080068b0 <memcpy>:
 80068b0:	440a      	add	r2, r1
 80068b2:	4291      	cmp	r1, r2
 80068b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80068b8:	d100      	bne.n	80068bc <memcpy+0xc>
 80068ba:	4770      	bx	lr
 80068bc:	b510      	push	{r4, lr}
 80068be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80068c6:	4291      	cmp	r1, r2
 80068c8:	d1f9      	bne.n	80068be <memcpy+0xe>
 80068ca:	bd10      	pop	{r4, pc}

080068cc <__assert_func>:
 80068cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80068ce:	4614      	mov	r4, r2
 80068d0:	461a      	mov	r2, r3
 80068d2:	4b09      	ldr	r3, [pc, #36]	@ (80068f8 <__assert_func+0x2c>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4605      	mov	r5, r0
 80068d8:	68d8      	ldr	r0, [r3, #12]
 80068da:	b954      	cbnz	r4, 80068f2 <__assert_func+0x26>
 80068dc:	4b07      	ldr	r3, [pc, #28]	@ (80068fc <__assert_func+0x30>)
 80068de:	461c      	mov	r4, r3
 80068e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80068e4:	9100      	str	r1, [sp, #0]
 80068e6:	462b      	mov	r3, r5
 80068e8:	4905      	ldr	r1, [pc, #20]	@ (8006900 <__assert_func+0x34>)
 80068ea:	f000 f86f 	bl	80069cc <fiprintf>
 80068ee:	f000 f87f 	bl	80069f0 <abort>
 80068f2:	4b04      	ldr	r3, [pc, #16]	@ (8006904 <__assert_func+0x38>)
 80068f4:	e7f4      	b.n	80068e0 <__assert_func+0x14>
 80068f6:	bf00      	nop
 80068f8:	20000018 	.word	0x20000018
 80068fc:	0800725e 	.word	0x0800725e
 8006900:	08007230 	.word	0x08007230
 8006904:	08007223 	.word	0x08007223

08006908 <_calloc_r>:
 8006908:	b570      	push	{r4, r5, r6, lr}
 800690a:	fba1 5402 	umull	r5, r4, r1, r2
 800690e:	b93c      	cbnz	r4, 8006920 <_calloc_r+0x18>
 8006910:	4629      	mov	r1, r5
 8006912:	f7ff f991 	bl	8005c38 <_malloc_r>
 8006916:	4606      	mov	r6, r0
 8006918:	b928      	cbnz	r0, 8006926 <_calloc_r+0x1e>
 800691a:	2600      	movs	r6, #0
 800691c:	4630      	mov	r0, r6
 800691e:	bd70      	pop	{r4, r5, r6, pc}
 8006920:	220c      	movs	r2, #12
 8006922:	6002      	str	r2, [r0, #0]
 8006924:	e7f9      	b.n	800691a <_calloc_r+0x12>
 8006926:	462a      	mov	r2, r5
 8006928:	4621      	mov	r1, r4
 800692a:	f7fe fa44 	bl	8004db6 <memset>
 800692e:	e7f5      	b.n	800691c <_calloc_r+0x14>

08006930 <__ascii_mbtowc>:
 8006930:	b082      	sub	sp, #8
 8006932:	b901      	cbnz	r1, 8006936 <__ascii_mbtowc+0x6>
 8006934:	a901      	add	r1, sp, #4
 8006936:	b142      	cbz	r2, 800694a <__ascii_mbtowc+0x1a>
 8006938:	b14b      	cbz	r3, 800694e <__ascii_mbtowc+0x1e>
 800693a:	7813      	ldrb	r3, [r2, #0]
 800693c:	600b      	str	r3, [r1, #0]
 800693e:	7812      	ldrb	r2, [r2, #0]
 8006940:	1e10      	subs	r0, r2, #0
 8006942:	bf18      	it	ne
 8006944:	2001      	movne	r0, #1
 8006946:	b002      	add	sp, #8
 8006948:	4770      	bx	lr
 800694a:	4610      	mov	r0, r2
 800694c:	e7fb      	b.n	8006946 <__ascii_mbtowc+0x16>
 800694e:	f06f 0001 	mvn.w	r0, #1
 8006952:	e7f8      	b.n	8006946 <__ascii_mbtowc+0x16>

08006954 <_realloc_r>:
 8006954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006958:	4680      	mov	r8, r0
 800695a:	4615      	mov	r5, r2
 800695c:	460c      	mov	r4, r1
 800695e:	b921      	cbnz	r1, 800696a <_realloc_r+0x16>
 8006960:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006964:	4611      	mov	r1, r2
 8006966:	f7ff b967 	b.w	8005c38 <_malloc_r>
 800696a:	b92a      	cbnz	r2, 8006978 <_realloc_r+0x24>
 800696c:	f7ff f8f0 	bl	8005b50 <_free_r>
 8006970:	2400      	movs	r4, #0
 8006972:	4620      	mov	r0, r4
 8006974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006978:	f000 f841 	bl	80069fe <_malloc_usable_size_r>
 800697c:	4285      	cmp	r5, r0
 800697e:	4606      	mov	r6, r0
 8006980:	d802      	bhi.n	8006988 <_realloc_r+0x34>
 8006982:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006986:	d8f4      	bhi.n	8006972 <_realloc_r+0x1e>
 8006988:	4629      	mov	r1, r5
 800698a:	4640      	mov	r0, r8
 800698c:	f7ff f954 	bl	8005c38 <_malloc_r>
 8006990:	4607      	mov	r7, r0
 8006992:	2800      	cmp	r0, #0
 8006994:	d0ec      	beq.n	8006970 <_realloc_r+0x1c>
 8006996:	42b5      	cmp	r5, r6
 8006998:	462a      	mov	r2, r5
 800699a:	4621      	mov	r1, r4
 800699c:	bf28      	it	cs
 800699e:	4632      	movcs	r2, r6
 80069a0:	f7ff ff86 	bl	80068b0 <memcpy>
 80069a4:	4621      	mov	r1, r4
 80069a6:	4640      	mov	r0, r8
 80069a8:	f7ff f8d2 	bl	8005b50 <_free_r>
 80069ac:	463c      	mov	r4, r7
 80069ae:	e7e0      	b.n	8006972 <_realloc_r+0x1e>

080069b0 <__ascii_wctomb>:
 80069b0:	4603      	mov	r3, r0
 80069b2:	4608      	mov	r0, r1
 80069b4:	b141      	cbz	r1, 80069c8 <__ascii_wctomb+0x18>
 80069b6:	2aff      	cmp	r2, #255	@ 0xff
 80069b8:	d904      	bls.n	80069c4 <__ascii_wctomb+0x14>
 80069ba:	228a      	movs	r2, #138	@ 0x8a
 80069bc:	601a      	str	r2, [r3, #0]
 80069be:	f04f 30ff 	mov.w	r0, #4294967295
 80069c2:	4770      	bx	lr
 80069c4:	700a      	strb	r2, [r1, #0]
 80069c6:	2001      	movs	r0, #1
 80069c8:	4770      	bx	lr
	...

080069cc <fiprintf>:
 80069cc:	b40e      	push	{r1, r2, r3}
 80069ce:	b503      	push	{r0, r1, lr}
 80069d0:	4601      	mov	r1, r0
 80069d2:	ab03      	add	r3, sp, #12
 80069d4:	4805      	ldr	r0, [pc, #20]	@ (80069ec <fiprintf+0x20>)
 80069d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80069da:	6800      	ldr	r0, [r0, #0]
 80069dc:	9301      	str	r3, [sp, #4]
 80069de:	f000 f83f 	bl	8006a60 <_vfiprintf_r>
 80069e2:	b002      	add	sp, #8
 80069e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80069e8:	b003      	add	sp, #12
 80069ea:	4770      	bx	lr
 80069ec:	20000018 	.word	0x20000018

080069f0 <abort>:
 80069f0:	b508      	push	{r3, lr}
 80069f2:	2006      	movs	r0, #6
 80069f4:	f000 fa08 	bl	8006e08 <raise>
 80069f8:	2001      	movs	r0, #1
 80069fa:	f7fa fee2 	bl	80017c2 <_exit>

080069fe <_malloc_usable_size_r>:
 80069fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a02:	1f18      	subs	r0, r3, #4
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	bfbc      	itt	lt
 8006a08:	580b      	ldrlt	r3, [r1, r0]
 8006a0a:	18c0      	addlt	r0, r0, r3
 8006a0c:	4770      	bx	lr

08006a0e <__sfputc_r>:
 8006a0e:	6893      	ldr	r3, [r2, #8]
 8006a10:	3b01      	subs	r3, #1
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	b410      	push	{r4}
 8006a16:	6093      	str	r3, [r2, #8]
 8006a18:	da08      	bge.n	8006a2c <__sfputc_r+0x1e>
 8006a1a:	6994      	ldr	r4, [r2, #24]
 8006a1c:	42a3      	cmp	r3, r4
 8006a1e:	db01      	blt.n	8006a24 <__sfputc_r+0x16>
 8006a20:	290a      	cmp	r1, #10
 8006a22:	d103      	bne.n	8006a2c <__sfputc_r+0x1e>
 8006a24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a28:	f000 b932 	b.w	8006c90 <__swbuf_r>
 8006a2c:	6813      	ldr	r3, [r2, #0]
 8006a2e:	1c58      	adds	r0, r3, #1
 8006a30:	6010      	str	r0, [r2, #0]
 8006a32:	7019      	strb	r1, [r3, #0]
 8006a34:	4608      	mov	r0, r1
 8006a36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a3a:	4770      	bx	lr

08006a3c <__sfputs_r>:
 8006a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a3e:	4606      	mov	r6, r0
 8006a40:	460f      	mov	r7, r1
 8006a42:	4614      	mov	r4, r2
 8006a44:	18d5      	adds	r5, r2, r3
 8006a46:	42ac      	cmp	r4, r5
 8006a48:	d101      	bne.n	8006a4e <__sfputs_r+0x12>
 8006a4a:	2000      	movs	r0, #0
 8006a4c:	e007      	b.n	8006a5e <__sfputs_r+0x22>
 8006a4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a52:	463a      	mov	r2, r7
 8006a54:	4630      	mov	r0, r6
 8006a56:	f7ff ffda 	bl	8006a0e <__sfputc_r>
 8006a5a:	1c43      	adds	r3, r0, #1
 8006a5c:	d1f3      	bne.n	8006a46 <__sfputs_r+0xa>
 8006a5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006a60 <_vfiprintf_r>:
 8006a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a64:	460d      	mov	r5, r1
 8006a66:	b09d      	sub	sp, #116	@ 0x74
 8006a68:	4614      	mov	r4, r2
 8006a6a:	4698      	mov	r8, r3
 8006a6c:	4606      	mov	r6, r0
 8006a6e:	b118      	cbz	r0, 8006a78 <_vfiprintf_r+0x18>
 8006a70:	6a03      	ldr	r3, [r0, #32]
 8006a72:	b90b      	cbnz	r3, 8006a78 <_vfiprintf_r+0x18>
 8006a74:	f7fe f906 	bl	8004c84 <__sinit>
 8006a78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006a7a:	07d9      	lsls	r1, r3, #31
 8006a7c:	d405      	bmi.n	8006a8a <_vfiprintf_r+0x2a>
 8006a7e:	89ab      	ldrh	r3, [r5, #12]
 8006a80:	059a      	lsls	r2, r3, #22
 8006a82:	d402      	bmi.n	8006a8a <_vfiprintf_r+0x2a>
 8006a84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006a86:	f7fe fa14 	bl	8004eb2 <__retarget_lock_acquire_recursive>
 8006a8a:	89ab      	ldrh	r3, [r5, #12]
 8006a8c:	071b      	lsls	r3, r3, #28
 8006a8e:	d501      	bpl.n	8006a94 <_vfiprintf_r+0x34>
 8006a90:	692b      	ldr	r3, [r5, #16]
 8006a92:	b99b      	cbnz	r3, 8006abc <_vfiprintf_r+0x5c>
 8006a94:	4629      	mov	r1, r5
 8006a96:	4630      	mov	r0, r6
 8006a98:	f000 f938 	bl	8006d0c <__swsetup_r>
 8006a9c:	b170      	cbz	r0, 8006abc <_vfiprintf_r+0x5c>
 8006a9e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006aa0:	07dc      	lsls	r4, r3, #31
 8006aa2:	d504      	bpl.n	8006aae <_vfiprintf_r+0x4e>
 8006aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8006aa8:	b01d      	add	sp, #116	@ 0x74
 8006aaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aae:	89ab      	ldrh	r3, [r5, #12]
 8006ab0:	0598      	lsls	r0, r3, #22
 8006ab2:	d4f7      	bmi.n	8006aa4 <_vfiprintf_r+0x44>
 8006ab4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006ab6:	f7fe f9fd 	bl	8004eb4 <__retarget_lock_release_recursive>
 8006aba:	e7f3      	b.n	8006aa4 <_vfiprintf_r+0x44>
 8006abc:	2300      	movs	r3, #0
 8006abe:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ac0:	2320      	movs	r3, #32
 8006ac2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006ac6:	f8cd 800c 	str.w	r8, [sp, #12]
 8006aca:	2330      	movs	r3, #48	@ 0x30
 8006acc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006c7c <_vfiprintf_r+0x21c>
 8006ad0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006ad4:	f04f 0901 	mov.w	r9, #1
 8006ad8:	4623      	mov	r3, r4
 8006ada:	469a      	mov	sl, r3
 8006adc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ae0:	b10a      	cbz	r2, 8006ae6 <_vfiprintf_r+0x86>
 8006ae2:	2a25      	cmp	r2, #37	@ 0x25
 8006ae4:	d1f9      	bne.n	8006ada <_vfiprintf_r+0x7a>
 8006ae6:	ebba 0b04 	subs.w	fp, sl, r4
 8006aea:	d00b      	beq.n	8006b04 <_vfiprintf_r+0xa4>
 8006aec:	465b      	mov	r3, fp
 8006aee:	4622      	mov	r2, r4
 8006af0:	4629      	mov	r1, r5
 8006af2:	4630      	mov	r0, r6
 8006af4:	f7ff ffa2 	bl	8006a3c <__sfputs_r>
 8006af8:	3001      	adds	r0, #1
 8006afa:	f000 80a7 	beq.w	8006c4c <_vfiprintf_r+0x1ec>
 8006afe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b00:	445a      	add	r2, fp
 8006b02:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b04:	f89a 3000 	ldrb.w	r3, [sl]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	f000 809f 	beq.w	8006c4c <_vfiprintf_r+0x1ec>
 8006b0e:	2300      	movs	r3, #0
 8006b10:	f04f 32ff 	mov.w	r2, #4294967295
 8006b14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b18:	f10a 0a01 	add.w	sl, sl, #1
 8006b1c:	9304      	str	r3, [sp, #16]
 8006b1e:	9307      	str	r3, [sp, #28]
 8006b20:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006b24:	931a      	str	r3, [sp, #104]	@ 0x68
 8006b26:	4654      	mov	r4, sl
 8006b28:	2205      	movs	r2, #5
 8006b2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b2e:	4853      	ldr	r0, [pc, #332]	@ (8006c7c <_vfiprintf_r+0x21c>)
 8006b30:	f7f9 fb4e 	bl	80001d0 <memchr>
 8006b34:	9a04      	ldr	r2, [sp, #16]
 8006b36:	b9d8      	cbnz	r0, 8006b70 <_vfiprintf_r+0x110>
 8006b38:	06d1      	lsls	r1, r2, #27
 8006b3a:	bf44      	itt	mi
 8006b3c:	2320      	movmi	r3, #32
 8006b3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b42:	0713      	lsls	r3, r2, #28
 8006b44:	bf44      	itt	mi
 8006b46:	232b      	movmi	r3, #43	@ 0x2b
 8006b48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b4c:	f89a 3000 	ldrb.w	r3, [sl]
 8006b50:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b52:	d015      	beq.n	8006b80 <_vfiprintf_r+0x120>
 8006b54:	9a07      	ldr	r2, [sp, #28]
 8006b56:	4654      	mov	r4, sl
 8006b58:	2000      	movs	r0, #0
 8006b5a:	f04f 0c0a 	mov.w	ip, #10
 8006b5e:	4621      	mov	r1, r4
 8006b60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b64:	3b30      	subs	r3, #48	@ 0x30
 8006b66:	2b09      	cmp	r3, #9
 8006b68:	d94b      	bls.n	8006c02 <_vfiprintf_r+0x1a2>
 8006b6a:	b1b0      	cbz	r0, 8006b9a <_vfiprintf_r+0x13a>
 8006b6c:	9207      	str	r2, [sp, #28]
 8006b6e:	e014      	b.n	8006b9a <_vfiprintf_r+0x13a>
 8006b70:	eba0 0308 	sub.w	r3, r0, r8
 8006b74:	fa09 f303 	lsl.w	r3, r9, r3
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	9304      	str	r3, [sp, #16]
 8006b7c:	46a2      	mov	sl, r4
 8006b7e:	e7d2      	b.n	8006b26 <_vfiprintf_r+0xc6>
 8006b80:	9b03      	ldr	r3, [sp, #12]
 8006b82:	1d19      	adds	r1, r3, #4
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	9103      	str	r1, [sp, #12]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	bfbb      	ittet	lt
 8006b8c:	425b      	neglt	r3, r3
 8006b8e:	f042 0202 	orrlt.w	r2, r2, #2
 8006b92:	9307      	strge	r3, [sp, #28]
 8006b94:	9307      	strlt	r3, [sp, #28]
 8006b96:	bfb8      	it	lt
 8006b98:	9204      	strlt	r2, [sp, #16]
 8006b9a:	7823      	ldrb	r3, [r4, #0]
 8006b9c:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b9e:	d10a      	bne.n	8006bb6 <_vfiprintf_r+0x156>
 8006ba0:	7863      	ldrb	r3, [r4, #1]
 8006ba2:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ba4:	d132      	bne.n	8006c0c <_vfiprintf_r+0x1ac>
 8006ba6:	9b03      	ldr	r3, [sp, #12]
 8006ba8:	1d1a      	adds	r2, r3, #4
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	9203      	str	r2, [sp, #12]
 8006bae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006bb2:	3402      	adds	r4, #2
 8006bb4:	9305      	str	r3, [sp, #20]
 8006bb6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006c8c <_vfiprintf_r+0x22c>
 8006bba:	7821      	ldrb	r1, [r4, #0]
 8006bbc:	2203      	movs	r2, #3
 8006bbe:	4650      	mov	r0, sl
 8006bc0:	f7f9 fb06 	bl	80001d0 <memchr>
 8006bc4:	b138      	cbz	r0, 8006bd6 <_vfiprintf_r+0x176>
 8006bc6:	9b04      	ldr	r3, [sp, #16]
 8006bc8:	eba0 000a 	sub.w	r0, r0, sl
 8006bcc:	2240      	movs	r2, #64	@ 0x40
 8006bce:	4082      	lsls	r2, r0
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	3401      	adds	r4, #1
 8006bd4:	9304      	str	r3, [sp, #16]
 8006bd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bda:	4829      	ldr	r0, [pc, #164]	@ (8006c80 <_vfiprintf_r+0x220>)
 8006bdc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006be0:	2206      	movs	r2, #6
 8006be2:	f7f9 faf5 	bl	80001d0 <memchr>
 8006be6:	2800      	cmp	r0, #0
 8006be8:	d03f      	beq.n	8006c6a <_vfiprintf_r+0x20a>
 8006bea:	4b26      	ldr	r3, [pc, #152]	@ (8006c84 <_vfiprintf_r+0x224>)
 8006bec:	bb1b      	cbnz	r3, 8006c36 <_vfiprintf_r+0x1d6>
 8006bee:	9b03      	ldr	r3, [sp, #12]
 8006bf0:	3307      	adds	r3, #7
 8006bf2:	f023 0307 	bic.w	r3, r3, #7
 8006bf6:	3308      	adds	r3, #8
 8006bf8:	9303      	str	r3, [sp, #12]
 8006bfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bfc:	443b      	add	r3, r7
 8006bfe:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c00:	e76a      	b.n	8006ad8 <_vfiprintf_r+0x78>
 8006c02:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c06:	460c      	mov	r4, r1
 8006c08:	2001      	movs	r0, #1
 8006c0a:	e7a8      	b.n	8006b5e <_vfiprintf_r+0xfe>
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	3401      	adds	r4, #1
 8006c10:	9305      	str	r3, [sp, #20]
 8006c12:	4619      	mov	r1, r3
 8006c14:	f04f 0c0a 	mov.w	ip, #10
 8006c18:	4620      	mov	r0, r4
 8006c1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c1e:	3a30      	subs	r2, #48	@ 0x30
 8006c20:	2a09      	cmp	r2, #9
 8006c22:	d903      	bls.n	8006c2c <_vfiprintf_r+0x1cc>
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d0c6      	beq.n	8006bb6 <_vfiprintf_r+0x156>
 8006c28:	9105      	str	r1, [sp, #20]
 8006c2a:	e7c4      	b.n	8006bb6 <_vfiprintf_r+0x156>
 8006c2c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c30:	4604      	mov	r4, r0
 8006c32:	2301      	movs	r3, #1
 8006c34:	e7f0      	b.n	8006c18 <_vfiprintf_r+0x1b8>
 8006c36:	ab03      	add	r3, sp, #12
 8006c38:	9300      	str	r3, [sp, #0]
 8006c3a:	462a      	mov	r2, r5
 8006c3c:	4b12      	ldr	r3, [pc, #72]	@ (8006c88 <_vfiprintf_r+0x228>)
 8006c3e:	a904      	add	r1, sp, #16
 8006c40:	4630      	mov	r0, r6
 8006c42:	f7fd fbdb 	bl	80043fc <_printf_float>
 8006c46:	4607      	mov	r7, r0
 8006c48:	1c78      	adds	r0, r7, #1
 8006c4a:	d1d6      	bne.n	8006bfa <_vfiprintf_r+0x19a>
 8006c4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006c4e:	07d9      	lsls	r1, r3, #31
 8006c50:	d405      	bmi.n	8006c5e <_vfiprintf_r+0x1fe>
 8006c52:	89ab      	ldrh	r3, [r5, #12]
 8006c54:	059a      	lsls	r2, r3, #22
 8006c56:	d402      	bmi.n	8006c5e <_vfiprintf_r+0x1fe>
 8006c58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006c5a:	f7fe f92b 	bl	8004eb4 <__retarget_lock_release_recursive>
 8006c5e:	89ab      	ldrh	r3, [r5, #12]
 8006c60:	065b      	lsls	r3, r3, #25
 8006c62:	f53f af1f 	bmi.w	8006aa4 <_vfiprintf_r+0x44>
 8006c66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006c68:	e71e      	b.n	8006aa8 <_vfiprintf_r+0x48>
 8006c6a:	ab03      	add	r3, sp, #12
 8006c6c:	9300      	str	r3, [sp, #0]
 8006c6e:	462a      	mov	r2, r5
 8006c70:	4b05      	ldr	r3, [pc, #20]	@ (8006c88 <_vfiprintf_r+0x228>)
 8006c72:	a904      	add	r1, sp, #16
 8006c74:	4630      	mov	r0, r6
 8006c76:	f7fd fe59 	bl	800492c <_printf_i>
 8006c7a:	e7e4      	b.n	8006c46 <_vfiprintf_r+0x1e6>
 8006c7c:	08007208 	.word	0x08007208
 8006c80:	08007212 	.word	0x08007212
 8006c84:	080043fd 	.word	0x080043fd
 8006c88:	08006a3d 	.word	0x08006a3d
 8006c8c:	0800720e 	.word	0x0800720e

08006c90 <__swbuf_r>:
 8006c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c92:	460e      	mov	r6, r1
 8006c94:	4614      	mov	r4, r2
 8006c96:	4605      	mov	r5, r0
 8006c98:	b118      	cbz	r0, 8006ca2 <__swbuf_r+0x12>
 8006c9a:	6a03      	ldr	r3, [r0, #32]
 8006c9c:	b90b      	cbnz	r3, 8006ca2 <__swbuf_r+0x12>
 8006c9e:	f7fd fff1 	bl	8004c84 <__sinit>
 8006ca2:	69a3      	ldr	r3, [r4, #24]
 8006ca4:	60a3      	str	r3, [r4, #8]
 8006ca6:	89a3      	ldrh	r3, [r4, #12]
 8006ca8:	071a      	lsls	r2, r3, #28
 8006caa:	d501      	bpl.n	8006cb0 <__swbuf_r+0x20>
 8006cac:	6923      	ldr	r3, [r4, #16]
 8006cae:	b943      	cbnz	r3, 8006cc2 <__swbuf_r+0x32>
 8006cb0:	4621      	mov	r1, r4
 8006cb2:	4628      	mov	r0, r5
 8006cb4:	f000 f82a 	bl	8006d0c <__swsetup_r>
 8006cb8:	b118      	cbz	r0, 8006cc2 <__swbuf_r+0x32>
 8006cba:	f04f 37ff 	mov.w	r7, #4294967295
 8006cbe:	4638      	mov	r0, r7
 8006cc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cc2:	6823      	ldr	r3, [r4, #0]
 8006cc4:	6922      	ldr	r2, [r4, #16]
 8006cc6:	1a98      	subs	r0, r3, r2
 8006cc8:	6963      	ldr	r3, [r4, #20]
 8006cca:	b2f6      	uxtb	r6, r6
 8006ccc:	4283      	cmp	r3, r0
 8006cce:	4637      	mov	r7, r6
 8006cd0:	dc05      	bgt.n	8006cde <__swbuf_r+0x4e>
 8006cd2:	4621      	mov	r1, r4
 8006cd4:	4628      	mov	r0, r5
 8006cd6:	f7ff fd99 	bl	800680c <_fflush_r>
 8006cda:	2800      	cmp	r0, #0
 8006cdc:	d1ed      	bne.n	8006cba <__swbuf_r+0x2a>
 8006cde:	68a3      	ldr	r3, [r4, #8]
 8006ce0:	3b01      	subs	r3, #1
 8006ce2:	60a3      	str	r3, [r4, #8]
 8006ce4:	6823      	ldr	r3, [r4, #0]
 8006ce6:	1c5a      	adds	r2, r3, #1
 8006ce8:	6022      	str	r2, [r4, #0]
 8006cea:	701e      	strb	r6, [r3, #0]
 8006cec:	6962      	ldr	r2, [r4, #20]
 8006cee:	1c43      	adds	r3, r0, #1
 8006cf0:	429a      	cmp	r2, r3
 8006cf2:	d004      	beq.n	8006cfe <__swbuf_r+0x6e>
 8006cf4:	89a3      	ldrh	r3, [r4, #12]
 8006cf6:	07db      	lsls	r3, r3, #31
 8006cf8:	d5e1      	bpl.n	8006cbe <__swbuf_r+0x2e>
 8006cfa:	2e0a      	cmp	r6, #10
 8006cfc:	d1df      	bne.n	8006cbe <__swbuf_r+0x2e>
 8006cfe:	4621      	mov	r1, r4
 8006d00:	4628      	mov	r0, r5
 8006d02:	f7ff fd83 	bl	800680c <_fflush_r>
 8006d06:	2800      	cmp	r0, #0
 8006d08:	d0d9      	beq.n	8006cbe <__swbuf_r+0x2e>
 8006d0a:	e7d6      	b.n	8006cba <__swbuf_r+0x2a>

08006d0c <__swsetup_r>:
 8006d0c:	b538      	push	{r3, r4, r5, lr}
 8006d0e:	4b29      	ldr	r3, [pc, #164]	@ (8006db4 <__swsetup_r+0xa8>)
 8006d10:	4605      	mov	r5, r0
 8006d12:	6818      	ldr	r0, [r3, #0]
 8006d14:	460c      	mov	r4, r1
 8006d16:	b118      	cbz	r0, 8006d20 <__swsetup_r+0x14>
 8006d18:	6a03      	ldr	r3, [r0, #32]
 8006d1a:	b90b      	cbnz	r3, 8006d20 <__swsetup_r+0x14>
 8006d1c:	f7fd ffb2 	bl	8004c84 <__sinit>
 8006d20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d24:	0719      	lsls	r1, r3, #28
 8006d26:	d422      	bmi.n	8006d6e <__swsetup_r+0x62>
 8006d28:	06da      	lsls	r2, r3, #27
 8006d2a:	d407      	bmi.n	8006d3c <__swsetup_r+0x30>
 8006d2c:	2209      	movs	r2, #9
 8006d2e:	602a      	str	r2, [r5, #0]
 8006d30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d34:	81a3      	strh	r3, [r4, #12]
 8006d36:	f04f 30ff 	mov.w	r0, #4294967295
 8006d3a:	e033      	b.n	8006da4 <__swsetup_r+0x98>
 8006d3c:	0758      	lsls	r0, r3, #29
 8006d3e:	d512      	bpl.n	8006d66 <__swsetup_r+0x5a>
 8006d40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d42:	b141      	cbz	r1, 8006d56 <__swsetup_r+0x4a>
 8006d44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006d48:	4299      	cmp	r1, r3
 8006d4a:	d002      	beq.n	8006d52 <__swsetup_r+0x46>
 8006d4c:	4628      	mov	r0, r5
 8006d4e:	f7fe feff 	bl	8005b50 <_free_r>
 8006d52:	2300      	movs	r3, #0
 8006d54:	6363      	str	r3, [r4, #52]	@ 0x34
 8006d56:	89a3      	ldrh	r3, [r4, #12]
 8006d58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006d5c:	81a3      	strh	r3, [r4, #12]
 8006d5e:	2300      	movs	r3, #0
 8006d60:	6063      	str	r3, [r4, #4]
 8006d62:	6923      	ldr	r3, [r4, #16]
 8006d64:	6023      	str	r3, [r4, #0]
 8006d66:	89a3      	ldrh	r3, [r4, #12]
 8006d68:	f043 0308 	orr.w	r3, r3, #8
 8006d6c:	81a3      	strh	r3, [r4, #12]
 8006d6e:	6923      	ldr	r3, [r4, #16]
 8006d70:	b94b      	cbnz	r3, 8006d86 <__swsetup_r+0x7a>
 8006d72:	89a3      	ldrh	r3, [r4, #12]
 8006d74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006d78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d7c:	d003      	beq.n	8006d86 <__swsetup_r+0x7a>
 8006d7e:	4621      	mov	r1, r4
 8006d80:	4628      	mov	r0, r5
 8006d82:	f000 f883 	bl	8006e8c <__smakebuf_r>
 8006d86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d8a:	f013 0201 	ands.w	r2, r3, #1
 8006d8e:	d00a      	beq.n	8006da6 <__swsetup_r+0x9a>
 8006d90:	2200      	movs	r2, #0
 8006d92:	60a2      	str	r2, [r4, #8]
 8006d94:	6962      	ldr	r2, [r4, #20]
 8006d96:	4252      	negs	r2, r2
 8006d98:	61a2      	str	r2, [r4, #24]
 8006d9a:	6922      	ldr	r2, [r4, #16]
 8006d9c:	b942      	cbnz	r2, 8006db0 <__swsetup_r+0xa4>
 8006d9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006da2:	d1c5      	bne.n	8006d30 <__swsetup_r+0x24>
 8006da4:	bd38      	pop	{r3, r4, r5, pc}
 8006da6:	0799      	lsls	r1, r3, #30
 8006da8:	bf58      	it	pl
 8006daa:	6962      	ldrpl	r2, [r4, #20]
 8006dac:	60a2      	str	r2, [r4, #8]
 8006dae:	e7f4      	b.n	8006d9a <__swsetup_r+0x8e>
 8006db0:	2000      	movs	r0, #0
 8006db2:	e7f7      	b.n	8006da4 <__swsetup_r+0x98>
 8006db4:	20000018 	.word	0x20000018

08006db8 <_raise_r>:
 8006db8:	291f      	cmp	r1, #31
 8006dba:	b538      	push	{r3, r4, r5, lr}
 8006dbc:	4605      	mov	r5, r0
 8006dbe:	460c      	mov	r4, r1
 8006dc0:	d904      	bls.n	8006dcc <_raise_r+0x14>
 8006dc2:	2316      	movs	r3, #22
 8006dc4:	6003      	str	r3, [r0, #0]
 8006dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8006dca:	bd38      	pop	{r3, r4, r5, pc}
 8006dcc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006dce:	b112      	cbz	r2, 8006dd6 <_raise_r+0x1e>
 8006dd0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006dd4:	b94b      	cbnz	r3, 8006dea <_raise_r+0x32>
 8006dd6:	4628      	mov	r0, r5
 8006dd8:	f000 f830 	bl	8006e3c <_getpid_r>
 8006ddc:	4622      	mov	r2, r4
 8006dde:	4601      	mov	r1, r0
 8006de0:	4628      	mov	r0, r5
 8006de2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006de6:	f000 b817 	b.w	8006e18 <_kill_r>
 8006dea:	2b01      	cmp	r3, #1
 8006dec:	d00a      	beq.n	8006e04 <_raise_r+0x4c>
 8006dee:	1c59      	adds	r1, r3, #1
 8006df0:	d103      	bne.n	8006dfa <_raise_r+0x42>
 8006df2:	2316      	movs	r3, #22
 8006df4:	6003      	str	r3, [r0, #0]
 8006df6:	2001      	movs	r0, #1
 8006df8:	e7e7      	b.n	8006dca <_raise_r+0x12>
 8006dfa:	2100      	movs	r1, #0
 8006dfc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006e00:	4620      	mov	r0, r4
 8006e02:	4798      	blx	r3
 8006e04:	2000      	movs	r0, #0
 8006e06:	e7e0      	b.n	8006dca <_raise_r+0x12>

08006e08 <raise>:
 8006e08:	4b02      	ldr	r3, [pc, #8]	@ (8006e14 <raise+0xc>)
 8006e0a:	4601      	mov	r1, r0
 8006e0c:	6818      	ldr	r0, [r3, #0]
 8006e0e:	f7ff bfd3 	b.w	8006db8 <_raise_r>
 8006e12:	bf00      	nop
 8006e14:	20000018 	.word	0x20000018

08006e18 <_kill_r>:
 8006e18:	b538      	push	{r3, r4, r5, lr}
 8006e1a:	4d07      	ldr	r5, [pc, #28]	@ (8006e38 <_kill_r+0x20>)
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	4604      	mov	r4, r0
 8006e20:	4608      	mov	r0, r1
 8006e22:	4611      	mov	r1, r2
 8006e24:	602b      	str	r3, [r5, #0]
 8006e26:	f7fa fcbc 	bl	80017a2 <_kill>
 8006e2a:	1c43      	adds	r3, r0, #1
 8006e2c:	d102      	bne.n	8006e34 <_kill_r+0x1c>
 8006e2e:	682b      	ldr	r3, [r5, #0]
 8006e30:	b103      	cbz	r3, 8006e34 <_kill_r+0x1c>
 8006e32:	6023      	str	r3, [r4, #0]
 8006e34:	bd38      	pop	{r3, r4, r5, pc}
 8006e36:	bf00      	nop
 8006e38:	20000444 	.word	0x20000444

08006e3c <_getpid_r>:
 8006e3c:	f7fa bca9 	b.w	8001792 <_getpid>

08006e40 <__swhatbuf_r>:
 8006e40:	b570      	push	{r4, r5, r6, lr}
 8006e42:	460c      	mov	r4, r1
 8006e44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e48:	2900      	cmp	r1, #0
 8006e4a:	b096      	sub	sp, #88	@ 0x58
 8006e4c:	4615      	mov	r5, r2
 8006e4e:	461e      	mov	r6, r3
 8006e50:	da0d      	bge.n	8006e6e <__swhatbuf_r+0x2e>
 8006e52:	89a3      	ldrh	r3, [r4, #12]
 8006e54:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006e58:	f04f 0100 	mov.w	r1, #0
 8006e5c:	bf14      	ite	ne
 8006e5e:	2340      	movne	r3, #64	@ 0x40
 8006e60:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006e64:	2000      	movs	r0, #0
 8006e66:	6031      	str	r1, [r6, #0]
 8006e68:	602b      	str	r3, [r5, #0]
 8006e6a:	b016      	add	sp, #88	@ 0x58
 8006e6c:	bd70      	pop	{r4, r5, r6, pc}
 8006e6e:	466a      	mov	r2, sp
 8006e70:	f000 f848 	bl	8006f04 <_fstat_r>
 8006e74:	2800      	cmp	r0, #0
 8006e76:	dbec      	blt.n	8006e52 <__swhatbuf_r+0x12>
 8006e78:	9901      	ldr	r1, [sp, #4]
 8006e7a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006e7e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006e82:	4259      	negs	r1, r3
 8006e84:	4159      	adcs	r1, r3
 8006e86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006e8a:	e7eb      	b.n	8006e64 <__swhatbuf_r+0x24>

08006e8c <__smakebuf_r>:
 8006e8c:	898b      	ldrh	r3, [r1, #12]
 8006e8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e90:	079d      	lsls	r5, r3, #30
 8006e92:	4606      	mov	r6, r0
 8006e94:	460c      	mov	r4, r1
 8006e96:	d507      	bpl.n	8006ea8 <__smakebuf_r+0x1c>
 8006e98:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006e9c:	6023      	str	r3, [r4, #0]
 8006e9e:	6123      	str	r3, [r4, #16]
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	6163      	str	r3, [r4, #20]
 8006ea4:	b003      	add	sp, #12
 8006ea6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ea8:	ab01      	add	r3, sp, #4
 8006eaa:	466a      	mov	r2, sp
 8006eac:	f7ff ffc8 	bl	8006e40 <__swhatbuf_r>
 8006eb0:	9f00      	ldr	r7, [sp, #0]
 8006eb2:	4605      	mov	r5, r0
 8006eb4:	4639      	mov	r1, r7
 8006eb6:	4630      	mov	r0, r6
 8006eb8:	f7fe febe 	bl	8005c38 <_malloc_r>
 8006ebc:	b948      	cbnz	r0, 8006ed2 <__smakebuf_r+0x46>
 8006ebe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ec2:	059a      	lsls	r2, r3, #22
 8006ec4:	d4ee      	bmi.n	8006ea4 <__smakebuf_r+0x18>
 8006ec6:	f023 0303 	bic.w	r3, r3, #3
 8006eca:	f043 0302 	orr.w	r3, r3, #2
 8006ece:	81a3      	strh	r3, [r4, #12]
 8006ed0:	e7e2      	b.n	8006e98 <__smakebuf_r+0xc>
 8006ed2:	89a3      	ldrh	r3, [r4, #12]
 8006ed4:	6020      	str	r0, [r4, #0]
 8006ed6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006eda:	81a3      	strh	r3, [r4, #12]
 8006edc:	9b01      	ldr	r3, [sp, #4]
 8006ede:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006ee2:	b15b      	cbz	r3, 8006efc <__smakebuf_r+0x70>
 8006ee4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ee8:	4630      	mov	r0, r6
 8006eea:	f000 f81d 	bl	8006f28 <_isatty_r>
 8006eee:	b128      	cbz	r0, 8006efc <__smakebuf_r+0x70>
 8006ef0:	89a3      	ldrh	r3, [r4, #12]
 8006ef2:	f023 0303 	bic.w	r3, r3, #3
 8006ef6:	f043 0301 	orr.w	r3, r3, #1
 8006efa:	81a3      	strh	r3, [r4, #12]
 8006efc:	89a3      	ldrh	r3, [r4, #12]
 8006efe:	431d      	orrs	r5, r3
 8006f00:	81a5      	strh	r5, [r4, #12]
 8006f02:	e7cf      	b.n	8006ea4 <__smakebuf_r+0x18>

08006f04 <_fstat_r>:
 8006f04:	b538      	push	{r3, r4, r5, lr}
 8006f06:	4d07      	ldr	r5, [pc, #28]	@ (8006f24 <_fstat_r+0x20>)
 8006f08:	2300      	movs	r3, #0
 8006f0a:	4604      	mov	r4, r0
 8006f0c:	4608      	mov	r0, r1
 8006f0e:	4611      	mov	r1, r2
 8006f10:	602b      	str	r3, [r5, #0]
 8006f12:	f7fa fca6 	bl	8001862 <_fstat>
 8006f16:	1c43      	adds	r3, r0, #1
 8006f18:	d102      	bne.n	8006f20 <_fstat_r+0x1c>
 8006f1a:	682b      	ldr	r3, [r5, #0]
 8006f1c:	b103      	cbz	r3, 8006f20 <_fstat_r+0x1c>
 8006f1e:	6023      	str	r3, [r4, #0]
 8006f20:	bd38      	pop	{r3, r4, r5, pc}
 8006f22:	bf00      	nop
 8006f24:	20000444 	.word	0x20000444

08006f28 <_isatty_r>:
 8006f28:	b538      	push	{r3, r4, r5, lr}
 8006f2a:	4d06      	ldr	r5, [pc, #24]	@ (8006f44 <_isatty_r+0x1c>)
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	4604      	mov	r4, r0
 8006f30:	4608      	mov	r0, r1
 8006f32:	602b      	str	r3, [r5, #0]
 8006f34:	f7fa fca5 	bl	8001882 <_isatty>
 8006f38:	1c43      	adds	r3, r0, #1
 8006f3a:	d102      	bne.n	8006f42 <_isatty_r+0x1a>
 8006f3c:	682b      	ldr	r3, [r5, #0]
 8006f3e:	b103      	cbz	r3, 8006f42 <_isatty_r+0x1a>
 8006f40:	6023      	str	r3, [r4, #0]
 8006f42:	bd38      	pop	{r3, r4, r5, pc}
 8006f44:	20000444 	.word	0x20000444

08006f48 <_init>:
 8006f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f4a:	bf00      	nop
 8006f4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f4e:	bc08      	pop	{r3}
 8006f50:	469e      	mov	lr, r3
 8006f52:	4770      	bx	lr

08006f54 <_fini>:
 8006f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f56:	bf00      	nop
 8006f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f5a:	bc08      	pop	{r3}
 8006f5c:	469e      	mov	lr, r3
 8006f5e:	4770      	bx	lr
