--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 652 paths analyzed, 103 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.134ns.
--------------------------------------------------------------------------------
Slack:                  4.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.123ns (Levels of Logic = 2)
  Clock Path Skew:      0.024ns (0.859 - 0.835)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.AQ     Tcko                  0.518   count<7>
                                                       count_4
    SLICE_X31Y110.A2     net (fanout=2)        0.809   count<4>
    SLICE_X31Y110.A      Tilo                  0.124   count[31]_GND_1_o_equal_2_o<31>
                                                       count[31]_GND_1_o_equal_2_o<31>1
    SLICE_X28Y114.A5     net (fanout=9)        0.926   count[31]_GND_1_o_equal_2_o<31>
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.123ns (1.600ns logic, 3.523ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  4.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.013ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.CQ     Tcko                  0.518   count<11>
                                                       count_10
    SLICE_X31Y112.D2     net (fanout=2)        1.092   count<10>
    SLICE_X31Y112.D      Tilo                  0.124   count[31]_GND_1_o_equal_2_o<31>1
                                                       count[31]_GND_1_o_equal_2_o<31>2
    SLICE_X28Y114.A6     net (fanout=9)        0.533   count[31]_GND_1_o_equal_2_o<31>1
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.013ns (1.600ns logic, 3.413ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  4.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.007ns (Levels of Logic = 2)
  Clock Path Skew:      0.023ns (0.859 - 0.836)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y110.BQ     Tcko                  0.518   count<3>
                                                       count_1
    SLICE_X31Y110.A3     net (fanout=2)        0.693   count<1>
    SLICE_X31Y110.A      Tilo                  0.124   count[31]_GND_1_o_equal_2_o<31>
                                                       count[31]_GND_1_o_equal_2_o<31>1
    SLICE_X28Y114.A5     net (fanout=9)        0.926   count[31]_GND_1_o_equal_2_o<31>
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.007ns (1.600ns logic, 3.407ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  4.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.990ns (Levels of Logic = 2)
  Clock Path Skew:      0.023ns (0.859 - 0.836)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y110.DQ     Tcko                  0.518   count<3>
                                                       count_3
    SLICE_X31Y110.A1     net (fanout=2)        0.676   count<3>
    SLICE_X31Y110.A      Tilo                  0.124   count[31]_GND_1_o_equal_2_o<31>
                                                       count[31]_GND_1_o_equal_2_o<31>1
    SLICE_X28Y114.A5     net (fanout=9)        0.926   count[31]_GND_1_o_equal_2_o<31>
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.990ns (1.600ns logic, 3.390ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  5.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_5 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.899ns (Levels of Logic = 2)
  Clock Path Skew:      0.024ns (0.859 - 0.835)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_5 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.BQ     Tcko                  0.518   count<7>
                                                       count_5
    SLICE_X31Y110.A4     net (fanout=2)        0.585   count<5>
    SLICE_X31Y110.A      Tilo                  0.124   count[31]_GND_1_o_equal_2_o<31>
                                                       count[31]_GND_1_o_equal_2_o<31>1
    SLICE_X28Y114.A5     net (fanout=9)        0.926   count[31]_GND_1_o_equal_2_o<31>
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.899ns (1.600ns logic, 3.299ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  5.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_16 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.863ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_16 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y113.DQ     Tcko                  0.456   count<16>
                                                       count_16
    SLICE_X31Y113.D2     net (fanout=2)        0.815   count<16>
    SLICE_X31Y113.D      Tilo                  0.124   count<19>
                                                       count[31]_GND_1_o_equal_2_o<31>3
    SLICE_X28Y114.A3     net (fanout=9)        0.722   count[31]_GND_1_o_equal_2_o<31>2
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.863ns (1.538ns logic, 3.325ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  5.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_12 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.792ns (Levels of Logic = 2)
  Clock Path Skew:      0.026ns (0.859 - 0.833)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_12 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y113.AQ     Tcko                  0.518   count<15>
                                                       count_12
    SLICE_X31Y113.D1     net (fanout=2)        0.682   count<12>
    SLICE_X31Y113.D      Tilo                  0.124   count<19>
                                                       count[31]_GND_1_o_equal_2_o<31>3
    SLICE_X28Y114.A3     net (fanout=9)        0.722   count[31]_GND_1_o_equal_2_o<31>2
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.792ns (1.600ns logic, 3.192ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  5.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_14 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.700ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_14 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y113.CQ     Tcko                  0.456   count<16>
                                                       count_14
    SLICE_X31Y113.D3     net (fanout=2)        0.652   count<14>
    SLICE_X31Y113.D      Tilo                  0.124   count<19>
                                                       count[31]_GND_1_o_equal_2_o<31>3
    SLICE_X28Y114.A3     net (fanout=9)        0.722   count[31]_GND_1_o_equal_2_o<31>2
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.700ns (1.538ns logic, 3.162ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  5.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_17 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.634ns (Levels of Logic = 2)
  Clock Path Skew:      0.026ns (0.859 - 0.833)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_17 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y113.AQ     Tcko                  0.456   count<19>
                                                       count_17
    SLICE_X31Y113.D4     net (fanout=2)        0.586   count<17>
    SLICE_X31Y113.D      Tilo                  0.124   count<19>
                                                       count[31]_GND_1_o_equal_2_o<31>3
    SLICE_X28Y114.A3     net (fanout=9)        0.722   count[31]_GND_1_o_equal_2_o<31>2
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.634ns (1.538ns logic, 3.096ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  5.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_8 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.603ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_8 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.AQ     Tcko                  0.518   count<11>
                                                       count_8
    SLICE_X31Y112.D1     net (fanout=2)        0.682   count<8>
    SLICE_X31Y112.D      Tilo                  0.124   count[31]_GND_1_o_equal_2_o<31>1
                                                       count[31]_GND_1_o_equal_2_o<31>2
    SLICE_X28Y114.A6     net (fanout=9)        0.533   count[31]_GND_1_o_equal_2_o<31>1
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.603ns (1.600ns logic, 3.003ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  5.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.586ns (Levels of Logic = 2)
  Clock Path Skew:      0.023ns (0.859 - 0.836)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y110.AQ     Tcko                  0.518   count<3>
                                                       count_0
    SLICE_X31Y110.A5     net (fanout=2)        0.272   count<0>
    SLICE_X31Y110.A      Tilo                  0.124   count[31]_GND_1_o_equal_2_o<31>
                                                       count[31]_GND_1_o_equal_2_o<31>1
    SLICE_X28Y114.A5     net (fanout=9)        0.926   count[31]_GND_1_o_equal_2_o<31>
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (1.600ns logic, 2.986ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  5.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_9 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.512ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_9 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y113.BQ     Tcko                  0.456   count<16>
                                                       count_9
    SLICE_X31Y112.D3     net (fanout=2)        0.653   count<9>
    SLICE_X31Y112.D      Tilo                  0.124   count[31]_GND_1_o_equal_2_o<31>1
                                                       count[31]_GND_1_o_equal_2_o<31>2
    SLICE_X28Y114.A6     net (fanout=9)        0.533   count[31]_GND_1_o_equal_2_o<31>1
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.512ns (1.538ns logic, 2.974ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  5.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.479ns (Levels of Logic = 2)
  Clock Path Skew:      0.023ns (0.859 - 0.836)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y110.CQ     Tcko                  0.518   count<3>
                                                       count_2
    SLICE_X31Y110.A6     net (fanout=2)        0.165   count<2>
    SLICE_X31Y110.A      Tilo                  0.124   count[31]_GND_1_o_equal_2_o<31>
                                                       count[31]_GND_1_o_equal_2_o<31>1
    SLICE_X28Y114.A5     net (fanout=9)        0.926   count[31]_GND_1_o_equal_2_o<31>
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.479ns (1.600ns logic, 2.879ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  5.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_6 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.448ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_6 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y113.AQ     Tcko                  0.456   count<16>
                                                       count_6
    SLICE_X31Y112.D4     net (fanout=2)        0.589   count<6>
    SLICE_X31Y112.D      Tilo                  0.124   count[31]_GND_1_o_equal_2_o<31>1
                                                       count[31]_GND_1_o_equal_2_o<31>2
    SLICE_X28Y114.A6     net (fanout=9)        0.533   count[31]_GND_1_o_equal_2_o<31>1
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.448ns (1.538ns logic, 2.910ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  5.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_15 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.383ns (Levels of Logic = 2)
  Clock Path Skew:      0.026ns (0.859 - 0.833)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_15 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y113.DQ     Tcko                  0.518   count<15>
                                                       count_15
    SLICE_X31Y113.D5     net (fanout=2)        0.273   count<15>
    SLICE_X31Y113.D      Tilo                  0.124   count<19>
                                                       count[31]_GND_1_o_equal_2_o<31>3
    SLICE_X28Y114.A3     net (fanout=9)        0.722   count[31]_GND_1_o_equal_2_o<31>2
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.383ns (1.600ns logic, 2.783ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  5.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_7 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.335ns (Levels of Logic = 2)
  Clock Path Skew:      0.024ns (0.859 - 0.835)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_7 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.DQ     Tcko                  0.518   count<7>
                                                       count_7
    SLICE_X31Y112.D5     net (fanout=2)        0.414   count<7>
    SLICE_X31Y112.D      Tilo                  0.124   count[31]_GND_1_o_equal_2_o<31>1
                                                       count[31]_GND_1_o_equal_2_o<31>2
    SLICE_X28Y114.A6     net (fanout=9)        0.533   count[31]_GND_1_o_equal_2_o<31>1
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.335ns (1.600ns logic, 2.735ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  5.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_13 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.275ns (Levels of Logic = 2)
  Clock Path Skew:      0.026ns (0.859 - 0.833)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_13 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y113.BQ     Tcko                  0.518   count<15>
                                                       count_13
    SLICE_X31Y113.D6     net (fanout=2)        0.165   count<13>
    SLICE_X31Y113.D      Tilo                  0.124   count<19>
                                                       count[31]_GND_1_o_equal_2_o<31>3
    SLICE_X28Y114.A3     net (fanout=9)        0.722   count[31]_GND_1_o_equal_2_o<31>2
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.275ns (1.600ns logic, 2.675ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  5.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_11 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.228ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_11 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.DQ     Tcko                  0.518   count<11>
                                                       count_11
    SLICE_X31Y112.D6     net (fanout=2)        0.307   count<11>
    SLICE_X31Y112.D      Tilo                  0.124   count[31]_GND_1_o_equal_2_o<31>1
                                                       count[31]_GND_1_o_equal_2_o<31>2
    SLICE_X28Y114.A6     net (fanout=9)        0.533   count[31]_GND_1_o_equal_2_o<31>1
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.228ns (1.600ns logic, 2.628ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  5.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkout (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkout to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y114.AQ     Tcko                  0.456   clkout_OBUF
                                                       clkout
    SLICE_X28Y114.A1     net (fanout=1)        0.958   clkout_OBUF
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.160ns (1.414ns logic, 2.746ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  5.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_18 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.859 - 0.833)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_18 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y113.BQ     Tcko                  0.456   count<19>
                                                       count_18
    SLICE_X28Y114.A2     net (fanout=10)       0.879   count<18>
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.081ns (1.414ns logic, 2.667ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  6.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_19 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.860ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.859 - 0.833)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_19 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y113.CQ     Tcko                  0.456   count<19>
                                                       count_19
    SLICE_X28Y114.A4     net (fanout=10)       0.658   count<19>
    SLICE_X28Y114.A      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        1.788   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (1.414ns logic, 2.446ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  6.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.671ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.168 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.AQ     Tcko                  0.518   count<7>
                                                       count_4
    SLICE_X31Y110.A2     net (fanout=2)        0.809   count<4>
    SLICE_X31Y110.A      Tilo                  0.124   count[31]_GND_1_o_equal_2_o<31>
                                                       count[31]_GND_1_o_equal_2_o<31>1
    SLICE_X33Y113.A3     net (fanout=9)        0.789   count[31]_GND_1_o_equal_2_o<31>
    SLICE_X33Y113.A      Tilo                  0.124   count[31]_GND_1_o_equal_2_o_0
                                                       count[31]_GND_1_o_equal_2_o_01
    SLICE_X30Y110.SR     net (fanout=4)        0.783   count[31]_GND_1_o_equal_2_o_0
    SLICE_X30Y110.CLK    Tsrck                 0.524   count<3>
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.671ns (1.290ns logic, 2.381ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  6.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.671ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.168 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.AQ     Tcko                  0.518   count<7>
                                                       count_4
    SLICE_X31Y110.A2     net (fanout=2)        0.809   count<4>
    SLICE_X31Y110.A      Tilo                  0.124   count[31]_GND_1_o_equal_2_o<31>
                                                       count[31]_GND_1_o_equal_2_o<31>1
    SLICE_X33Y113.A3     net (fanout=9)        0.789   count[31]_GND_1_o_equal_2_o<31>
    SLICE_X33Y113.A      Tilo                  0.124   count[31]_GND_1_o_equal_2_o_0
                                                       count[31]_GND_1_o_equal_2_o_01
    SLICE_X30Y110.SR     net (fanout=4)        0.783   count[31]_GND_1_o_equal_2_o_0
    SLICE_X30Y110.CLK    Tsrck                 0.524   count<3>
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.671ns (1.290ns logic, 2.381ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  6.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.671ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.168 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.AQ     Tcko                  0.518   count<7>
                                                       count_4
    SLICE_X31Y110.A2     net (fanout=2)        0.809   count<4>
    SLICE_X31Y110.A      Tilo                  0.124   count[31]_GND_1_o_equal_2_o<31>
                                                       count[31]_GND_1_o_equal_2_o<31>1
    SLICE_X33Y113.A3     net (fanout=9)        0.789   count[31]_GND_1_o_equal_2_o<31>
    SLICE_X33Y113.A      Tilo                  0.124   count[31]_GND_1_o_equal_2_o_0
                                                       count[31]_GND_1_o_equal_2_o_01
    SLICE_X30Y110.SR     net (fanout=4)        0.783   count[31]_GND_1_o_equal_2_o_0
    SLICE_X30Y110.CLK    Tsrck                 0.524   count<3>
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.671ns (1.290ns logic, 2.381ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  6.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.671ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.168 - 0.192)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.AQ     Tcko                  0.518   count<7>
                                                       count_4
    SLICE_X31Y110.A2     net (fanout=2)        0.809   count<4>
    SLICE_X31Y110.A      Tilo                  0.124   count[31]_GND_1_o_equal_2_o<31>
                                                       count[31]_GND_1_o_equal_2_o<31>1
    SLICE_X33Y113.A3     net (fanout=9)        0.789   count[31]_GND_1_o_equal_2_o<31>
    SLICE_X33Y113.A      Tilo                  0.124   count[31]_GND_1_o_equal_2_o_0
                                                       count[31]_GND_1_o_equal_2_o_01
    SLICE_X30Y110.SR     net (fanout=4)        0.783   count[31]_GND_1_o_equal_2_o_0
    SLICE_X30Y110.CLK    Tsrck                 0.524   count<3>
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      3.671ns (1.290ns logic, 2.381ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: led_OBUF/CLK
  Logical resource: led/CK
  Location pin: OLOGIC_X1Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: clkout_1/CLK
  Logical resource: clkout_1/CK
  Location pin: OLOGIC_X0Y146.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: clkout_1/SR
  Logical resource: clkout_1/SR
  Location pin: OLOGIC_X0Y146.SR
  Clock network: reset_inv
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<3>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X30Y110.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<3>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X30Y110.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X30Y110.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<3>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X30Y110.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<3>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X30Y110.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X30Y110.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<3>/CLK
  Logical resource: count_2/CK
  Location pin: SLICE_X30Y110.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<3>/CLK
  Logical resource: count_2/CK
  Location pin: SLICE_X30Y110.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_2/CK
  Location pin: SLICE_X30Y110.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<3>/CLK
  Logical resource: count_3/CK
  Location pin: SLICE_X30Y110.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<3>/CLK
  Logical resource: count_3/CK
  Location pin: SLICE_X30Y110.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_3/CK
  Location pin: SLICE_X30Y110.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<7>/CLK
  Logical resource: count_4/CK
  Location pin: SLICE_X30Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<7>/CLK
  Logical resource: count_4/CK
  Location pin: SLICE_X30Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<7>/CLK
  Logical resource: count_4/CK
  Location pin: SLICE_X30Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<7>/CLK
  Logical resource: count_5/CK
  Location pin: SLICE_X30Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<7>/CLK
  Logical resource: count_5/CK
  Location pin: SLICE_X30Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<7>/CLK
  Logical resource: count_5/CK
  Location pin: SLICE_X30Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<7>/CLK
  Logical resource: count_7/CK
  Location pin: SLICE_X30Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<7>/CLK
  Logical resource: count_7/CK
  Location pin: SLICE_X30Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<7>/CLK
  Logical resource: count_7/CK
  Location pin: SLICE_X30Y111.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.134|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 652 paths, 0 nets, and 109 connections

Design statistics:
   Minimum period:   5.134ns{1}   (Maximum frequency: 194.780MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar  1 09:48:29 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 398 MB



