==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 171.964 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'r': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:54
ERROR: [HLS 214-124] use of undeclared identifier 'g': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:54
ERROR: [HLS 214-124] use of undeclared identifier 'b': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:54
ERROR: [HLS 214-124] use of undeclared identifier 'r': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:72
ERROR: [HLS 214-124] use of undeclared identifier 'g': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:72
ERROR: [HLS 214-124] use of undeclared identifier 'b': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:72
ERROR: [HLS 214-124] use of undeclared identifier 'to_gray': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:116
ERROR: [HLS 214-125] no member named 'data' in 'hls::stream<hls::axis<ap_uint<24>, 1, 1, 1>, 0>': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:116
ERROR: [HLS 214-125] no member named 'data' in 'hls::stream<hls::axis<ap_uint<24>, 1, 1, 1>, 0>': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:117
ERROR: [HLS 214-125] no member named 'data' in 'hls::stream<hls::axis<ap_uint<24>, 1, 1, 1>, 0>': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:118
ERROR: [HLS 214-124] use of undeclared identifier 'height': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:140
ERROR: [HLS 214-124] use of undeclared identifier 'width': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:140
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.745 seconds; current allocated memory: 173.320 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.694 seconds; peak allocated memory: 172.983 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 171.976 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'to_gray': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:116
ERROR: [HLS 214-125] no member named 'data' in 'hls::stream<hls::axis<ap_uint<24>, 1, 1, 1>, 0>': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:116
ERROR: [HLS 214-125] no member named 'data' in 'hls::stream<hls::axis<ap_uint<24>, 1, 1, 1>, 0>': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:117
ERROR: [HLS 214-125] no member named 'data' in 'hls::stream<hls::axis<ap_uint<24>, 1, 1, 1>, 0>': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:118
ERROR: [HLS 214-124] use of undeclared identifier 'height': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:140
ERROR: [HLS 214-124] use of undeclared identifier 'width': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:140
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.458 seconds; current allocated memory: 173.316 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.246 seconds; peak allocated memory: 172.979 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 171.965 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
ERROR: [HLS 214-125] no member named 'data' in 'hls::stream<hls::axis<ap_uint<24>, 1, 1, 1>, 0>': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:116
ERROR: [HLS 214-125] no member named 'data' in 'hls::stream<hls::axis<ap_uint<24>, 1, 1, 1>, 0>': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:117
ERROR: [HLS 214-125] no member named 'data' in 'hls::stream<hls::axis<ap_uint<24>, 1, 1, 1>, 0>': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:118
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.643 seconds; current allocated memory: 173.267 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.66 seconds; peak allocated memory: 172.930 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 171.965 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: Sobel/Sobel.cpp:131:9
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Sobel/Sobel.cpp
ERROR: [HLS 207-3729] no viable conversion from 'ap_uint<8>' to 'pixel' (aka 'hls::axis<ap_uint<24>, 1, 1, 1>'): Sobel/Sobel.cpp:46:8
INFO: [HLS 207-4373] candidate constructor (the implicit move constructor) not viable: no known conversion from 'ap_uint<8>' to 'hls::axis<ap_uint<24>, 1, 1, 1> &&' for 1st argument: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:109:70
INFO: [HLS 207-4373] candidate constructor (the implicit copy constructor) not viable: no known conversion from 'ap_uint<8>' to 'const hls::axis<ap_uint<24>, 1, 1, 1> &' for 1st argument: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:109:70
INFO: [HLS 207-4367] candidate function: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:534:41
ERROR: [HLS 207-3712] invalid operands to binary expression ('hls::stream<ap_uint<8> >' and 'pixel' (aka 'hls::axis<ap_uint<24>, 1, 1, 1>')): Sobel/Sobel.cpp:100:21
INFO: [HLS 207-4373] candidate function not viable: no known conversion from 'pixel' (aka 'hls::axis<ap_uint<24>, 1, 1, 1>') to 'const ap_uint<8>' for 1st argument: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:128:48
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1494:142
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1495:142
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1496:142
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:142
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1498:142
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1499:142
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1518:142
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1519:142
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1520:142
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1521:142
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1522:142
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1523:142
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1686:174
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1686:491
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1795:168
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1795:472
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1140:2361
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1140:2639
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1141:2514
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1141:2810
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1142:2400
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1142:2683
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1143:2433
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1143:2720
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1144:2573
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1144:2876
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1145:2662
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1145:2976
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1146:2523
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1146:2820
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1147:2612
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1147:2920
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1148:2548
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1148:2848
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1149:2637
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1149:2948
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1150:2648
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1150:2960
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1151:2665
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'axis': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1151:2979
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1177:169
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1226:269
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1388:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1389:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1390:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1391:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1392:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:1393:129
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2215:5748
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2216:6027
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2217:5822
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2218:5883
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2219:6525
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2220:6691
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:6373
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2222:6539
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2223:6449
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2224:6615
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2225:6753
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2226:6784
WARNING: [HLS 207-5301] unused parameter 'hcoeff': Sobel/Sobel.cpp:23:12
WARNING: [HLS 207-5301] unused parameter 'vcoeff': Sobel/Sobel.cpp:24:12
ERROR: [HLS 207-2577] excess elements in array initializer: Sobel/Sobel.cpp:125:15
ERROR: [HLS 207-2577] excess elements in array initializer: Sobel/Sobel.cpp:128:15
ERROR: [HLS 207-3334] no matching function for call to 'convolution_strm': Sobel/Sobel.cpp:133:2
INFO: [HLS 207-4368] candidate function template not viable: requires 6 arguments, but 4 were provided: Sobel/Sobel.cpp:21:13
WARNING: [HLS 207-5334] Only for-loops and functions support the dataflow: Sobel/Sobel.cpp:131:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.03 seconds; current allocated memory: 174.411 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.855 seconds; peak allocated memory: 174.074 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 171.976 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: Sobel/Sobel.cpp:128:9
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Sobel/Sobel.cpp
WARNING: [HLS 207-5301] unused parameter 'hcoeff': Sobel/Sobel.cpp:23:12
WARNING: [HLS 207-5301] unused parameter 'vcoeff': Sobel/Sobel.cpp:24:12
ERROR: [HLS 207-2577] excess elements in array initializer: Sobel/Sobel.cpp:122:15
ERROR: [HLS 207-2577] excess elements in array initializer: Sobel/Sobel.cpp:125:15
ERROR: [HLS 207-3334] no matching function for call to 'convolution_strm': Sobel/Sobel.cpp:130:2
INFO: [HLS 207-4368] candidate function template not viable: requires 6 arguments, but 4 were provided: Sobel/Sobel.cpp:21:13
WARNING: [HLS 207-5334] Only for-loops and functions support the dataflow: Sobel/Sobel.cpp:128:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.333 seconds; current allocated memory: 173.303 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.074 seconds; peak allocated memory: 172.966 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 171.972 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: Sobel/Sobel.cpp:128:9
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Sobel/Sobel.cpp
WARNING: [HLS 207-5301] unused parameter 'hcoeff': Sobel/Sobel.cpp:23:12
WARNING: [HLS 207-5301] unused parameter 'vcoeff': Sobel/Sobel.cpp:24:12
ERROR: [HLS 207-3334] no matching function for call to 'convolution_strm': Sobel/Sobel.cpp:130:2
INFO: [HLS 207-4373] candidate function not viable: no known conversion from 'const ap_int<3> [3]' to 'const ap_uint<8> *' for 5th argument: Sobel/Sobel.cpp:21:13
WARNING: [HLS 207-5334] Only for-loops and functions support the dataflow: Sobel/Sobel.cpp:128:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.384 seconds; current allocated memory: 173.286 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.126 seconds; peak allocated memory: 172.949 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 171.972 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
ERROR: [HLS 214-123] expected unqualified-id: C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:126
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:127
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:128
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:131
ERROR: [HLS 214-123] expected unqualified-id: C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:132
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.624 seconds; current allocated memory: 173.300 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.4 seconds; peak allocated memory: 172.962 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 171.972 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: Sobel/Sobel.cpp:127:9
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Sobel/Sobel.cpp
WARNING: [HLS 207-5301] unused parameter 'hcoeff': Sobel/Sobel.cpp:23:12
WARNING: [HLS 207-5301] unused parameter 'vcoeff': Sobel/Sobel.cpp:24:12
WARNING: [HLS 207-5334] Only for-loops and functions support the dataflow: Sobel/Sobel.cpp:127:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.269 seconds; current allocated memory: 173.305 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator unsigned long long() const' into 'double operator*<24, false>(ap_int_base<24, false> const&, double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1423:408)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:341)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'double operator*<32, true>(ap_int_base<32, true> const&, double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1423:408)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<9>::ap_int<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:307:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator=<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator-() const' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base(int)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:310:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(double)' into 'ap_uint<8>::ap_uint(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int.h:308:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'hls::stream<ap_uint<8>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_uint<8> const*, ap_uint<8> const*)' (Sobel/Sobel.cpp:29:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_uint<8> const*, ap_uint<8> const*)' (Sobel/Sobel.cpp:97:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_uint<8> const*, ap_uint<8> const*)' (Sobel/Sobel.cpp:83:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_uint<8> const*, ap_uint<8> const*)' (Sobel/Sobel.cpp:71:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_uint<8> const*, ap_uint<8> const*)' (Sobel/Sobel.cpp:63:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_uint<8> const*, ap_uint<8> const*)' (Sobel/Sobel.cpp:62:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_uint<8> const*, ap_uint<8> const*)' (Sobel/Sobel.cpp:53:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_uint<8> const*, ap_uint<8> const*)' (Sobel/Sobel.cpp:47:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_uint<8> const*, ap_uint<8> const*)' (Sobel/Sobel.cpp:46:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_uint<8> const*, ap_uint<8> const*)' (Sobel/Sobel.cpp:32:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:323)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1349:555)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream()' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:109:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:140:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:139:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:138:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:137:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<8>(ap_uint<8> const&)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:136:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:136:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:136:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:136:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:136:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:134:27)
INFO: [HLS 214-131] Inlining function 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_uint<8> const*, ap_uint<8> const*)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:129:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:114:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:115:24)
INFO: [HLS 214-131] Inlining function 'double operator*<24, false>(ap_int_base<24, false> const&, double)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:115:29)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:124:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:124:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:124:6)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:121:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:121:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:121:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:115:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:116:15)
INFO: [HLS 214-131] Inlining function 'double operator*<32, true>(ap_int_base<32, true> const&, double)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:117:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:117:15)
INFO: [HLS 214-131] Inlining function 'double operator*<32, true>(ap_int_base<32, true> const&, double)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:116:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:116:19)
INFO: [HLS 214-178] Inlining function 'ap_uint<8>::ap_uint(double)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:102:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.7s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.7s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint.7s.i8' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:68:38)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.7s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:65:28)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.7s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.334 seconds; current allocated memory: 175.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 175.774 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 184.938 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 196.112 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Sobel' (Sobel/Sobel.cpp:102).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'HConvH' (Sobel/Sobel.cpp:43) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'HConvW' (Sobel/Sobel.cpp:44) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VConvH' (Sobel/Sobel.cpp:58) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VConvW' (Sobel/Sobel.cpp:59) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Border' (Sobel/Sobel.cpp:77) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_76_1' (Sobel/Sobel.cpp:77) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_112_1' (Sobel/Sobel.cpp:110) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_113_2' (Sobel/Sobel.cpp:113) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'HConvH' (Sobel/Sobel.cpp:43) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'HConvW' (Sobel/Sobel.cpp:44) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'HConv' (Sobel/Sobel.cpp:48) in function 'Sobel' completely with a factor of 3.
WARNING: [HLS 200-936] Cannot unroll loop 'VConvH' (Sobel/Sobel.cpp:58) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VConvW' (Sobel/Sobel.cpp:59) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VConv' (Sobel/Sobel.cpp:64) in function 'Sobel' completely with a factor of 3.
WARNING: [HLS 200-936] Cannot unroll loop 'Border' (Sobel/Sobel.cpp:77) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_76_1' (Sobel/Sobel.cpp:77) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_132_3' (Sobel/Sobel.cpp:132) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_133_4' (Sobel/Sobel.cpp:133) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'hwin.V' (Sobel/Sobel.cpp:28) automatically.
INFO: [XFORM 203-101] Partitioning array 'linebuf.V'  in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'hconv' (Sobel/Sobel.cpp:29) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'vconv' (Sobel/Sobel.cpp:32) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'buffer' (Sobel/Sobel.cpp:109) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Sobel/Sobel.cpp:91:17) in function 'Sobel'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Sobel/Sobel.cpp:43:12) in function 'Sobel'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 229.900 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'HConvH' (Sobel/Sobel.cpp:43:20) in function 'Sobel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VConvH' (Sobel/Sobel.cpp:58:20) in function 'Sobel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Border' (Sobel/Sobel.cpp:77:35) in function 'Sobel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.V.0'.
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf.V.0' (Sobel/Sobel.cpp:68:38)
INFO: [HLS 200-472] Inferring partial write operation for 'borderbuf.V' (Sobel/Sobel.cpp:84:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 229.208 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'Sobel': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'Sobel': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'HConvH_HConvW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'HConvH_HConvW'
INFO: [SCHED 204-61] Pipelining loop 'VConvH_VConvW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VConvH_VConvW'
INFO: [SCHED 204-61] Pipelining loop 'Border_VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'Border_VITIS_LOOP_76_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 230.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 231.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/w' to 's_axilite & ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/h' to 's_axilite & ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'Sobel' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Cannot apply register mode option on port w. It is not an AXI-Stream interface.
WARNING: [RTGEN 206-101] Cannot apply register mode option on port h. It is not an AXI-Stream interface.
INFO: [RTGEN 206-100] Bundling port 'w' and 'h' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitodp_32ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 233.437 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Sobel_mul_32ns_32ns_63_2_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'Sobel_linebuf_V_1_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sobel_linebuf_V_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sobel_borderbuf_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'hconv_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buffer_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.189 seconds; current allocated memory: 244.822 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for Sobel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 13.55 seconds; current allocated memory: 245.027 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.313 seconds; peak allocated memory: 244.822 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 561.764 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: Sobel/Sobel.cpp:127:9
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Sobel/Sobel.cpp
WARNING: [HLS 207-5334] Only for-loops and functions support the dataflow: Sobel/Sobel.cpp:127:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.289 seconds; current allocated memory: 173.303 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator unsigned long long() const' into 'double operator*<24, false>(ap_int_base<24, false> const&, double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1423:408)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:341)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'double operator*<32, true>(ap_int_base<32, true> const&, double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1423:408)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<9>::ap_int<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:307:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator=<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator-() const' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base(int)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:310:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(double)' into 'ap_uint<8>::ap_uint(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int.h:308:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'hls::stream<ap_uint<8>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int<11>::ap_int<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<3, true>(ap_int_base<3, true> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:29:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:97:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:83:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:71:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<11>(ap_int<11> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:66:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:66:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:63:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:62:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:53:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<11>(ap_int<11> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:50:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:50:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:47:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:46:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:32:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:323)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1349:555)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream()' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:109:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:140:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:139:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:138:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:137:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<8>(ap_uint<8> const&)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:136:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:136:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:136:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:136:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:136:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:134:27)
INFO: [HLS 214-131] Inlining function 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:129:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:114:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:115:24)
INFO: [HLS 214-131] Inlining function 'double operator*<24, false>(ap_int_base<24, false> const&, double)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:115:29)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:124:13)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:124:9)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:124:6)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:121:12)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:121:9)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:115:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:116:15)
INFO: [HLS 214-131] Inlining function 'double operator*<32, true>(ap_int_base<32, true> const&, double)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:117:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:117:15)
INFO: [HLS 214-131] Inlining function 'double operator*<32, true>(ap_int_base<32, true> const&, double)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:116:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:116:19)
INFO: [HLS 214-178] Inlining function 'ap_uint<8>::ap_uint(double)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:102:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.7s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.7s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.7s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.7s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.018 seconds; current allocated memory: 175.877 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 175.878 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 185.029 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 196.208 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Sobel' (Sobel/Sobel.cpp:102).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'HConvH' (Sobel/Sobel.cpp:43) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'HConvW' (Sobel/Sobel.cpp:44) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VConvH' (Sobel/Sobel.cpp:58) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VConvW' (Sobel/Sobel.cpp:59) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Border' (Sobel/Sobel.cpp:77) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_76_1' (Sobel/Sobel.cpp:77) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_112_1' (Sobel/Sobel.cpp:110) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_113_2' (Sobel/Sobel.cpp:113) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'HConvH' (Sobel/Sobel.cpp:43) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'HConvW' (Sobel/Sobel.cpp:44) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'HConv' (Sobel/Sobel.cpp:48) in function 'Sobel' completely with a factor of 3.
WARNING: [HLS 200-936] Cannot unroll loop 'VConvH' (Sobel/Sobel.cpp:58) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VConvW' (Sobel/Sobel.cpp:59) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VConv' (Sobel/Sobel.cpp:64) in function 'Sobel' completely with a factor of 3.
WARNING: [HLS 200-936] Cannot unroll loop 'Border' (Sobel/Sobel.cpp:77) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_76_1' (Sobel/Sobel.cpp:77) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_132_3' (Sobel/Sobel.cpp:132) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_133_4' (Sobel/Sobel.cpp:133) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'hwin.V' (Sobel/Sobel.cpp:28) automatically.
INFO: [XFORM 203-101] Partitioning array 'linebuf.V'  in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'hconv' (Sobel/Sobel.cpp:29) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'vconv' (Sobel/Sobel.cpp:32) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'buffer' (Sobel/Sobel.cpp:109) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Sobel/Sobel.cpp:91:17) in function 'Sobel'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Sobel/Sobel.cpp:43:12) in function 'Sobel'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 230.001 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'HConvH' (Sobel/Sobel.cpp:43:20) in function 'Sobel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VConvH' (Sobel/Sobel.cpp:58:20) in function 'Sobel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Border' (Sobel/Sobel.cpp:77:35) in function 'Sobel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.V.0'.
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf.V.0' (Sobel/Sobel.cpp:68:38)
INFO: [HLS 200-472] Inferring partial write operation for 'borderbuf.V' (Sobel/Sobel.cpp:84:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 229.314 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'Sobel': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'Sobel': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'HConvH_HConvW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'HConvH_HConvW'
INFO: [SCHED 204-61] Pipelining loop 'VConvH_VConvW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VConvH_VConvW'
INFO: [SCHED 204-61] Pipelining loop 'Border_VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'Border_VITIS_LOOP_76_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 230.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 231.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/w' to 's_axilite & ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/h' to 's_axilite & ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'Sobel' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Cannot apply register mode option on port w. It is not an AXI-Stream interface.
WARNING: [RTGEN 206-101] Cannot apply register mode option on port h. It is not an AXI-Stream interface.
INFO: [RTGEN 206-100] Bundling port 'w' and 'h' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitodp_32ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 233.528 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Sobel_mul_32ns_32ns_63_2_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'Sobel_linebuf_V_1_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sobel_linebuf_V_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sobel_borderbuf_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'hconv_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buffer_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.212 seconds; current allocated memory: 244.841 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for Sobel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 13.08 seconds; current allocated memory: 245.046 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.832 seconds; peak allocated memory: 561.764 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Sobel/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 18.773 seconds; current allocated memory: 180.898 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 172.060 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: Sobel/Sobel.cpp:127:9
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file Sobel/Sobel.cpp
WARNING: [HLS 207-5334] Only for-loops and functions support the dataflow: Sobel/Sobel.cpp:127:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.591 seconds; current allocated memory: 173.369 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator unsigned long long() const' into 'double operator*<24, false>(ap_int_base<24, false> const&, double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1423:408)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:341)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'double operator*<32, true>(ap_int_base<32, true> const&, double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1423:408)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<9>::ap_int<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:307:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator=<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator-() const' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base(int)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:310:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(double)' into 'ap_uint<8>::ap_uint(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int.h:308:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'hls::stream<ap_uint<8>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int<11>::ap_int<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<3, true>(ap_int_base<3, true> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:29:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::operator<<(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:97:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:83:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:71:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<11>(ap_int<11> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:66:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:66:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:63:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:62:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:53:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<11>(ap_int<11> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:50:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:50:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:47:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:46:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:32:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:323)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1349:555)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream()' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:109:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:140:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:139:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:138:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:137:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<8>(ap_uint<8> const&)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:136:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:136:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:136:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:136:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:136:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:134:27)
INFO: [HLS 214-131] Inlining function 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<3> const*, ap_int<3> const*)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:129:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:114:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:115:24)
INFO: [HLS 214-131] Inlining function 'double operator*<24, false>(ap_int_base<24, false> const&, double)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:115:29)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:124:13)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:124:9)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:124:6)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:121:12)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:121:9)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:121:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:115:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:116:15)
INFO: [HLS 214-131] Inlining function 'double operator*<32, true>(ap_int_base<32, true> const&, double)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:117:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:117:15)
INFO: [HLS 214-131] Inlining function 'double operator*<32, true>(ap_int_base<32, true> const&, double)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:116:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:116:19)
INFO: [HLS 214-178] Inlining function 'ap_uint<8>::ap_uint(double)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:102:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.7s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.7s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.7s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.7s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.214 seconds; current allocated memory: 176.003 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 176.003 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 185.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 196.331 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Sobel' (Sobel/Sobel.cpp:102).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'HConvH' (Sobel/Sobel.cpp:43) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'HConvW' (Sobel/Sobel.cpp:44) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VConvH' (Sobel/Sobel.cpp:58) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VConvW' (Sobel/Sobel.cpp:59) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Border' (Sobel/Sobel.cpp:77) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_76_1' (Sobel/Sobel.cpp:77) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_112_1' (Sobel/Sobel.cpp:110) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_113_2' (Sobel/Sobel.cpp:113) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'HConvH' (Sobel/Sobel.cpp:43) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'HConvW' (Sobel/Sobel.cpp:44) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'HConv' (Sobel/Sobel.cpp:48) in function 'Sobel' completely with a factor of 3.
WARNING: [HLS 200-936] Cannot unroll loop 'VConvH' (Sobel/Sobel.cpp:58) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VConvW' (Sobel/Sobel.cpp:59) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VConv' (Sobel/Sobel.cpp:64) in function 'Sobel' completely with a factor of 3.
WARNING: [HLS 200-936] Cannot unroll loop 'Border' (Sobel/Sobel.cpp:77) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_76_1' (Sobel/Sobel.cpp:77) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_132_3' (Sobel/Sobel.cpp:132) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_133_4' (Sobel/Sobel.cpp:133) in function 'Sobel': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'hwin.V' (Sobel/Sobel.cpp:28) automatically.
INFO: [XFORM 203-101] Partitioning array 'linebuf.V'  in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'hconv' (Sobel/Sobel.cpp:29) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'vconv' (Sobel/Sobel.cpp:32) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'buffer' (Sobel/Sobel.cpp:109) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Sobel/Sobel.cpp:113:29) in function 'Sobel'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Sobel/Sobel.cpp:91:17) in function 'Sobel'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 230.126 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'HConvH' (Sobel/Sobel.cpp:43:20) in function 'Sobel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VConvH' (Sobel/Sobel.cpp:58:20) in function 'Sobel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Border' (Sobel/Sobel.cpp:77:35) in function 'Sobel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.V.0'.
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf.V.0' (Sobel/Sobel.cpp:68:38)
INFO: [HLS 200-472] Inferring partial write operation for 'borderbuf.V' (Sobel/Sobel.cpp:84:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 229.377 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'Sobel': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'Sobel': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'HConvH_HConvW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'HConvH_HConvW'
INFO: [SCHED 204-61] Pipelining loop 'VConvH_VConvW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VConvH_VConvW'
INFO: [SCHED 204-61] Pipelining loop 'Border_VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'Border_VITIS_LOOP_76_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 230.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 231.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/w' to 's_axilite & ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/h' to 's_axilite & ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'Sobel' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Cannot apply register mode option on port w. It is not an AXI-Stream interface.
WARNING: [RTGEN 206-101] Cannot apply register mode option on port h. It is not an AXI-Stream interface.
INFO: [RTGEN 206-100] Bundling port 'w' and 'h' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_43_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitodp_32ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.701 seconds; current allocated memory: 233.637 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Sobel_mul_32ns_32ns_43_2_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'Sobel_linebuf_V_1_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sobel_linebuf_V_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sobel_borderbuf_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'hconv_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buffer_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.234 seconds; current allocated memory: 244.929 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for Sobel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 13.885 seconds; current allocated memory: 245.193 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 17.34 seconds; peak allocated memory: 244.929 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Sobel/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 21.884 seconds; current allocated memory: 180.996 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 172.060 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'w': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:29
ERROR: [HLS 214-124] use of undeclared identifier 'h': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:30
ERROR: [HLS 214-124] use of undeclared identifier 'w': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:112
ERROR: [HLS 214-124] use of undeclared identifier 'h': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:113
ERROR: [HLS 214-124] use of undeclared identifier 'w': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:118
ERROR: [HLS 214-124] use of undeclared identifier 'h': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:118
ERROR: [HLS 214-124] use of undeclared identifier 'buffer': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:142
ERROR: [HLS 214-124] use of undeclared identifier 'buffer': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:142
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.571 seconds; current allocated memory: 173.334 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.427 seconds; peak allocated memory: 172.997 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 172.060 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'w': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:118
ERROR: [HLS 214-124] use of undeclared identifier 'h': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:118
ERROR: [HLS 214-124] use of undeclared identifier 'buffer': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:142
ERROR: [HLS 214-124] use of undeclared identifier 'buffer': C:\PYNQ\PYNQ-master\PYNQ-master\boards\ip\Sobel\Sobel.cpp:142
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.428 seconds; current allocated memory: 173.362 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.318 seconds; peak allocated memory: 173.025 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 172.060 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Sobel/Sobel.cpp:133:25
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Sobel/Sobel.cpp:136:25
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Sobel/Sobel.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.547 seconds; current allocated memory: 173.385 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator unsigned long long() const' into 'double operator*<24, false>(ap_int_base<24, false> const&, double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1423:408)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:341)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'double operator*<32, true>(ap_int_base<32, true> const&, double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1423:408)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<9>::ap_int<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:307:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator=<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator-() const' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base(int)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:310:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(double)' into 'ap_uint<8>::ap_uint(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int.h:308:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'hls::stream<ap_uint<8>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int<11>::ap_int<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<3, true>(ap_int_base<3, true> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:323)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1349:555)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:26:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:119:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:118:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:117:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:116:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<8>(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:115:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:115:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:115:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:115:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:115:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:114:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:107:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:93:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:81:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<11>(ap_int<11> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:76:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:76:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:73:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:72:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:63:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<11>(ap_int<11> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:60:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:60:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:57:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:56:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:42:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:39:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:32:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:31:14)
INFO: [HLS 214-131] Inlining function 'double operator*<32, true>(ap_int_base<32, true> const&, double)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:34:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:34:15)
INFO: [HLS 214-131] Inlining function 'double operator*<32, true>(ap_int_base<32, true> const&, double)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:33:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:33:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'double operator*<24, false>(ap_int_base<24, false> const&, double)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:32:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:142:2)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:134:9)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:134:12)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:137:6)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:137:9)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:137:13)
INFO: [HLS 214-178] Inlining function 'ap_uint<8>::ap_uint(double)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:123:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.9s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.9s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.9s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.9s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.741 seconds; current allocated memory: 176.040 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 176.041 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 185.226 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 196.371 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_2' (Sobel/Sobel.cpp:30) in function 'Sobel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_113_5' (Sobel/Sobel.cpp:113) in function 'Sobel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvW' (Sobel/Sobel.cpp:54) in function 'Sobel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VConvW' (Sobel/Sobel.cpp:69) in function 'Sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (Sobel/Sobel.cpp:58) in function 'Sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VConv' (Sobel/Sobel.cpp:74) in function 'Sobel' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'hwin.V' (Sobel/Sobel.cpp:38) automatically.
INFO: [XFORM 203-101] Partitioning array 'linebuf.V'  in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_29_1_proc' (Sobel/Sobel.cpp:30) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_HConvH_proc' (Sobel/Sobel.cpp:54) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_VConvH_proc' (Sobel/Sobel.cpp:69) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_Border_proc' (Sobel/Sobel.cpp:86) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_112_4_proc' (Sobel/Sobel.cpp:113) to a process function for dataflow in function 'Sobel'.
WARNING: [HLS 200-805] An internal stream 'buffer' (Sobel/Sobel.cpp:26) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'hconv' (Sobel/Sobel.cpp:39) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'vconv' (Sobel/Sobel.cpp:42) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-970] Internal stream 'buffer' (Sobel/Sobel.cpp:26) failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'buffer' has write operations in process function 'Loop_VITIS_LOOP_29_1_proc10' (Sobel/Sobel.cpp:21:42).
INFO: [HLS 200-992] Variable 'buffer' has read operations in process function 'Loop_HConvH_proc11' (Sobel/Sobel.cpp:53:43).
INFO: [HLS 200-992] Variable 'buffer' has write operations in process function 'Loop_Border_proc' (Sobel/Sobel.cpp:45:24).
INFO: [HLS 200-992] Variable 'buffer' has read operations in process function 'Loop_VITIS_LOOP_112_4_proc' (Sobel/Sobel.cpp:112:20).
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 9.184 seconds; current allocated memory: 208.400 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.135 seconds; peak allocated memory: 202.879 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 172.060 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Sobel/Sobel.cpp:128:25
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Sobel/Sobel.cpp:131:25
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Sobel/Sobel.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.436 seconds; current allocated memory: 173.385 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator unsigned long long() const' into 'double operator*<24, false>(ap_int_base<24, false> const&, double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1423:408)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:341)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'double operator*<32, true>(ap_int_base<32, true> const&, double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1423:408)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<9>::ap_int<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:307:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator=<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator-() const' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base(int)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:310:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(double)' into 'ap_uint<8>::ap_uint(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int.h:308:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'hls::stream<ap_uint<8>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int<11>::ap_int<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<3, true>(ap_int_base<3, true> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:323)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1349:555)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:26:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:113:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:112:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:111:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:110:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<8>(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:109:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:109:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:109:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:109:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:109:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:108:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:93:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:81:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<11>(ap_int<11> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:76:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:76:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:73:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:72:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:63:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<11>(ap_int<11> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:60:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:60:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:57:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:56:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:42:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:39:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:32:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:31:14)
INFO: [HLS 214-131] Inlining function 'double operator*<32, true>(ap_int_base<32, true> const&, double)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:34:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:34:15)
INFO: [HLS 214-131] Inlining function 'double operator*<32, true>(ap_int_base<32, true> const&, double)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:33:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:33:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'double operator*<24, false>(ap_int_base<24, false> const&, double)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:32:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:129:5)
INFO: [HLS 214-131] Inlining function 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:137:2)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:129:9)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:129:12)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:132:6)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:132:9)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:132:13)
INFO: [HLS 214-178] Inlining function 'ap_uint<8>::ap_uint(double)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:118:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.9s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.9s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.9s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.346 seconds; current allocated memory: 175.959 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 175.959 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 184.998 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 196.202 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_2' (Sobel/Sobel.cpp:30) in function 'Sobel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvW' (Sobel/Sobel.cpp:54) in function 'Sobel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VConvW' (Sobel/Sobel.cpp:69) in function 'Sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (Sobel/Sobel.cpp:58) in function 'Sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VConv' (Sobel/Sobel.cpp:74) in function 'Sobel' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'hwin.V' (Sobel/Sobel.cpp:38) automatically.
INFO: [XFORM 203-101] Partitioning array 'linebuf.V'  in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_29_1_proc' (Sobel/Sobel.cpp:30) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_HConvH_proc' (Sobel/Sobel.cpp:54) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_VConvH_proc' (Sobel/Sobel.cpp:69) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_Border_proc' (Sobel/Sobel.cpp:86) to a process function for dataflow in function 'Sobel'.
WARNING: [HLS 200-805] An internal stream 'buffer' (Sobel/Sobel.cpp:26) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'hconv' (Sobel/Sobel.cpp:39) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'vconv' (Sobel/Sobel.cpp:42) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-970] Internal stream 'buffer' (Sobel/Sobel.cpp:26) failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'buffer' has write operations in process function 'Loop_VITIS_LOOP_29_1_proc8' (Sobel/Sobel.cpp:21:42).
INFO: [HLS 200-992] Variable 'buffer' has read operations in process function 'Loop_HConvH_proc9' (Sobel/Sobel.cpp:53:43).
INFO: [HLS 200-992] Variable 'buffer' has read operations in process function 'Loop_Border_proc' (Sobel/Sobel.cpp:85:47).
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.594 seconds; current allocated memory: 207.560 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.793 seconds; peak allocated memory: 202.634 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 172.060 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Sobel/Sobel.cpp:128:25
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Sobel/Sobel.cpp:131:25
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Sobel/Sobel.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.695 seconds; current allocated memory: 173.385 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator unsigned long long() const' into 'double operator*<24, false>(ap_int_base<24, false> const&, double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1423:408)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:341)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'double operator*<32, true>(ap_int_base<32, true> const&, double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1423:408)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<9>::ap_int<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:307:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator=<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator-() const' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base(int)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:310:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(double)' into 'ap_uint<8>::ap_uint(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int.h:308:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'hls::stream<ap_uint<8>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int<11>::ap_int<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<3, true>(ap_int_base<3, true> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:323)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1349:555)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:26:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:113:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:112:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:111:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:110:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<8>(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:109:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:109:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:109:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:109:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:109:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:108:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:93:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:81:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<11>(ap_int<11> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:76:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:76:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:73:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:72:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:63:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<11>(ap_int<11> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:60:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:60:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:57:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:56:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:42:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:39:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:32:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:31:14)
INFO: [HLS 214-131] Inlining function 'double operator*<32, true>(ap_int_base<32, true> const&, double)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:34:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:34:15)
INFO: [HLS 214-131] Inlining function 'double operator*<32, true>(ap_int_base<32, true> const&, double)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:33:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:33:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'double operator*<24, false>(ap_int_base<24, false> const&, double)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:32:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:129:5)
INFO: [HLS 214-131] Inlining function 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:137:2)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:129:9)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:129:12)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:132:6)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:132:9)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:132:13)
INFO: [HLS 214-178] Inlining function 'ap_uint<8>::ap_uint(double)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:118:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.9s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.9s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.9s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.335 seconds; current allocated memory: 175.959 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 175.959 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 184.998 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 196.202 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_2' (Sobel/Sobel.cpp:30) in function 'Sobel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvW' (Sobel/Sobel.cpp:54) in function 'Sobel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VConvW' (Sobel/Sobel.cpp:69) in function 'Sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (Sobel/Sobel.cpp:58) in function 'Sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VConv' (Sobel/Sobel.cpp:74) in function 'Sobel' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'hwin.V' (Sobel/Sobel.cpp:38) automatically.
INFO: [XFORM 203-101] Partitioning array 'linebuf.V'  in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_29_1_proc' (Sobel/Sobel.cpp:30) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_HConvH_proc' (Sobel/Sobel.cpp:54) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_VConvH_proc' (Sobel/Sobel.cpp:69) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_Border_proc' (Sobel/Sobel.cpp:86) to a process function for dataflow in function 'Sobel'.
WARNING: [HLS 200-805] An internal stream 'buffer' (Sobel/Sobel.cpp:26) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'hconv' (Sobel/Sobel.cpp:39) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'vconv' (Sobel/Sobel.cpp:42) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-970] Internal stream 'buffer' (Sobel/Sobel.cpp:26) failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'buffer' has write operations in process function 'Loop_VITIS_LOOP_29_1_proc8' (Sobel/Sobel.cpp:21:42).
INFO: [HLS 200-992] Variable 'buffer' has read operations in process function 'Loop_HConvH_proc9' (Sobel/Sobel.cpp:53:43).
INFO: [HLS 200-992] Variable 'buffer' has read operations in process function 'Loop_Border_proc' (Sobel/Sobel.cpp:85:47).
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.787 seconds; current allocated memory: 207.560 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.359 seconds; peak allocated memory: 202.634 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 172.060 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Sobel/Sobel.cpp:127:25
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Sobel/Sobel.cpp:130:25
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Sobel/Sobel.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.519 seconds; current allocated memory: 173.385 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator unsigned long long() const' into 'double operator*<24, false>(ap_int_base<24, false> const&, double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1423:408)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:341)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<32, true>::logic operator&<24, false, 32, true>(ap_int_base<24, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:3096)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'double operator*<32, true>(ap_int_base<32, true> const&, double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1423:408)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<9>::ap_int<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<8, false>::minus operator-<1, false, 8, false>(ap_int_base<1, false> const&, ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:307:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator=<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator-() const' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:345:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:312:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base(int)' into 'ap_int_base<8, false>::ap_int_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:310:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(double)' into 'ap_uint<8>::ap_uint(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int.h:308:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'hls::stream<ap_uint<8>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int<11>::ap_int<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<3, true>(ap_int_base<3, true> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:323)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1349:555)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:26:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:112:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:111:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:110:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:109:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<8>(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:108:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:108:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator|<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:108:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:108:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::arg1 operator<<<8, false>(ap_int_base<8, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:108:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:93:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:81:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<11>(ap_int<11> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:76:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:76:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:73:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:72:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:63:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<11>(ap_int<11> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:60:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:60:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:57:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:56:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:42:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:39:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:32:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:31:14)
INFO: [HLS 214-131] Inlining function 'double operator*<32, true>(ap_int_base<32, true> const&, double)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:34:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:34:15)
INFO: [HLS 214-131] Inlining function 'double operator*<32, true>(ap_int_base<32, true> const&, double)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:33:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<($_0)32, true>::logic operator&<24, false>(ap_int_base<24, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:33:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'double operator*<24, false>(ap_int_base<24, false> const&, double)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:32:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::RType<24, false>::arg1 operator>><24, false>(ap_int_base<24, false> const&, int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:128:5)
INFO: [HLS 214-131] Inlining function 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:136:2)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:128:9)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:128:12)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:131:6)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:131:9)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:131:13)
INFO: [HLS 214-178] Inlining function 'ap_uint<8>::ap_uint(double)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:117:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.9s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.9s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.9s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.307 seconds; current allocated memory: 176.005 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 176.006 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 185.155 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 196.290 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_2' (Sobel/Sobel.cpp:30) in function 'Sobel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvW' (Sobel/Sobel.cpp:54) in function 'Sobel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VConvW' (Sobel/Sobel.cpp:69) in function 'Sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (Sobel/Sobel.cpp:58) in function 'Sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VConv' (Sobel/Sobel.cpp:74) in function 'Sobel' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'hwin.V' (Sobel/Sobel.cpp:38) automatically.
INFO: [XFORM 203-101] Partitioning array 'linebuf.V'  in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_29_1_proc' (Sobel/Sobel.cpp:30) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_HConvH_proc' (Sobel/Sobel.cpp:54) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_VConvH_proc' (Sobel/Sobel.cpp:69) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_Border_proc' (Sobel/Sobel.cpp:86) to a process function for dataflow in function 'Sobel'.
WARNING: [HLS 200-805] An internal stream 'buffer' (Sobel/Sobel.cpp:26) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'hconv' (Sobel/Sobel.cpp:39) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'vconv' (Sobel/Sobel.cpp:42) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'Sobel' (Sobel/Sobel.cpp:117), detected/extracted 6 process function(s): 
	 'Sobel.entry10'
	 'Loop_VITIS_LOOP_29_1_proc8'
	 'Block_._crit_edge_proc'
	 'Loop_HConvH_proc9'
	 'Loop_VConvH_proc'
	 'Loop_Border_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Sobel/Sobel.cpp:30:28) in function 'Loop_VITIS_LOOP_29_1_proc8'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Sobel/Sobel.cpp:101:17) in function 'Loop_Border_proc'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.835 seconds; current allocated memory: 230.075 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (Sobel/Sobel.cpp:30:28) in function 'Loop_VITIS_LOOP_29_1_proc8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VConvH' (Sobel/Sobel.cpp:69:24) in function 'Loop_VConvH_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'HConvH' (Sobel/Sobel.cpp:54:24) in function 'Loop_HConvH_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'Border' (Sobel/Sobel.cpp:86:34) in function 'Loop_Border_proc'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.V.0'.
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf.V.0' (Sobel/Sobel.cpp:78:38)
INFO: [HLS 200-472] Inferring partial write operation for 'borderbuf.V' (Sobel/Sobel.cpp:94:33)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Loop_VITIS_LOOP_29_1_proc8 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for Sobel due to Sobel.entry10 with non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.672 seconds; current allocated memory: 287.460 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Sobel' ...
WARNING: [SYN 201-103] Legalizing function name 'Sobel.entry10' to 'Sobel_entry10'.
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge_proc' to 'Block_crit_edge_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_entry10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 287.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 287.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_29_1_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 32, loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 288.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 288.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 288.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 288.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_HConvH_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HConvH_HConvW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'HConvH_HConvW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 288.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 289.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VConvH_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VConvH_VConvW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VConvH_VConvW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 289.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 289.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Border_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Border_VITIS_LOOP_86_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'Border_VITIS_LOOP_86_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 289.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 290.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 290.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.642 seconds; current allocated memory: 290.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_entry10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_entry10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 291.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_29_1_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitodp_32ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_29_1_proc8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 292.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 294.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_HConvH_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_HConvH_proc9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 294.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VConvH_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VConvH_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 295.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Border_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Border_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 297.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/w' to 's_axilite & ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/h' to 's_axilite & ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'Sobel' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'w' and 'h' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 299.572 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Sobel_mul_32ns_32ns_64_2_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_VConvH_proc_linebuf_V_1_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_VConvH_proc_linebuf_V_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_Border_proc_borderbuf_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_c_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_c49_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buffer_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_c50_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c51_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_user_V_loc_c_U(Sobel_fifo_w1_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_id_V_loc_c_U(Sobel_fifo_w1_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dest_V_loc_c_U(Sobel_fifo_w1_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_xlim_loc_c_U(Sobel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hconv_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c52_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_c53_U(Sobel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c54_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_xlim_loc_c55_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_VITIS_LOOP_29_1_proc8_U0_U(Sobel_start_for_Loop_VITIS_LOOP_29_1_proc8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_crit_edge_proc_U0_U(Sobel_start_for_Block_crit_edge_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_HConvH_proc9_U0_U(Sobel_start_for_Loop_HConvH_proc9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_Border_proc_U0_U(Sobel_start_for_Loop_Border_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_VConvH_proc_U0_U(Sobel_start_for_Loop_VConvH_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.124 seconds; current allocated memory: 308.428 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for Sobel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 19.08 seconds; current allocated memory: 309.140 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.899 seconds; peak allocated memory: 308.428 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Sobel/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 22.934 seconds; current allocated memory: 181.602 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 172.060 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Sobel/Sobel.cpp:127:25
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Sobel/Sobel.cpp:130:25
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Sobel/Sobel.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.367 seconds; current allocated memory: 173.370 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int<11>::ap_int<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<3, true>(ap_int_base<3, true> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'hls::stream<ap_uint<8>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:38:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:112:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:111:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:109:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint<8>(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:108:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:93:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:81:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<11>(ap_int<11> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:76:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:76:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:73:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:72:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:63:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<11>(ap_int<11> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:60:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:60:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:57:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<24>(ap_uint<24> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:56:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:55:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:41:20)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:128:5)
INFO: [HLS 214-131] Inlining function 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:136:2)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:128:9)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:128:12)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:131:6)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:131:13)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:131:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.8s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.8s' into 'Sobel(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.728 seconds; current allocated memory: 175.549 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 175.550 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 181.533 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 188.850 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvW' (Sobel/Sobel.cpp:53) in function 'Sobel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VConvW' (Sobel/Sobel.cpp:69) in function 'Sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (Sobel/Sobel.cpp:58) in function 'Sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VConv' (Sobel/Sobel.cpp:74) in function 'Sobel' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'hwin.V' (Sobel/Sobel.cpp:37) automatically.
INFO: [XFORM 203-101] Partitioning array 'linebuf.V'  in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_HConvH_proc' (Sobel/Sobel.cpp:53) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_VConvH_proc' (Sobel/Sobel.cpp:69) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_Border_proc' (Sobel/Sobel.cpp:86) to a process function for dataflow in function 'Sobel'.
WARNING: [HLS 200-805] An internal stream 'hconv' (Sobel/Sobel.cpp:38) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'vconv' (Sobel/Sobel.cpp:41) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'Sobel' (Sobel/Sobel.cpp:117), detected/extracted 5 process function(s): 
	 'Sobel.entry9'
	 'Block_.split32_proc'
	 'Loop_HConvH_proc8'
	 'Loop_VConvH_proc'
	 'Loop_Border_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Sobel/Sobel.cpp:101:17) in function 'Loop_Border_proc'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 217.086 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VConvH' (Sobel/Sobel.cpp:69:24) in function 'Loop_VConvH_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'HConvH' (Sobel/Sobel.cpp:53:24) in function 'Loop_HConvH_proc8'.
INFO: [XFORM 203-541] Flattening a loop nest 'Border' (Sobel/Sobel.cpp:86:34) in function 'Loop_Border_proc'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.V.0'.
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf.V.0' (Sobel/Sobel.cpp:78:38)
INFO: [HLS 200-472] Inferring partial write operation for 'borderbuf.V' (Sobel/Sobel.cpp:94:33)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Loop_HConvH_proc8 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for Sobel due to Sobel.entry9 with non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 263.246 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Sobel' ...
WARNING: [SYN 201-103] Legalizing function name 'Sobel.entry9' to 'Sobel_entry9'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split32_proc' to 'Block_split32_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_entry9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 263.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 263.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split32_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 263.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 263.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_HConvH_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HConvH_HConvW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'HConvH_HConvW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 263.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 264.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VConvH_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VConvH_VConvW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VConvH_VConvW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 264.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 264.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Border_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Border_VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'Border_VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 264.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 265.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 265.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 265.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_entry9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_entry9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 265.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split32_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split32_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 266.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_HConvH_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_HConvH_proc8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 266.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VConvH_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VConvH_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 267.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Border_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Border_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 269.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Sobel' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'w' and 'h' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 271.296 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Sobel_mul_32ns_32ns_64_2_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_VConvH_proc_linebuf_V_1_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_VConvH_proc_linebuf_V_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_Border_proc_borderbuf_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_c_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_c37_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c38_U(Sobel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_c39_U(Sobel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_xlim_loc_c_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hconv_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c40_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_xlim_loc_c41_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split32_proc_U0_U(Sobel_start_for_Block_split32_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_HConvH_proc8_U0_U(Sobel_start_for_Loop_HConvH_proc8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_VConvH_proc_U0_U(Sobel_start_for_Loop_VConvH_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_Border_proc_U0_U(Sobel_start_for_Loop_Border_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.254 seconds; current allocated memory: 279.777 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for Sobel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.59 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 13.896 seconds; current allocated memory: 280.312 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 15.803 seconds; peak allocated memory: 279.777 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Sobel/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.167 seconds; current allocated memory: 181.041 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 172.070 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Sobel/Sobel.cpp:116:25
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Sobel/Sobel.cpp:119:25
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Sobel/Sobel.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.193 seconds; current allocated memory: 173.369 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int<11>::ap_int<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<3, true>(ap_int_base<3, true> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'hls::stream<ap_uint<8>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:27:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:101:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:100:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:99:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:98:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:82:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:70:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<11>(ap_int<11> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:65:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:65:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:61:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:52:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<11>(ap_int<11> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:49:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:49:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:46:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:44:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:30:20)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:117:5)
INFO: [HLS 214-131] Inlining function 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:125:2)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:117:9)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:117:12)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:120:6)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:120:13)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:120:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uints' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uints' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uints' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.44 seconds; current allocated memory: 175.499 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 175.500 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 180.929 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 186.786 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvW' (Sobel/Sobel.cpp:42) in function 'Sobel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VConvW' (Sobel/Sobel.cpp:58) in function 'Sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (Sobel/Sobel.cpp:47) in function 'Sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VConv' (Sobel/Sobel.cpp:63) in function 'Sobel' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'hwin.V' (Sobel/Sobel.cpp:26) automatically.
INFO: [XFORM 203-101] Partitioning array 'linebuf.V'  in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_HConvH_proc' (Sobel/Sobel.cpp:42) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_VConvH_proc' (Sobel/Sobel.cpp:58) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_Border_proc' (Sobel/Sobel.cpp:75) to a process function for dataflow in function 'Sobel'.
WARNING: [HLS 200-805] An internal stream 'hconv' (Sobel/Sobel.cpp:27) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'vconv' (Sobel/Sobel.cpp:30) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'Sobel' (Sobel/Sobel.cpp:106), detected/extracted 5 process function(s): 
	 'Sobel.entry9'
	 'Block_.split32_proc'
	 'Loop_HConvH_proc8'
	 'Loop_VConvH_proc'
	 'Loop_Border_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Sobel/Sobel.cpp:90:17) in function 'Loop_Border_proc'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 214.572 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VConvH' (Sobel/Sobel.cpp:58:24) in function 'Loop_VConvH_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'HConvH' (Sobel/Sobel.cpp:42:24) in function 'Loop_HConvH_proc8'.
INFO: [XFORM 203-541] Flattening a loop nest 'Border' (Sobel/Sobel.cpp:75:34) in function 'Loop_Border_proc'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.V.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf.V.0' (Sobel/Sobel.cpp:67:38)
INFO: [HLS 200-472] Inferring partial write operation for 'borderbuf.V' (Sobel/Sobel.cpp:83:33)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Loop_HConvH_proc8 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for Sobel due to Sobel.entry9 with non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 259.226 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Sobel' ...
WARNING: [SYN 201-103] Legalizing function name 'Sobel.entry9' to 'Sobel_entry9'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split32_proc' to 'Block_split32_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_entry9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 259.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 259.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split32_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 259.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 259.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_HConvH_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HConvH_HConvW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'HConvH_HConvW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 259.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 260.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VConvH_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VConvH_VConvW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VConvH_VConvW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 260.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 260.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Border_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Border_VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'Border_VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 260.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 261.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 261.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 261.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_entry9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_entry9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 261.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split32_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split32_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 262.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_HConvH_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_HConvH_proc8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 262.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VConvH_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VConvH_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 263.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Border_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Border_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 265.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Sobel' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'w' and 'h' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 267.200 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Sobel_mul_32ns_32ns_64_2_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_VConvH_proc_linebuf_V_1_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_VConvH_proc_linebuf_V_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_Border_proc_borderbuf_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_c_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_c37_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c38_U(Sobel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_c39_U(Sobel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_xlim_loc_c_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hconv_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c40_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_xlim_loc_c41_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split32_proc_U0_U(Sobel_start_for_Block_split32_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_HConvH_proc8_U0_U(Sobel_start_for_Loop_HConvH_proc8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_VConvH_proc_U0_U(Sobel_start_for_Loop_VConvH_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_Border_proc_U0_U(Sobel_start_for_Loop_Border_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.018 seconds; current allocated memory: 275.786 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for Sobel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.59 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 12.878 seconds; current allocated memory: 276.292 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.662 seconds; peak allocated memory: 275.786 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 172.060 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Sobel/Sobel.cpp:116:25
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Sobel/Sobel.cpp:119:25
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Sobel/Sobel.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.199 seconds; current allocated memory: 173.369 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int<11>::ap_int<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<3, true>(ap_int_base<3, true> const&)' into 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'hls::stream<ap_uint<8>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:27:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:101:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:100:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:99:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:98:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:82:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:70:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<11>(ap_int<11> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:65:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:65:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:61:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:52:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<11>(ap_int<11> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:49:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<3, true>::mult operator*<8, false, 3, true>(ap_int_base<8, false> const&, ap_int_base<3, true> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:49:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:46:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:44:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' (Sobel/Sobel.cpp:30:20)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:117:5)
INFO: [HLS 214-131] Inlining function 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, ap_int<3> const*, ap_int<3> const*)' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:125:2)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:117:9)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:117:12)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:120:6)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:120:13)
INFO: [HLS 214-131] Inlining function 'ap_int<3>::ap_int(int)' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:120:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uints' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uints' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uints' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.281 seconds; current allocated memory: 175.499 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 175.500 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 180.929 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 186.786 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvW' (Sobel/Sobel.cpp:42) in function 'Sobel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VConvW' (Sobel/Sobel.cpp:58) in function 'Sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (Sobel/Sobel.cpp:47) in function 'Sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VConv' (Sobel/Sobel.cpp:63) in function 'Sobel' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'hwin.V' (Sobel/Sobel.cpp:26) automatically.
INFO: [XFORM 203-101] Partitioning array 'linebuf.V'  in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_HConvH_proc' (Sobel/Sobel.cpp:42) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_VConvH_proc' (Sobel/Sobel.cpp:58) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_Border_proc' (Sobel/Sobel.cpp:75) to a process function for dataflow in function 'Sobel'.
WARNING: [HLS 200-805] An internal stream 'hconv' (Sobel/Sobel.cpp:27) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'vconv' (Sobel/Sobel.cpp:30) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'Sobel' (Sobel/Sobel.cpp:106), detected/extracted 5 process function(s): 
	 'Sobel.entry9'
	 'Block_.split32_proc'
	 'Loop_HConvH_proc8'
	 'Loop_VConvH_proc'
	 'Loop_Border_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Sobel/Sobel.cpp:90:17) in function 'Loop_Border_proc'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.599 seconds; current allocated memory: 214.572 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VConvH' (Sobel/Sobel.cpp:58:24) in function 'Loop_VConvH_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'HConvH' (Sobel/Sobel.cpp:42:24) in function 'Loop_HConvH_proc8'.
INFO: [XFORM 203-541] Flattening a loop nest 'Border' (Sobel/Sobel.cpp:75:34) in function 'Loop_Border_proc'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.V.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf.V.0' (Sobel/Sobel.cpp:67:38)
INFO: [HLS 200-472] Inferring partial write operation for 'borderbuf.V' (Sobel/Sobel.cpp:83:33)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Loop_HConvH_proc8 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for Sobel due to Sobel.entry9 with non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 259.226 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Sobel' ...
WARNING: [SYN 201-103] Legalizing function name 'Sobel.entry9' to 'Sobel_entry9'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split32_proc' to 'Block_split32_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_entry9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 259.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 259.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split32_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 259.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 259.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_HConvH_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HConvH_HConvW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'HConvH_HConvW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 259.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 260.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VConvH_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VConvH_VConvW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VConvH_VConvW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 260.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 260.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Border_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Border_VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'Border_VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 260.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 261.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 261.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 261.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_entry9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_entry9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 261.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split32_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split32_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 262.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_HConvH_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_HConvH_proc8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 262.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VConvH_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VConvH_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 263.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Border_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Border_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 265.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Sobel' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'w' and 'h' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 267.201 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Sobel_mul_32ns_32ns_64_2_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_VConvH_proc_linebuf_V_1_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_VConvH_proc_linebuf_V_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_Border_proc_borderbuf_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_c_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_c37_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c38_U(Sobel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_c39_U(Sobel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_xlim_loc_c_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hconv_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c40_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_xlim_loc_c41_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split32_proc_U0_U(Sobel_start_for_Block_split32_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_HConvH_proc8_U0_U(Sobel_start_for_Loop_HConvH_proc8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_VConvH_proc_U0_U(Sobel_start_for_Loop_VConvH_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_Border_proc_U0_U(Sobel_start_for_Loop_Border_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.38 seconds; current allocated memory: 275.786 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for Sobel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.59 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 14.521 seconds; current allocated memory: 276.292 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.374 seconds; peak allocated memory: 275.786 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Sobel/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.599 seconds; current allocated memory: 181.040 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 172.060 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Sobel/Sobel.cpp:113:20
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Sobel/Sobel.cpp:114:20
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Sobel/Sobel.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.22 seconds; current allocated memory: 173.369 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, true>::mult operator*<8, false, 8, true>(ap_int_base<8, false> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int<16>::ap_int<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<8, false>::RType<8, true>::mult operator*<8, false, 8, true>(ap_int_base<8, false> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, false>::RType<8, true>::mult operator*<8, false, 8, true>(ap_int_base<8, false> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'ap_int_base<8, false>::RType<8, ($_0)1>::mult operator*<8, false>(ap_int_base<8, false> const&, char)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1456:482)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, true>::mult operator*<8, false, 8, true>(ap_int_base<8, false> const&, ap_int_base<8, true> const&)' into 'ap_int_base<8, false>::RType<8, ($_0)1>::mult operator*<8, false>(ap_int_base<8, false> const&, char)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1456:480)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'hls::stream<ap_uint<8>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:27:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:101:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:100:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:99:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:98:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:82:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:70:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<16>(ap_int<16> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:65:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, ($_0)1>::mult operator*<8, false>(ap_int_base<8, false> const&, char)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:65:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:61:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:52:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<16>(ap_int<16> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:49:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, ($_0)1>::mult operator*<8, false>(ap_int_base<8, false> const&, char)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:49:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:46:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:44:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:30:20)
INFO: [HLS 214-131] Inlining function 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:118:2)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uints' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uints' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uints' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.654 seconds; current allocated memory: 175.443 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 175.444 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 180.871 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 186.724 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvW' (Sobel/Sobel.cpp:42) in function 'Sobel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VConvW' (Sobel/Sobel.cpp:58) in function 'Sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (Sobel/Sobel.cpp:47) in function 'Sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VConv' (Sobel/Sobel.cpp:63) in function 'Sobel' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'hwin.V' (Sobel/Sobel.cpp:26) automatically.
INFO: [XFORM 203-101] Partitioning array 'linebuf.V'  in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_HConvH_proc' (Sobel/Sobel.cpp:42) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_VConvH_proc' (Sobel/Sobel.cpp:58) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_Border_proc' (Sobel/Sobel.cpp:75) to a process function for dataflow in function 'Sobel'.
WARNING: [HLS 200-805] An internal stream 'hconv' (Sobel/Sobel.cpp:27) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'vconv' (Sobel/Sobel.cpp:30) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'Sobel' (Sobel/Sobel.cpp:106), detected/extracted 5 process function(s): 
	 'Sobel.entry9'
	 'Block_.split32_proc'
	 'Loop_HConvH_proc8'
	 'Loop_VConvH_proc'
	 'Loop_Border_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Sobel/Sobel.cpp:90:17) in function 'Loop_Border_proc'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.581 seconds; current allocated memory: 214.508 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VConvH' (Sobel/Sobel.cpp:58:24) in function 'Loop_VConvH_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'HConvH' (Sobel/Sobel.cpp:42:24) in function 'Loop_HConvH_proc8'.
INFO: [XFORM 203-541] Flattening a loop nest 'Border' (Sobel/Sobel.cpp:75:34) in function 'Loop_Border_proc'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.V.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf.V.0' (Sobel/Sobel.cpp:67:38)
INFO: [HLS 200-472] Inferring partial write operation for 'borderbuf.V' (Sobel/Sobel.cpp:83:33)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Loop_HConvH_proc8 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for Sobel due to Sobel.entry9 with non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 259.161 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Sobel' ...
WARNING: [SYN 201-103] Legalizing function name 'Sobel.entry9' to 'Sobel_entry9'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split32_proc' to 'Block_split32_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_entry9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 259.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 259.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split32_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 259.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 259.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_HConvH_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HConvH_HConvW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'HConvH_HConvW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 259.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 259.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VConvH_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VConvH_VConvW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VConvH_VConvW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 260.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 260.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Border_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Border_VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'Border_VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 260.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 261.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 261.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 261.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_entry9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_entry9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 261.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split32_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split32_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 262.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_HConvH_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_HConvH_proc8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 262.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VConvH_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VConvH_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 263.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Border_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Border_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 265.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Sobel' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'w' and 'h' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 267.151 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Sobel_mul_32ns_32ns_64_2_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_VConvH_proc_linebuf_V_1_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_VConvH_proc_linebuf_V_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_Border_proc_borderbuf_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_c_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_c37_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c38_U(Sobel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_c39_U(Sobel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_xlim_loc_c_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hconv_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c40_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_xlim_loc_c41_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split32_proc_U0_U(Sobel_start_for_Block_split32_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_HConvH_proc8_U0_U(Sobel_start_for_Loop_HConvH_proc8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_VConvH_proc_U0_U(Sobel_start_for_Loop_VConvH_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_Border_proc_U0_U(Sobel_start_for_Loop_Border_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.067 seconds; current allocated memory: 275.773 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for Sobel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.59 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 13.468 seconds; current allocated memory: 276.279 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 15.353 seconds; peak allocated memory: 275.773 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Sobel/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.206 seconds; current allocated memory: 181.087 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 172.060 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Sobel/Sobel.cpp:113:20
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Sobel/Sobel.cpp:114:20
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Sobel/Sobel.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.356 seconds; current allocated memory: 173.370 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'void convolution_strm<unsigned char, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:27:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' into 'void convolution_strm<unsigned char, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:101:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void convolution_strm<unsigned char, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:100:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void convolution_strm<unsigned char, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:99:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void convolution_strm<unsigned char, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:98:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned char)' into 'void convolution_strm<unsigned char, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'void convolution_strm<unsigned char, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:82:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'void convolution_strm<unsigned char, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:70:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'void convolution_strm<unsigned char, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:61:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'void convolution_strm<unsigned char, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:52:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'void convolution_strm<unsigned char, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:45:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' into 'void convolution_strm<unsigned char, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:44:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'void convolution_strm<unsigned char, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:30:20)
INFO: [HLS 214-131] Inlining function 'void convolution_strm<unsigned char, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:118:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.831 seconds; current allocated memory: 175.283 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 175.284 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 180.727 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 186.586 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvW' (Sobel/Sobel.cpp:42) in function 'Sobel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VConvW' (Sobel/Sobel.cpp:58) in function 'Sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (Sobel/Sobel.cpp:47) in function 'Sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VConv' (Sobel/Sobel.cpp:63) in function 'Sobel' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'hwin' (Sobel/Sobel.cpp:26) automatically.
INFO: [XFORM 203-101] Partitioning array 'linebuf'  in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_HConvH_proc' (Sobel/Sobel.cpp:42) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_VConvH_proc' (Sobel/Sobel.cpp:58) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_Border_proc' (Sobel/Sobel.cpp:75) to a process function for dataflow in function 'Sobel'.
WARNING: [HLS 200-805] An internal stream 'hconv' (Sobel/Sobel.cpp:27) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'vconv' (Sobel/Sobel.cpp:30) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'Sobel' (Sobel/Sobel.cpp:106), detected/extracted 5 process function(s): 
	 'Sobel.entry6'
	 'Block_.split29_proc'
	 'Loop_HConvH_proc5'
	 'Loop_VConvH_proc'
	 'Loop_Border_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Sobel/Sobel.cpp:90:17) in function 'Loop_Border_proc'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 214.357 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VConvH' (Sobel/Sobel.cpp:58:24) in function 'Loop_VConvH_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'HConvH' (Sobel/Sobel.cpp:42:24) in function 'Loop_HConvH_proc5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Border' (Sobel/Sobel.cpp:75:34) in function 'Loop_Border_proc'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.0'.
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf.0' (Sobel/Sobel.cpp:67:38)
INFO: [HLS 200-472] Inferring partial write operation for 'borderbuf' (Sobel/Sobel.cpp:83:33)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Loop_HConvH_proc5 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for Sobel due to Sobel.entry6 with non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 259.002 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Sobel' ...
WARNING: [SYN 201-103] Legalizing function name 'Sobel.entry6' to 'Sobel_entry6'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split29_proc' to 'Block_split29_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 259.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 259.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split29_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 259.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 259.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_HConvH_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HConvH_HConvW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'HConvH_HConvW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 259.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 259.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VConvH_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VConvH_VConvW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VConvH_VConvW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 259.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 260.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Border_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Border_VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'Border_VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 260.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 260.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 261.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 261.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_entry6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 261.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split29_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split29_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 261.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_HConvH_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_HConvH_proc5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 262.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VConvH_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VConvH_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 263.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Border_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Border_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 264.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Sobel' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'w' and 'h' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 267.008 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Sobel_mul_32ns_32ns_64_2_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_VConvH_proc_linebuf_1_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_VConvH_proc_linebuf_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_Border_proc_borderbuf_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_c_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_c34_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c35_U(Sobel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_c36_U(Sobel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_xlim_loc_c_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hconv_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c37_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_xlim_loc_c38_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split29_proc_U0_U(Sobel_start_for_Block_split29_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_HConvH_proc5_U0_U(Sobel_start_for_Loop_HConvH_proc5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_VConvH_proc_U0_U(Sobel_start_for_Loop_VConvH_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_Border_proc_U0_U(Sobel_start_for_Loop_Border_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.346 seconds; current allocated memory: 275.714 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for Sobel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.59 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 14.432 seconds; current allocated memory: 276.219 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 16.515 seconds; peak allocated memory: 275.714 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Sobel/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.72 seconds; current allocated memory: 181.071 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 172.060 MB.
INFO: [HLS 200-10] Analyzing design file 'Sobel/Sobel.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Sobel/Sobel.cpp:113:20
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: Sobel/Sobel.cpp:114:20
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Sobel/Sobel.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.244 seconds; current allocated memory: 173.369 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, true>::mult operator*<8, false, 8, true>(ap_int_base<8, false> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int<16>::ap_int<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<8, false>::RType<8, true>::mult operator*<8, false, 8, true>(ap_int_base<8, false> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, false>::RType<8, true>::mult operator*<8, false, 8, true>(ap_int_base<8, false> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'ap_int_base<8, false>::RType<8, ($_0)1>::mult operator*<8, false>(ap_int_base<8, false> const&, char)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1456:482)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, true>::mult operator*<8, false, 8, true>(ap_int_base<8, false> const&, ap_int_base<8, true> const&)' into 'ap_int_base<8, false>::RType<8, ($_0)1>::mult operator*<8, false>(ap_int_base<8, false> const&, char)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1456:480)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'hls::stream<ap_uint<8>, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:27:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 1ul, 1ul> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:101:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:100:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:99:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:98:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:82:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:70:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<16>(ap_int<16> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:65:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, ($_0)1>::mult operator*<8, false>(ap_int_base<8, false> const&, char)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:65:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:61:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:52:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<16>(ap_int<16> const&)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:49:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, ($_0)1>::mult operator*<8, false>(ap_int_base<8, false> const&, char)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:49:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:46:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:44:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream(char const*)' into 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' (Sobel/Sobel.cpp:30:20)
INFO: [HLS 214-131] Inlining function 'void convolution_strm<ap_uint<8>, 3>(int, int, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, char const*, char const*)' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (Sobel/Sobel.cpp:118:2)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uints' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uints' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uints' into 'Sobel(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.542 seconds; current allocated memory: 175.443 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 175.444 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 181.890 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 189.333 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'HConvW' (Sobel/Sobel.cpp:42) in function 'Sobel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VConvW' (Sobel/Sobel.cpp:58) in function 'Sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'HConv' (Sobel/Sobel.cpp:47) in function 'Sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VConv' (Sobel/Sobel.cpp:63) in function 'Sobel' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'hwin.V' (Sobel/Sobel.cpp:26) automatically.
INFO: [XFORM 203-101] Partitioning array 'linebuf.V'  in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_HConvH_proc' (Sobel/Sobel.cpp:42) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_VConvH_proc' (Sobel/Sobel.cpp:58) to a process function for dataflow in function 'Sobel'.
INFO: [XFORM 203-721] Changing loop 'Loop_Border_proc' (Sobel/Sobel.cpp:75) to a process function for dataflow in function 'Sobel'.
WARNING: [HLS 200-805] An internal stream 'hconv' (Sobel/Sobel.cpp:27) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'vconv' (Sobel/Sobel.cpp:30) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'Sobel' (Sobel/Sobel.cpp:106), detected/extracted 5 process function(s): 
	 'Sobel.entry9'
	 'Block_.split32_proc'
	 'Loop_HConvH_proc8'
	 'Loop_VConvH_proc'
	 'Loop_Border_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Sobel/Sobel.cpp:90:17) in function 'Loop_Border_proc'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.585 seconds; current allocated memory: 217.976 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VConvH' (Sobel/Sobel.cpp:58:24) in function 'Loop_VConvH_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'HConvH' (Sobel/Sobel.cpp:42:24) in function 'Loop_HConvH_proc8'.
INFO: [XFORM 203-541] Flattening a loop nest 'Border' (Sobel/Sobel.cpp:75:34) in function 'Loop_Border_proc'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.V.0'.
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf.V.0' (Sobel/Sobel.cpp:67:38)
INFO: [HLS 200-472] Inferring partial write operation for 'borderbuf.V' (Sobel/Sobel.cpp:83:33)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Loop_HConvH_proc8 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for Sobel due to Sobel.entry9 with non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 264.314 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Sobel' ...
WARNING: [SYN 201-103] Legalizing function name 'Sobel.entry9' to 'Sobel_entry9'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split32_proc' to 'Block_split32_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_entry9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 264.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 264.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split32_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 264.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 264.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_HConvH_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HConvH_HConvW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'HConvH_HConvW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 264.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 265.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VConvH_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VConvH_VConvW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VConvH_VConvW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 265.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 265.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Border_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Border_VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'Border_VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 265.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 266.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 266.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 266.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_entry9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_entry9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 266.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split32_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split32_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 267.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_HConvH_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_HConvH_proc8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 267.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VConvH_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VConvH_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 268.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Border_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Border_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 270.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/in_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/out_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Sobel/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Sobel' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'w' and 'h' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 272.346 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Sobel_mul_32ns_32ns_64_2_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_VConvH_proc_linebuf_V_1_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_VConvH_proc_linebuf_V_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sobel_Loop_Border_proc_borderbuf_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_c_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_c37_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c38_U(Sobel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_c39_U(Sobel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_xlim_loc_c_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hconv_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_U(Sobel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_c40_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vconv_xlim_loc_c41_U(Sobel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split32_proc_U0_U(Sobel_start_for_Block_split32_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_HConvH_proc8_U0_U(Sobel_start_for_Loop_HConvH_proc8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_VConvH_proc_U0_U(Sobel_start_for_Loop_VConvH_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_Border_proc_U0_U(Sobel_start_for_Loop_Border_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.372 seconds; current allocated memory: 280.955 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for Sobel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.59 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 13.784 seconds; current allocated memory: 281.490 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 15.668 seconds; peak allocated memory: 280.955 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Sobel/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.436 seconds; current allocated memory: 181.087 MB.
