// Seed: 1386309384
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always id_4 = id_1 + id_2;
  tri0 id_5 = 1 | id_2 - id_2;
  assign id_3 = id_5;
  assign module_1.type_5 = 0;
  wire id_6;
  assign id_5 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input tri1 id_2,
    input wand id_3,
    input supply0 id_4,
    input wor id_5,
    output wire id_6
    , id_14,
    output wor id_7,
    input wor id_8,
    input supply0 id_9,
    input supply1 id_10,
    input supply0 id_11,
    input supply0 id_12
);
  assign id_14 = 1'b0;
  assign id_6  = id_5;
  wire id_15;
  always
  `define pp_16 0
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14
  );
  id_17(
      id_5
  );
endmodule
