library ieee;
use ieee.std_logic_1164.all;

entity mux4x1_REG_IN_7 is
generic(N : natural:= 32);
port( MAP1_7,MAP2_7,MAP3_7,MAP4_7: in std_logic_vector((N-1) downto 0);
		SW: in std_logic_vector(8 downto 7);
		REG_IN_7: out std_logic_vector((N-1) downto 0)
		);
end mux4x1_REG_IN_7;

architecture mux of mux4x1_REG_IN_7 is
begin
REG_IN_7 <= MAP1_7 when SW = "00" else
	MAP2_7 when SW = "01" else
	MAP3_7 when SW = "10" else
	MAP4_7;
end mux;