
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 256-bit Data Rate: 1600 MT/s

CPU 0 runs ../ipc1_public/client_001.champsimtrace.xz
CPU 0 Bimodal branch predictor
Heartbeat CPU 0 instructions: 10000000 cycles: 4263304 heartbeat IPC: 2.3456 cumulative IPC: 2.3456 (Simulation time: 0 hr 0 min 11 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 8768886 heartbeat IPC: 2.21947 cumulative IPC: 2.28079 (Simulation time: 0 hr 0 min 22 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 10760505 (Simulation time: 0 hr 0 min 28 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 17495556 heartbeat IPC: 1.14591 cumulative IPC: 0.742385 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 29752529 heartbeat IPC: 0.815862 cumulative IPC: 0.789805 (Simulation time: 0 hr 0 min 49 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 41286648 heartbeat IPC: 0.866993 cumulative IPC: 0.81897 (Simulation time: 0 hr 1 min 2 sec) 
Finished CPU 0 instructions: 25000001 cycles: 30526143 cumulative IPC: 0.81897 (Simulation time: 0 hr 1 min 2 sec) 

CPU 0 Branch Prediction Accuracy: 93.4234% MPKI: 11.3854

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.81897 instructions: 25000001 cycles: 30526143
L1D TOTAL     ACCESS:    6816001  HIT:    6399567  MISS:     416434
L1D LOAD      ACCESS:    4778825  HIT:    4402541  MISS:     376284
L1D RFO       ACCESS:    2037176  HIT:    1997026  MISS:      40150
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    5491287  HIT:    5438411  MISS:      52876
L1I LOAD      ACCESS:    5491287  HIT:    5438411  MISS:      52876
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC TOTAL     ACCESS:     711694  HIT:     637379  MISS:      74315
LLC LOAD      ACCESS:     429159  HIT:     380922  MISS:      48237
LLC RFO       ACCESS:      40150  HIT:      15610  MISS:      24540
LLC PREFETCH  ACCESS:     157867  HIT:     156329  MISS:       1538
LLC WRITEBACK ACCESS:      84518  HIT:      84518  MISS:          0
LLC PREFETCH  REQUESTED:     265076  ISSUED:     216325  USEFUL:       2365  USELESS:         32
Major fault: 0 Minor fault: 2679

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


------------------------------------

=== CPU 0 Total Stats ===
* CPU 0 Total Accesses: 429160
* CPU 0 Total Misses: 48238
* CPU 0 Total Prefetches: 1538
* CPU 0 Total Prefetch Hits: 1495
* CPU 0 Total Non-useful Prefetches: 32
* CPU 0 Total Undecided Prefetches: 11

=== CPU 0 ROI Stats ===
* CPU 0 ROI Accesses: 429160
* CPU 0 ROI Misses: 48238
* CPU 0 ROI Prefetches: 1538
* CPU 0 ROI Prefetch Hits: 1495
* CPU 0 ROI Non-useful Prefetches: 32
* CPU 0 ROI Undecided Prefetches: 11

