{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79993,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 7.02843e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 6.75467e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 9.30195e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 6.75467e-05,
	"finish__design__instance__count__class:fill_cell": 1598,
	"finish__design__instance__area__class:fill_cell": 8032.7,
	"finish__design__instance__count__class:tap_cell": 196,
	"finish__design__instance__area__class:tap_cell": 245.235,
	"finish__design__instance__count__class:clock_buffer": 13,
	"finish__design__instance__area__class:clock_buffer": 282.771,
	"finish__design__instance__count__class:timing_repair_buffer": 10,
	"finish__design__instance__area__class:timing_repair_buffer": 77.5744,
	"finish__design__instance__count__class:inverter": 110,
	"finish__design__instance__area__class:inverter": 412.896,
	"finish__design__instance__count__class:clock_inverter": 3,
	"finish__design__instance__area__class:clock_inverter": 20.0192,
	"finish__design__instance__count__class:sequential_cell": 89,
	"finish__design__instance__area__class:sequential_cell": 2422.32,
	"finish__design__instance__count__class:multi_input_combinational_cell": 815,
	"finish__design__instance__area__class:multi_input_combinational_cell": 4266.59,
	"finish__design__instance__count": 2834,
	"finish__design__instance__area": 15760.1,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 5.30646,
	"finish__timing__hold__ws": 0.429451,
	"finish__timing__fmax__clock:core_clock": 2.23987e+08,
	"finish__timing__fmax": 2.23987e+08,
	"finish__clock__skew__setup": 0.00879141,
	"finish__clock__skew__hold": 0.00879141,
	"finish__timing__drv__max_slew_limit": 0.581738,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.910062,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000648218,
	"finish__power__switching__total": 0.000240727,
	"finish__power__leakage__total": 3.47522e-09,
	"finish__power__total": 0.000888949,
	"finish__design__io": 36,
	"finish__design__die__area": 17879.3,
	"finish__design__core__area": 15760.1,
	"finish__design__instance__count": 1236,
	"finish__design__instance__area": 7727.41,
	"finish__design__instance__count__stdcell": 1236,
	"finish__design__instance__area__stdcell": 7727.41,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.490314,
	"finish__design__instance__utilization__stdcell": 0.490314,
	"finish__design__rows": 47,
	"finish__design__rows:unithd": 47,
	"finish__design__sites": 12596,
	"finish__design__sites:unithd": 12596,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0,
	"finish__flow__warnings__count:GUI-0076": 1,
	"finish__flow__warnings__type_count": 1
}