
*** Running vivado
    with args -log top_camera_vga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_camera_vga.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Dec  3 23:35:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top_camera_vga.tcl -notrace
Command: synth_design -top top_camera_vga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14252
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1203.688 ; gain = 493.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_camera_vga' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/camera_vga/top_camera_vga.v:3]
INFO: [Synth 8-6157] synthesizing module 'camera_vga_clock' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/camera_vga/camera_vga_clock.v:11]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:89541]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 30.000000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 50 - type: integer 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 48 - type: integer 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (0#1) [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:89541]
WARNING: [Synth 8-7071] port 'CLKFBOUTB' of module 'MMCME2_BASE' is unconnected for instance 'mmcm_inst' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/camera_vga/camera_vga_clock.v:44]
WARNING: [Synth 8-7023] instance 'mmcm_inst' of module 'MMCME2_BASE' has 18 connections declared, but only 17 given [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/camera_vga/camera_vga_clock.v:44]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:2678]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:2678]
INFO: [Synth 8-6155] done synthesizing module 'camera_vga_clock' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/camera_vga/camera_vga_clock.v:11]
INFO: [Synth 8-6157] synthesizing module 'reset_sync' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/camera_vga/reset_sync.v:8]
INFO: [Synth 8-6155] done synthesizing module 'reset_sync' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/camera_vga/reset_sync.v:8]
INFO: [Synth 8-6157] synthesizing module 'camera_capture' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/camera_vga/camera_capture.v:8]
	Parameter FRAME_WIDTH bound to: 320 - type: integer 
	Parameter FRAME_HEIGHT bound to: 240 - type: integer 
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'camera_capture' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/camera_vga/camera_capture.v:8]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/camera_vga/frame_buffer.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DEPTH bound to: 76800 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/camera_vga/frame_buffer.v:8]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/camera_vga/vga_controller.v:7]
	Parameter FRAME_WIDTH bound to: 320 - type: integer 
	Parameter FRAME_HEIGHT bound to: 240 - type: integer 
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/camera_vga/vga_controller.v:7]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/camera_vga/top_camera_vga.v:131]
INFO: [Synth 8-6157] synthesizing module 'Wrapper' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/Vivado Timing files/Wrapper_timing.v:27]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/manny/ECE350/Final350Project/FINAL350.runs/synth_1/.Xil/Vivado-21836-DESKTOP-UHCVODF/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.runs/synth_1/.Xil/Vivado-21836-DESKTOP-UHCVODF/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/processor.v:19]
INFO: [Synth 8-6157] synthesizing module 'cla32bit' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/sharedmods/cla32bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla8bit' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/sharedmods/cla8bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cla8bit' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/sharedmods/cla8bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cla32bit' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/sharedmods/cla32bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'register_32' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/sharedmods/register_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'dffe_ref' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/sharedmods/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dffe_ref' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/sharedmods/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register_32' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/sharedmods/register_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoderunit' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/decoderunit.v:2]
INFO: [Synth 8-6155] done synthesizing module 'decoderunit' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/decoderunit.v:2]
INFO: [Synth 8-6157] synthesizing module 'control_unit_main' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/control_unit_main.v:1]
INFO: [Synth 8-6155] done synthesizing module 'control_unit_main' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/control_unit_main.v:1]
INFO: [Synth 8-6157] synthesizing module 'signextend' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/signextend.v:2]
INFO: [Synth 8-6155] done synthesizing module 'signextend' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/signextend.v:2]
INFO: [Synth 8-6157] synthesizing module 'register5' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/register5.v:2]
INFO: [Synth 8-6155] done synthesizing module 'register5' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/register5.v:2]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/alu/alu.v:1]
WARNING: [Synth 8-7071] port 'Cout' of module 'cla32bit' is unconnected for instance 'adder' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/alu/alu.v:18]
WARNING: [Synth 8-7023] instance 'adder' of module 'cla32bit' has 6 connections declared, but only 5 given [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/alu/alu.v:18]
WARNING: [Synth 8-7071] port 'Cout' of module 'cla32bit' is unconnected for instance 'subtractor' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/alu/alu.v:33]
WARNING: [Synth 8-7023] instance 'subtractor' of module 'cla32bit' has 6 connections declared, but only 5 given [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/alu/alu.v:33]
INFO: [Synth 8-6157] synthesizing module 'bitbybit_and' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/alu/bitbybit_and.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bitbybit_and' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/alu/bitbybit_and.v:1]
INFO: [Synth 8-6157] synthesizing module 'bitwise_or' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/alu/bitwise_or.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bitwise_or' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/alu/bitwise_or.v:1]
INFO: [Synth 8-6157] synthesizing module 'shiftleft' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/alu/shiftleft.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/sharedmods/mux32bit.v:2]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/sharedmods/mux32bit.v:2]
INFO: [Synth 8-6155] done synthesizing module 'shiftleft' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/alu/shiftleft.v:1]
INFO: [Synth 8-6157] synthesizing module 'shiftright' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/alu/shiftright.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shiftright' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/alu/shiftright.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_32' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/sharedmods/mux32bit.v:37]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux_8' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/sharedmods/mux32bit.v:25]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux_4' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/sharedmods/mux32bit.v:12]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/sharedmods/mux32bit.v:12]
INFO: [Synth 8-6155] done synthesizing module 'mux_8' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/sharedmods/mux32bit.v:25]
INFO: [Synth 8-6155] done synthesizing module 'mux_32' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/sharedmods/mux32bit.v:37]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/alu/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'multdiv' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/multdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'booth_multiplier' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/booth_multiplier.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'control_fsm' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/control_fsm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'control_fsm' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/control_fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'boothencoder' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/boothencoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'boothencoder' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/boothencoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'booth_mux' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/booth_mux.v:7]
INFO: [Synth 8-6155] done synthesizing module 'booth_mux' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/booth_mux.v:7]
INFO: [Synth 8-6157] synthesizing module 'cla33bit' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/cla33bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cla33bit' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/cla33bit.v:1]
WARNING: [Synth 8-7071] port 'Cout' of module 'cla33bit' is unconnected for instance 'adder' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/booth_multiplier.v:89]
WARNING: [Synth 8-7023] instance 'adder' of module 'cla33bit' has 5 connections declared, but only 4 given [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/booth_multiplier.v:89]
INFO: [Synth 8-6155] done synthesizing module 'booth_multiplier' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/booth_multiplier.v:1]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'divcounter' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/divcounter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'divcounter' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/divcounter.v:1]
INFO: [Synth 8-6157] synthesizing module 'absvalue' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/absvalue.v:1]
INFO: [Synth 8-6155] done synthesizing module 'absvalue' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/absvalue.v:1]
WARNING: [Synth 8-7071] port 'Overflow' of module 'cla32bit' is unconnected for instance 'subtractor' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/divider.v:72]
WARNING: [Synth 8-7023] instance 'subtractor' of module 'cla32bit' has 6 connections declared, but only 5 given [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/divider.v:72]
INFO: [Synth 8-6157] synthesizing module 'register_64' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/register_64.v:2]
INFO: [Synth 8-6155] done synthesizing module 'register_64' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/register_64.v:2]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'multdiv' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/multdiv/multdiv.v:1]
INFO: [Synth 8-6155] done synthesizing module 'processor' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/processor.v:19]
INFO: [Synth 8-6157] synthesizing module 'ROM' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/ROM.v:2]
	Parameter MEMFILE bound to: 80'b01110100011010010110110101101001011011100110011100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'timing.mem' is read successfully [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/ROM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/ROM.v:2]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/regfile/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_5' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/regfile/decoder_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder_5' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/regfile/decoder_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'tristate_buffer' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/regfile/tristate_buffer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tristate_buffer' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/regfile/tristate_buffer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/regfile/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/RAM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/processor/RAM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Wrapper' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/Vivado Timing files/Wrapper_timing.v:27]
WARNING: [Synth 8-7071] port 'SW' of module 'Wrapper' is unconnected for instance 'u_dlx_wrapper' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/camera_vga/top_camera_vga.v:131]
WARNING: [Synth 8-7071] port 'LED' of module 'Wrapper' is unconnected for instance 'u_dlx_wrapper' [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/camera_vga/top_camera_vga.v:131]
WARNING: [Synth 8-7023] instance 'u_dlx_wrapper' of module 'Wrapper' has 4 connections declared, but only 2 given [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/camera_vga/top_camera_vga.v:131]
INFO: [Synth 8-6155] done synthesizing module 'top_camera_vga' (0#1) [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/sources_1/imports/camera_vga/top_camera_vga.v:3]
WARNING: [Synth 8-3917] design top_camera_vga has port cam_pwdn driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[5] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1335.625 ; gain = 625.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1335.625 ; gain = 625.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1335.625 ; gain = 625.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1335.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/manny/ECE350/Final350Project/FINAL350.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_dlx_wrapper/pll'
Finished Parsing XDC File [c:/Users/manny/ECE350/Final350Project/FINAL350.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_dlx_wrapper/pll'
Parsing XDC File [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/constrs_1/imports/Vivado Timing files/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/constrs_1/imports/Vivado Timing files/Nexys-A7-100T-Master.xdc:20]
Finished Parsing XDC File [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/constrs_1/imports/Vivado Timing files/Nexys-A7-100T-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/constrs_1/imports/Vivado Timing files/Nexys-A7-100T-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_camera_vga_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/manny/ECE350/Final350Project/FINAL350.srcs/constrs_1/imports/Vivado Timing files/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_camera_vga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_camera_vga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1404.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1404.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1404.488 ; gain = 693.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1404.488 ; gain = 693.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1404.488 ; gain = 693.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1404.488 ; gain = 693.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 384   
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1926  
+---RAMs : 
	             600K Bit	(76800 X 8 bit)          RAMs := 1     
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   5 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 125   
	   2 Input   17 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 14    
	   5 Input    5 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_camera_vga has port cam_pwdn driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_camera_vga has port led[5] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (u_frame_buffer/mem_reg_mux_sel_a_pos_1) is unused and will be removed from module top_camera_vga.
WARNING: [Synth 8-3332] Sequential element (u_frame_buffer/mem_reg_mux_sel_a_pos_1__0) is unused and will be removed from module top_camera_vga.
WARNING: [Synth 8-3332] Sequential element (u_frame_buffer/mem_reg_mux_sel_a_pos_1__1) is unused and will be removed from module top_camera_vga.
WARNING: [Synth 8-3332] Sequential element (u_frame_buffer/mem_reg_mux_sel_a_pos_1__2) is unused and will be removed from module top_camera_vga.
WARNING: [Synth 8-3332] Sequential element (u_frame_buffer/mem_reg_mux_sel_a_pos_1__3) is unused and will be removed from module top_camera_vga.
WARNING: [Synth 8-3332] Sequential element (u_frame_buffer/mem_reg_mux_sel_a_pos_1__4) is unused and will be removed from module top_camera_vga.
WARNING: [Synth 8-3332] Sequential element (u_frame_buffer/mem_reg_mux_sel_a_pos_1__5) is unused and will be removed from module top_camera_vga.
WARNING: [Synth 8-3332] Sequential element (u_frame_buffer/mem_reg_mux_sel_a_pos_1__6) is unused and will be removed from module top_camera_vga.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1427.312 ; gain = 716.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+-----------------------------------+---------------+----------------+
|Module Name    | RTL Object                        | Depth x Width | Implemented As | 
+---------------+-----------------------------------+---------------+----------------+
|top_camera_vga | u_dlx_wrapper/InstMem/dataOut_reg | 4096x17       | Block RAM      | 
+---------------+-----------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_camera_vga | u_frame_buffer/mem_reg | 75 K x 8(NO_CHANGE)    | W |   | 75 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 24     | 
+---------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1552.891 ; gain = 842.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1554.332 ; gain = 843.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_camera_vga | u_frame_buffer/mem_reg | 75 K x 8(NO_CHANGE)    | W |   | 75 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 24     | 
+---------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_frame_buffer/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_frame_buffer/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_frame_buffer/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_frame_buffer/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_frame_buffer/mem_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_frame_buffer/mem_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_frame_buffer/mem_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_frame_buffer/mem_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1573.441 ; gain = 862.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1797.891 ; gain = 1087.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1797.891 ; gain = 1087.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1797.891 ; gain = 1087.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1797.891 ; gain = 1087.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1798.887 ; gain = 1088.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1798.887 ; gain = 1088.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |clk_wiz     |     1|
|2     |BUFG        |     5|
|3     |CARRY4      |    17|
|4     |LUT1        |     5|
|5     |LUT2        |    21|
|6     |LUT3        |    37|
|7     |LUT4        |    20|
|8     |LUT5        |    27|
|9     |LUT6        |    30|
|10    |MMCME2_BASE |     1|
|11    |RAMB36E1    |    12|
|14    |FDPE        |    12|
|15    |FDRE        |   151|
|16    |FDSE        |     2|
|17    |IBUF        |     9|
|18    |OBUF        |    33|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1798.887 ; gain = 1088.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1798.887 ; gain = 1019.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1798.887 ; gain = 1088.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1798.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Synth Design complete | Checksum: ec10e8f8
INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1800.551 ; gain = 1294.012
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1800.551 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/manny/ECE350/Final350Project/FINAL350.runs/synth_1/top_camera_vga.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_camera_vga_utilization_synth.rpt -pb top_camera_vga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  3 23:36:22 2025...
