// ==============================================================
// Generated by Vitis HLS v2023.2.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="packet_handler_packet_handler,hls_ip_2023_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcku5p-ffvb676-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.315625,HLS_SYN_LAT=4,HLS_SYN_TPT=1,HLS_SYN_MEM=57,HLS_SYN_DSP=0,HLS_SYN_FF=4258,HLS_SYN_LUT=1643,HLS_VERSION=2023_2_1}" *)

module packet_handler (
        s_axis_TDATA,
        m_axis_TDATA,
        ap_clk,
        ap_rst_n,
        s_axis_TVALID,
        s_axis_TREADY,
        m_axis_TVALID,
        m_axis_TREADY
);


input  [1023:0] s_axis_TDATA;
output  [1023:0] m_axis_TDATA;
input   ap_clk;
input   ap_rst_n;
input   s_axis_TVALID;
output   s_axis_TREADY;
output   m_axis_TVALID;
input   m_axis_TREADY;

 reg    ap_rst_n_inv;
wire    packet_identification_U0_ap_start;
wire    packet_identification_U0_ap_done;
wire    packet_identification_U0_ap_continue;
wire    packet_identification_U0_ap_idle;
wire    packet_identification_U0_ap_ready;
wire   [1023:0] packet_identification_U0_eth_level_pkt_din;
wire    packet_identification_U0_eth_level_pkt_write;
wire    packet_identification_U0_start_out;
wire    packet_identification_U0_start_write;
wire    packet_identification_U0_s_axis_TREADY;
wire    ethernet_remover_U0_ap_start;
wire    ethernet_remover_U0_ap_done;
wire    ethernet_remover_U0_ap_continue;
wire    ethernet_remover_U0_ap_idle;
wire    ethernet_remover_U0_ap_ready;
wire    ethernet_remover_U0_eth_level_pkt_read;
wire   [1023:0] ethernet_remover_U0_m_axis_TDATA;
wire    ethernet_remover_U0_m_axis_TVALID;
wire    eth_level_pkt_full_n;
wire   [1023:0] eth_level_pkt_dout;
wire   [4:0] eth_level_pkt_num_data_valid;
wire   [4:0] eth_level_pkt_fifo_cap;
wire    eth_level_pkt_empty_n;
wire   [0:0] start_for_ethernet_remover_U0_din;
wire    start_for_ethernet_remover_U0_full_n;
wire   [0:0] start_for_ethernet_remover_U0_dout;
wire    start_for_ethernet_remover_U0_empty_n;

packet_handler_packet_identification packet_identification_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(packet_identification_U0_ap_start),
    .start_full_n(start_for_ethernet_remover_U0_full_n),
    .ap_done(packet_identification_U0_ap_done),
    .ap_continue(packet_identification_U0_ap_continue),
    .ap_idle(packet_identification_U0_ap_idle),
    .ap_ready(packet_identification_U0_ap_ready),
    .s_axis_TVALID(s_axis_TVALID),
    .eth_level_pkt_din(packet_identification_U0_eth_level_pkt_din),
    .eth_level_pkt_num_data_valid(eth_level_pkt_num_data_valid),
    .eth_level_pkt_fifo_cap(eth_level_pkt_fifo_cap),
    .eth_level_pkt_full_n(eth_level_pkt_full_n),
    .eth_level_pkt_write(packet_identification_U0_eth_level_pkt_write),
    .start_out(packet_identification_U0_start_out),
    .start_write(packet_identification_U0_start_write),
    .s_axis_TDATA(s_axis_TDATA),
    .s_axis_TREADY(packet_identification_U0_s_axis_TREADY)
);

packet_handler_ethernet_remover ethernet_remover_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ethernet_remover_U0_ap_start),
    .ap_done(ethernet_remover_U0_ap_done),
    .ap_continue(ethernet_remover_U0_ap_continue),
    .ap_idle(ethernet_remover_U0_ap_idle),
    .ap_ready(ethernet_remover_U0_ap_ready),
    .eth_level_pkt_dout(eth_level_pkt_dout),
    .eth_level_pkt_num_data_valid(eth_level_pkt_num_data_valid),
    .eth_level_pkt_fifo_cap(eth_level_pkt_fifo_cap),
    .eth_level_pkt_empty_n(eth_level_pkt_empty_n),
    .eth_level_pkt_read(ethernet_remover_U0_eth_level_pkt_read),
    .m_axis_TREADY(m_axis_TREADY),
    .m_axis_TDATA(ethernet_remover_U0_m_axis_TDATA),
    .m_axis_TVALID(ethernet_remover_U0_m_axis_TVALID)
);

packet_handler_fifo_w1024_d16_A eth_level_pkt_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(packet_identification_U0_eth_level_pkt_din),
    .if_full_n(eth_level_pkt_full_n),
    .if_write(packet_identification_U0_eth_level_pkt_write),
    .if_dout(eth_level_pkt_dout),
    .if_num_data_valid(eth_level_pkt_num_data_valid),
    .if_fifo_cap(eth_level_pkt_fifo_cap),
    .if_empty_n(eth_level_pkt_empty_n),
    .if_read(ethernet_remover_U0_eth_level_pkt_read)
);

packet_handler_start_for_ethernet_remover_U0 start_for_ethernet_remover_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_ethernet_remover_U0_din),
    .if_full_n(start_for_ethernet_remover_U0_full_n),
    .if_write(packet_identification_U0_start_write),
    .if_dout(start_for_ethernet_remover_U0_dout),
    .if_empty_n(start_for_ethernet_remover_U0_empty_n),
    .if_read(ethernet_remover_U0_ap_ready)
);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ethernet_remover_U0_ap_continue = 1'b1;

assign ethernet_remover_U0_ap_start = start_for_ethernet_remover_U0_empty_n;

assign m_axis_TDATA = ethernet_remover_U0_m_axis_TDATA;

assign m_axis_TVALID = ethernet_remover_U0_m_axis_TVALID;

assign packet_identification_U0_ap_continue = 1'b1;

assign packet_identification_U0_ap_start = 1'b1;

assign s_axis_TREADY = packet_identification_U0_s_axis_TREADY;

assign start_for_ethernet_remover_U0_din = 1'b1;


reg find_df_deadlock = 0;
// synthesis translate_off
`include "packet_handler_hls_deadlock_detector.vh"
// synthesis translate_on

endmodule //packet_handler

