$date
	Thu Sep 05 02:14:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_adder32 $end
$scope module a3 $end
$var wire 32 ! a [31:0] $end
$var wire 32 " b [31:0] $end
$var wire 32 # c_out [31:0] $end
$var wire 32 $ g [31:0] $end
$var wire 32 % p [31:0] $end
$var wire 32 & s [31:0] $end
$var wire 32 ' c_in [31:0] $end
$var wire 1 ( c $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
b0 '
b100000000000000 &
b100000000000000 %
b0 $
b0 #
b100000000000000 "
b0 !
$end
#10
1(
b11111111111111111111111111111110 '
b11111111111111111111111111111111 #
b0 &
b1 $
b11111111111111111111111111111110 %
b1 "
b11111111111111111111111111111111 !
#20
