// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_axi_decision_function_21 (
        ap_ready,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        ap_return
);


output   ap_ready;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
input  [31:0] p_read5;
input  [31:0] p_read6;
output  [31:0] ap_return;

wire   [0:0] comparison_fu_98_p2;
wire   [0:0] comparison_28_fu_104_p2;
wire   [0:0] comparison_29_fu_110_p2;
wire   [0:0] activation_46_fu_134_p2;
wire   [0:0] comparison_30_fu_116_p2;
wire   [0:0] xor_ln195_fu_146_p2;
wire   [0:0] and_ln193_fu_164_p2;
wire   [0:0] comparison_31_fu_122_p2;
wire   [0:0] activation_fu_152_p2;
wire   [0:0] comparison_32_fu_128_p2;
wire   [0:0] and_ln193_18_fu_182_p2;
wire   [0:0] xor_ln195_3_fu_158_p2;
wire   [0:0] activation_51_fu_140_p2;
wire   [0:0] activation_52_fu_170_p2;
wire   [0:0] xor_ln208_fu_200_p2;
wire   [0:0] or_ln208_fu_194_p2;
wire   [1:0] zext_ln208_fu_206_p1;
wire   [0:0] activation_53_fu_176_p2;
wire   [1:0] select_ln208_fu_210_p3;
wire   [1:0] select_ln208_14_fu_224_p3;
wire   [0:0] or_ln208_13_fu_218_p2;
wire   [2:0] zext_ln208_5_fu_232_p1;
wire   [0:0] or_ln208_14_fu_236_p2;
wire   [0:0] activation_54_fu_188_p2;
wire   [2:0] select_ln208_15_fu_242_p3;
wire   [0:0] or_ln208_15_fu_250_p2;
wire   [2:0] select_ln208_16_fu_256_p3;
wire   [2:0] agg_result_fu_272_p8;
wire   [31:0] agg_result_fu_272_p9;
wire    ap_ce_reg;

myproject_axi_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U26(
    .din0(32'd132345),
    .din1(32'd31775),
    .din2(32'd105578),
    .din3(32'd4294945059),
    .din4(32'd106813),
    .din5(32'd40599),
    .din6(32'd108223),
    .din7(agg_result_fu_272_p8),
    .dout(agg_result_fu_272_p9)
);

assign activation_46_fu_134_p2 = (comparison_fu_98_p2 ^ 1'd1);

assign activation_51_fu_140_p2 = (comparison_fu_98_p2 & comparison_28_fu_104_p2);

assign activation_52_fu_170_p2 = (comparison_fu_98_p2 & and_ln193_fu_164_p2);

assign activation_53_fu_176_p2 = (comparison_31_fu_122_p2 & activation_fu_152_p2);

assign activation_54_fu_188_p2 = (xor_ln195_3_fu_158_p2 & and_ln193_18_fu_182_p2);

assign activation_fu_152_p2 = (comparison_29_fu_110_p2 & activation_46_fu_134_p2);

assign agg_result_fu_272_p8 = ((or_ln208_15_fu_250_p2[0:0] == 1'b1) ? select_ln208_16_fu_256_p3 : 3'd6);

assign and_ln193_18_fu_182_p2 = (comparison_32_fu_128_p2 & activation_46_fu_134_p2);

assign and_ln193_fu_164_p2 = (xor_ln195_fu_146_p2 & comparison_30_fu_116_p2);

assign ap_ready = 1'b1;

assign ap_return = agg_result_fu_272_p9;

assign comparison_28_fu_104_p2 = (($signed(p_read3) < $signed(32'd4294908792)) ? 1'b1 : 1'b0);

assign comparison_29_fu_110_p2 = (($signed(p_read6) < $signed(32'd80643)) ? 1'b1 : 1'b0);

assign comparison_30_fu_116_p2 = (($signed(p_read4) < $signed(32'd45307)) ? 1'b1 : 1'b0);

assign comparison_31_fu_122_p2 = (($signed(p_read2) < $signed(32'd111924)) ? 1'b1 : 1'b0);

assign comparison_32_fu_128_p2 = (($signed(p_read1) < $signed(32'd25808)) ? 1'b1 : 1'b0);

assign comparison_fu_98_p2 = (($signed(p_read5) < $signed(32'd4294894227)) ? 1'b1 : 1'b0);

assign or_ln208_13_fu_218_p2 = (comparison_fu_98_p2 | activation_53_fu_176_p2);

assign or_ln208_14_fu_236_p2 = (comparison_fu_98_p2 | activation_fu_152_p2);

assign or_ln208_15_fu_250_p2 = (or_ln208_14_fu_236_p2 | activation_54_fu_188_p2);

assign or_ln208_fu_194_p2 = (activation_52_fu_170_p2 | activation_51_fu_140_p2);

assign select_ln208_14_fu_224_p3 = ((comparison_fu_98_p2[0:0] == 1'b1) ? select_ln208_fu_210_p3 : 2'd3);

assign select_ln208_15_fu_242_p3 = ((or_ln208_13_fu_218_p2[0:0] == 1'b1) ? zext_ln208_5_fu_232_p1 : 3'd4);

assign select_ln208_16_fu_256_p3 = ((or_ln208_14_fu_236_p2[0:0] == 1'b1) ? select_ln208_15_fu_242_p3 : 3'd5);

assign select_ln208_fu_210_p3 = ((or_ln208_fu_194_p2[0:0] == 1'b1) ? zext_ln208_fu_206_p1 : 2'd2);

assign xor_ln195_3_fu_158_p2 = (comparison_29_fu_110_p2 ^ 1'd1);

assign xor_ln195_fu_146_p2 = (comparison_28_fu_104_p2 ^ 1'd1);

assign xor_ln208_fu_200_p2 = (1'd1 ^ activation_51_fu_140_p2);

assign zext_ln208_5_fu_232_p1 = select_ln208_14_fu_224_p3;

assign zext_ln208_fu_206_p1 = xor_ln208_fu_200_p2;

endmodule //myproject_axi_decision_function_21
