#! /usr/bin/vvp
:ivl_version "0.9.3 " "(v0_9_3)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x9cae5d0 .scope module, "controlUnit" "controlUnit" 2 1;
 .timescale 0 0;
P_0x9cba484 .param/l "ADDIEXECUTE" 2 17, C4<1001>;
P_0x9cba498 .param/l "ADDIWRITEBACK" 2 18, C4<1010>;
P_0x9cba4ac .param/l "ALUWRITEBACK" 2 15, C4<0111>;
P_0x9cba4c0 .param/l "BRANCH" 2 16, C4<1000>;
P_0x9cba4d4 .param/l "DECODE" 2 9, C4<0001>;
P_0x9cba4e8 .param/l "EXECUTE" 2 14, C4<0110>;
P_0x9cba4fc .param/l "FETCH" 2 8, C4<0000>;
P_0x9cba510 .param/l "JUMP" 2 19, C4<1011>;
P_0x9cba524 .param/l "MEMADR" 2 10, C4<0010>;
P_0x9cba538 .param/l "MEMREAD" 2 11, C4<0011>;
P_0x9cba54c .param/l "MEMWRITE" 2 13, C4<0101>;
P_0x9cba560 .param/l "MEMWRITEBACK" 2 12, C4<0100>;
v0x9ce5300_0 .var "AlUSrcB", 1 0;
v0x9ce5370_0 .var "AluSrcA", 0 0;
v0x9ce53d0_0 .var "Aluop", 0 0;
v0x9ce5430_0 .var "IRWrite", 0 0;
v0x9ce5498_0 .var "IorD", 0 0;
v0x9ce54f8_0 .var "PCSrc", 1 0;
v0x9ce5578_0 .var "PCWrite", 0 0;
v0x9ce55d8_0 .net "Zeroflag", 0 0, C4<z>; 0 drivers
v0x9ce5660_0 .net "alucontrol", 2 0, v0x9cc1200_0; 1 drivers
v0x9ce56b0_0 .var "aluop", 1 0;
v0x9ce5750_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x9ce57a0_0 .net "controls", 14 0, C4<zzzzzzzzzzzzzzz>; 0 drivers
v0x9ce5828_0 .net "funct", 5 0, C4<zzzzzz>; 0 drivers
v0x9ce5898_0 .net "opcode", 5 0, C4<zzzzzz>; 0 drivers
v0x9ce5928_0 .var "state", 3 0;
E_0x9cabe20 .event posedge, v0x9ce5750_0;
S_0x9cabda0 .scope module, "ALUDecoder" "aludec" 2 33, 3 1, S_0x9cae5d0;
 .timescale 0 0;
v0x9cc1200_0 .var "alucontrol", 2 0;
v0x9ce5240_0 .net "aluop", 1 0, v0x9ce56b0_0; 1 drivers
v0x9ce52a0_0 .alias "funct", 5 0, v0x9ce5828_0;
E_0x9cac398 .event edge, v0x9ce5240_0, v0x9ce52a0_0;
S_0x9cabc30 .scope module, "datapath" "datapath" 4 1;
 .timescale 0 0;
v0x9ce8900_0 .net "A", 31 0, v0x9ce6cb8_0; 1 drivers
v0x9ce8988_0 .net "A3", 4 0, L_0x9ce99a8; 1 drivers
v0x9ce8a10_0 .net "ALUOut", 31 0, v0x9ce5ed8_0; 1 drivers
v0x9ce8ac8_0 .net "ALUResult", 31 0, v0x9ce6050_0; 1 drivers
v0x9ce8b30_0 .net "Adr", 31 0, L_0x9ce9670; 1 drivers
v0x9ce8b80_0 .net "B", 31 0, v0x9ce6a00_0; 1 drivers
v0x9ce8bd0_0 .net "Data", 31 0, v0x9ce7c48_0; 1 drivers
v0x9ce8c58_0 .net "Instr", 31 0, v0x9ce7e88_0; 1 drivers
v0x9ce8cd0_0 .net "InstrOut", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x9ce8d20_0 .net "PCJump", 31 0, L_0x9cea710; 1 drivers
v0x9ce8da0_0 .net "RD1", 31 0, L_0x9ce8878; 1 drivers
v0x9ce8e28_0 .net "RD2", 31 0, L_0x9ce9de8; 1 drivers
v0x9ce8ee8_0 .net "SignImm", 31 0, L_0x9cea130; 1 drivers
v0x9ce8f38_0 .net "SrcA", 31 0, L_0x9ce9a80; 1 drivers
v0x9ce8fc8_0 .net "SrcB", 31 0, v0x9ce6328_0; 1 drivers
v0x9ce9050_0 .net "WD3", 31 0, L_0x9ce9bf0; 1 drivers
v0x9ce9120_0 .net "Zero", 0 0, v0x9ce61c8_0; 1 drivers
v0x9ce9170_0 .net *"_s33", 5 0, L_0x9ce9b88; 1 drivers
v0x9ce9210_0 .net *"_s35", 25 0, L_0x9cea6a0; 1 drivers
v0x9ce9260_0 .net "aluControl", 2 0, C4<zzz>; 0 drivers
v0x9ce91c0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x9ce7b80_0 .net "control", 0 0, C4<z>; 0 drivers
v0x9ce92b0_0 .net "controls", 14 0, C4<zzzzzzzzzzzzzzz>; 0 drivers
v0x9ce9430_0 .net "funct", 5 0, L_0x9ce9958; 1 drivers
v0x9ce93d0_0 .net "opcode", 5 0, L_0x9ce98d0; 1 drivers
v0x9ce94e8_0 .net "pcnew", 31 0, v0x9ce8810_0; 1 drivers
v0x9ce9480_0 .net "pcold", 31 0, v0x9ce5a68_0; 1 drivers
v0x9ce95a8_0 .net "reset", 0 0, C4<z>; 0 drivers
L_0x9ce9538 .part C4<zzzzzzzzzzzzzzz>, 0, 1;
L_0x9ce9728 .part C4<zzzzzzzzzzzzzzz>, 9, 1;
L_0x9ce9880 .part C4<zzzzzzzzzzzzzzz>, 10, 1;
L_0x9ce98d0 .part v0x9ce7e88_0, 26, 6;
L_0x9ce9958 .part v0x9ce7e88_0, 0, 6;
L_0x9ce99f8 .part v0x9ce7e88_0, 11, 5;
L_0x9ce9ae8 .part v0x9ce7e88_0, 16, 5;
L_0x9ce9b38 .part C4<zzzzzzzzzzzzzzz>, 12, 1;
L_0x9ce9c40 .part C4<zzzzzzzzzzzzzzz>, 13, 1;
L_0x9ce9e58 .part v0x9ce7e88_0, 21, 5;
L_0x9ce9ee0 .part v0x9ce7e88_0, 16, 5;
L_0x9ce9f68 .part C4<zzzzzzzzzzzzzzz>, 8, 1;
L_0x9cea1e8 .part v0x9ce7e88_0, 0, 16;
L_0x9cea4b0 .part C4<zzzzzzzzzzzzzzz>, 14, 1;
L_0x9cea500 .part C4<zzzzzzzzzzzzzzz>, 3, 3;
L_0x9ce9b88 .part v0x9ce8810_0, 26, 6;
L_0x9cea6a0 .part v0x9ce7e88_0, 0, 26;
L_0x9cea710 .concat [ 26 6 0 0], L_0x9cea6a0, L_0x9ce9b88;
S_0x9ce85e8 .scope module, "pcreg" "flipflopE" 4 43, 5 1, S_0x9cabc30;
 .timescale 0 0;
P_0x9ce866c .param/l "WIDTH" 5 1, +C4<0100000>;
v0x9ce86f0_0 .alias "clk", 0 0, v0x9ce91c0_0;
v0x9ce8750_0 .alias "d", 31 0, v0x9ce9480_0;
v0x9ce87c0_0 .net "enable", 0 0, L_0x9ce9538; 1 drivers
v0x9ce8810_0 .var "q", 31 0;
v0x9ce88b0_0 .alias "reset", 0 0, v0x9ce95a8_0;
E_0x9ce86b0/0 .event edge, v0x9ce87c0_0, v0x9ce5f48_0;
E_0x9ce86b0/1 .event posedge, v0x9ce5df8_0;
E_0x9ce86b0 .event/or E_0x9ce86b0/0, E_0x9ce86b0/1;
S_0x9ce8390 .scope module, "pcsel" "mux2x1" 4 45, 6 2, S_0x9cabc30;
 .timescale 0 0;
P_0x9ce82c4 .param/l "WIDTH" 6 2, +C4<0100000>;
v0x9ce8448_0 .alias "out", 31 0, v0x9ce8b30_0;
v0x9ce84a8_0 .alias "q0", 31 0, v0x9ce94e8_0;
v0x9ce84f8_0 .alias "q1", 31 0, v0x9ce8a10_0;
v0x9ce8548_0 .net "s", 0 0, C4<z>; 0 drivers
v0x9ce8598_0 .net "sel", 0 0, L_0x9ce9728; 1 drivers
L_0x9ce9670 .functor MUXZ 32, v0x9ce8810_0, v0x9ce5ed8_0, C4<z>, C4<>;
S_0x9ce7fa8 .scope module, "InstrMem" "instr" 4 47, 7 3, S_0x9cabc30;
 .timescale 0 0;
P_0x9ce802c .param/l "MEM" 7 3, +C4<01000000>;
v0x9ce8098_0 .net *"_s0", 31 0, L_0x9ce9778; 1 drivers
v0x9ce8108_0 .alias "address", 31 0, v0x9ce8b30_0;
v0x9ce8168_0 .alias "clk", 0 0, v0x9ce91c0_0;
v0x9ce81b8_0 .net "instruction", 0 0, L_0x9ce9830; 1 drivers
v0x9ce8220 .array "mem", 0 63, 31 0;
v0x9ce8270_0 .alias "out", 31 0, v0x9ce8cd0_0;
v0x9ce82e0_0 .alias "writeData", 31 0, v0x9ce8b80_0;
v0x9ce8330_0 .net "writeEn", 0 0, L_0x9ce9880; 1 drivers
L_0x9ce9778 .array/port v0x9ce8220, L_0x9ce9670;
L_0x9ce9830 .part L_0x9ce9778, 0, 1;
S_0x9ce7d00 .scope module, "InstrFlipFLop" "flipflop" 4 49, 8 1, S_0x9cabc30;
 .timescale 0 0;
P_0x9ce7d84 .param/l "WIDTH" 8 1, +C4<0100000>;
v0x9ce7de8_0 .alias "clk", 0 0, v0x9ce91c0_0;
v0x9ce7e38_0 .alias "d", 31 0, v0x9ce8cd0_0;
v0x9ce7e88_0 .var "q", 31 0;
v0x9ce7ed8_0 .alias "reset", 0 0, v0x9ce95a8_0;
S_0x9ce7a28 .scope module, "DataFlipFLop" "flipflop" 4 51, 8 1, S_0x9cabc30;
 .timescale 0 0;
P_0x9ce7aac .param/l "WIDTH" 8 1, +C4<0100000>;
v0x9ce7b20_0 .alias "clk", 0 0, v0x9ce91c0_0;
v0x9ce7be8_0 .alias "d", 31 0, v0x9ce8cd0_0;
v0x9ce7c48_0 .var "q", 31 0;
v0x9ce7c98_0 .alias "reset", 0 0, v0x9ce95a8_0;
S_0x9ce7778 .scope module, "RegInMux" "mux2x1" 4 57, 6 2, S_0x9cabc30;
 .timescale 0 0;
P_0x9ce5f2c .param/l "WIDTH" 6 2, +C4<0101>;
v0x9ce7848_0 .alias "out", 4 0, v0x9ce8988_0;
v0x9ce78c8_0 .net "q0", 4 0, L_0x9ce9ae8; 1 drivers
v0x9ce7918_0 .net "q1", 4 0, L_0x9ce99f8; 1 drivers
v0x9ce7978_0 .net "s", 0 0, C4<z>; 0 drivers
v0x9ce79c8_0 .net "sel", 0 0, L_0x9ce9b38; 1 drivers
L_0x9ce99a8 .functor MUXZ 5, L_0x9ce9ae8, L_0x9ce99f8, C4<z>, C4<>;
S_0x9ce74c0 .scope module, "MemInMux" "mux2x1" 4 59, 6 2, S_0x9cabc30;
 .timescale 0 0;
P_0x9ce7544 .param/l "WIDTH" 6 2, +C4<0100000>;
v0x9ce7590_0 .alias "out", 31 0, v0x9ce9050_0;
v0x9ce75f0_0 .alias "q0", 31 0, v0x9ce8a10_0;
v0x9ce7678_0 .alias "q1", 31 0, v0x9ce8bd0_0;
v0x9ce76c8_0 .net "s", 0 0, C4<z>; 0 drivers
v0x9ce7718_0 .net "sel", 0 0, L_0x9ce9c40; 1 drivers
L_0x9ce9bf0 .functor MUXZ 32, v0x9ce5ed8_0, v0x9ce7c48_0, C4<z>, C4<>;
S_0x9ce6fd8 .scope module, "RegFile" "regfile" 4 61, 9 4, S_0x9cabc30;
 .timescale 0 0;
P_0x9ce6514 .param/l "MEM" 9 4, +C4<0100000>;
L_0x9ce8878 .functor BUFZ 32, L_0x9ce9cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x9ce9de8 .functor BUFZ 32, L_0x9ce9d78, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x9ce70a0_0 .net *"_s0", 31 0, L_0x9ce9cb0; 1 drivers
v0x9ce7110_0 .net *"_s4", 31 0, L_0x9ce9d78; 1 drivers
v0x9ce7170_0 .net "a1", 4 0, L_0x9ce9e58; 1 drivers
v0x9ce71d0_0 .net "a2", 4 0, L_0x9ce9ee0; 1 drivers
v0x9ce7238_0 .alias "a3", 4 0, v0x9ce8988_0;
v0x9ce7298_0 .alias "clk", 0 0, v0x9ce91c0_0;
v0x9ce72e8_0 .alias "rd1", 31 0, v0x9ce8da0_0;
v0x9ce7358_0 .alias "rd2", 31 0, v0x9ce8e28_0;
v0x9ce73d0 .array "registers", 0 31, 31 0;
v0x9ce7420_0 .alias "wr", 31 0, v0x9ce9050_0;
v0x9ce7470_0 .net "wrenable", 0 0, L_0x9ce9f68; 1 drivers
E_0x9ce6ad8 .event posedge, v0x9ce5df8_0;
L_0x9ce9cb0 .array/port v0x9ce73d0, L_0x9ce9e58;
L_0x9ce9d78 .array/port v0x9ce73d0, L_0x9ce9ee0;
S_0x9ce6da8 .scope module, "signext" "signExtend" 4 63, 10 1, S_0x9cabc30;
 .timescale 0 0;
v0x9ce6e28_0 .net *"_s1", 0 0, L_0x9ce9ff0; 1 drivers
v0x9ce6e78_0 .net *"_s2", 15 0, L_0x9cea040; 1 drivers
v0x9ce6ed8_0 .net "in", 15 0, L_0x9cea1e8; 1 drivers
v0x9ce6f38_0 .alias "out", 31 0, v0x9ce8ee8_0;
L_0x9ce9ff0 .part L_0x9cea1e8, 15, 1;
LS_0x9cea040_0_0 .concat [ 1 1 1 1], L_0x9ce9ff0, L_0x9ce9ff0, L_0x9ce9ff0, L_0x9ce9ff0;
LS_0x9cea040_0_4 .concat [ 1 1 1 1], L_0x9ce9ff0, L_0x9ce9ff0, L_0x9ce9ff0, L_0x9ce9ff0;
LS_0x9cea040_0_8 .concat [ 1 1 1 1], L_0x9ce9ff0, L_0x9ce9ff0, L_0x9ce9ff0, L_0x9ce9ff0;
LS_0x9cea040_0_12 .concat [ 1 1 1 1], L_0x9ce9ff0, L_0x9ce9ff0, L_0x9ce9ff0, L_0x9ce9ff0;
L_0x9cea040 .concat [ 4 4 4 4], LS_0x9cea040_0_0, LS_0x9cea040_0_4, LS_0x9cea040_0_8, LS_0x9cea040_0_12;
L_0x9cea130 .concat [ 16 16 0 0], L_0x9cea1e8, L_0x9cea040;
S_0x9ce6af8 .scope module, "Rd1FlipFlop" "flipflop" 4 65, 8 1, S_0x9cabc30;
 .timescale 0 0;
P_0x9ce6b7c .param/l "WIDTH" 8 1, +C4<0100000>;
v0x9ce6be0_0 .alias "clk", 0 0, v0x9ce91c0_0;
v0x9ce6c68_0 .alias "d", 31 0, v0x9ce8da0_0;
v0x9ce6cb8_0 .var "q", 31 0;
v0x9ce6d08_0 .alias "reset", 0 0, v0x9ce95a8_0;
S_0x9ce6858 .scope module, "Rd2FlipFlop" "flipflop" 4 66, 8 1, S_0x9cabc30;
 .timescale 0 0;
P_0x9ce68dc .param/l "WIDTH" 8 1, +C4<0100000>;
v0x9ce6950_0 .alias "clk", 0 0, v0x9ce91c0_0;
v0x9ce69b0_0 .alias "d", 31 0, v0x9ce8e28_0;
v0x9ce6a00_0 .var "q", 31 0;
v0x9ce6a70_0 .alias "reset", 0 0, v0x9ce95a8_0;
S_0x9ce65a0 .scope module, "ASel" "mux2x1" 4 68, 6 2, S_0x9cabc30;
 .timescale 0 0;
P_0x9ce6624 .param/l "WIDTH" 6 2, +C4<0100000>;
v0x9ce6698_0 .alias "out", 31 0, v0x9ce8f38_0;
v0x9ce66f8_0 .alias "q0", 31 0, v0x9ce94e8_0;
v0x9ce6748_0 .alias "q1", 31 0, v0x9ce8900_0;
v0x9ce67a8_0 .net "s", 0 0, C4<z>; 0 drivers
v0x9ce67f8_0 .net "sel", 0 0, L_0x9cea4b0; 1 drivers
L_0x9ce9a80 .functor MUXZ 32, v0x9ce8810_0, v0x9ce6cb8_0, C4<z>, C4<>;
S_0x9ce6228 .scope module, "BSel" "mux4x1" 4 70, 11 1, S_0x9cabc30;
 .timescale 0 0;
P_0x9ce5ebc .param/l "WIDTH" 11 1, +C4<0100000>;
v0x9ce6328_0 .var "out", 31 0;
v0x9ce63a8_0 .alias "q0", 31 0, v0x9ce8b80_0;
v0x9ce63f8_0 .net "q1", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x9ce6458_0 .alias "q2", 31 0, v0x9ce8ee8_0;
v0x9ce64c0_0 .alias "q3", 31 0, v0x9ce8ee8_0;
v0x9ce6530_0 .net "sel", 1 0, C4<zz>; 0 drivers
E_0x9ce62d0 .event edge, v0x9ce6458_0, v0x9ce63f8_0, v0x9ce63a8_0, v0x9ce6530_0;
S_0x9ce5f98 .scope module, "ALU" "alu" 4 72, 12 1, S_0x9cabc30;
 .timescale 0 0;
v0x9ce6050_0 .var "ALUout", 31 0;
v0x9ce60a0_0 .net "aluControl", 2 0, L_0x9cea500; 1 drivers
v0x9ce6100_0 .alias "srcA", 31 0, v0x9ce8f38_0;
v0x9ce6160_0 .alias "srcB", 31 0, v0x9ce8fc8_0;
v0x9ce61c8_0 .var "zeroFlag", 0 0;
E_0x9ce6018 .event edge, v0x9ce60a0_0, v0x9ce6160_0, v0x9ce6100_0, v0x9ce5ad8_0;
S_0x9ce5ce0 .scope module, "ALURes" "flipflop" 4 73, 8 1, S_0x9cabc30;
 .timescale 0 0;
P_0x9ce5d64 .param/l "WIDTH" 8 1, +C4<0100000>;
v0x9ce5df8_0 .alias "clk", 0 0, v0x9ce91c0_0;
v0x9ce5e68_0 .alias "d", 31 0, v0x9ce8ac8_0;
v0x9ce5ed8_0 .var "q", 31 0;
v0x9ce5f48_0 .alias "reset", 0 0, v0x9ce95a8_0;
E_0x9ce5da8/0 .event edge, v0x9ce5f48_0;
E_0x9ce5da8/1 .event posedge, v0x9ce5df8_0;
E_0x9ce5da8 .event/or E_0x9ce5da8/0, E_0x9ce5da8/1;
S_0x9ce5988 .scope module, "PCout" "mux4x1" 4 76, 11 1, S_0x9cabc30;
 .timescale 0 0;
P_0x9ce5a0c .param/l "WIDTH" 11 1, +C4<0100000>;
v0x9ce5a68_0 .var "out", 31 0;
v0x9ce5ad8_0 .alias "q0", 31 0, v0x9ce8ac8_0;
v0x9ce5b38_0 .alias "q1", 31 0, v0x9ce8a10_0;
v0x9ce5b98_0 .alias "q2", 31 0, v0x9ce8d20_0;
v0x9ce5c00_0 .net "q3", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x9ce5c60_0 .net "sel", 1 0, C4<xx>; 1 drivers
E_0x9ce5a28/0 .event edge, v0x9ce5c00_0, v0x9ce5b98_0, v0x9ce5b38_0, v0x9ce5ad8_0;
E_0x9ce5a28/1 .event edge, v0x9ce5c60_0;
E_0x9ce5a28 .event/or E_0x9ce5a28/0, E_0x9ce5a28/1;
    .scope S_0x9cabda0;
T_0 ;
    %wait E_0x9cac398;
    %load/v 8, v0x9ce5240_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_0.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_0.1, 6;
    %load/v 8, v0x9ce52a0_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_0.4, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_0.5, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_0.6, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_0.7, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_0.8, 6;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9cc1200_0, 0, 2;
    %jmp T_0.10;
T_0.4 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9cc1200_0, 0, 8;
    %jmp T_0.10;
T_0.5 ;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9cc1200_0, 0, 8;
    %jmp T_0.10;
T_0.6 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9cc1200_0, 0, 0;
    %jmp T_0.10;
T_0.7 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9cc1200_0, 0, 8;
    %jmp T_0.10;
T_0.8 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9cc1200_0, 0, 1;
    %jmp T_0.10;
T_0.10 ;
    %jmp T_0.3;
T_0.0 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9cc1200_0, 0, 8;
    %jmp T_0.3;
T_0.1 ;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9cc1200_0, 0, 8;
    %jmp T_0.3;
T_0.3 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x9cae5d0;
T_1 ;
    %wait E_0x9cabe20;
    %load/v 8, v0x9ce5928_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_1.0, 6;
    %jmp T_1.1;
T_1.0 ;
    %set/v v0x9ce5498_0, 0, 1;
    %set/v v0x9ce5370_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x9ce5300_0, 8, 2;
    %set/v v0x9ce53d0_0, 0, 1;
    %set/v v0x9ce54f8_0, 0, 2;
    %set/v v0x9ce5430_0, 1, 1;
    %set/v v0x9ce5578_0, 1, 1;
    %jmp T_1.1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x9ce85e8;
T_2 ;
    %wait E_0x9ce86b0;
    %load/v 8, v0x9ce88b0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ce8810_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x9ce87c0_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v0x9ce8750_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ce8810_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v0x9ce8810_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ce8810_0, 0, 8;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x9ce7fa8;
T_3 ;
    %vpi_call 7 12 "$readmemh", "instruction.txt", v0x9ce8220;
    %end;
    .thread T_3;
    .scope S_0x9ce7d00;
T_4 ;
    %wait E_0x9ce5da8;
    %load/v 8, v0x9ce7ed8_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ce7e88_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x9ce7e38_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ce7e88_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x9ce7a28;
T_5 ;
    %wait E_0x9ce5da8;
    %load/v 8, v0x9ce7c98_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ce7c48_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x9ce7be8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ce7c48_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x9ce6fd8;
T_6 ;
    %wait E_0x9ce6ad8;
    %load/v 8, v0x9ce7470_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x9ce7420_0, 32;
    %ix/getv 3, v0x9ce7238_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x9ce73d0, 8, 32;
t_0 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x9ce6af8;
T_7 ;
    %wait E_0x9ce5da8;
    %load/v 8, v0x9ce6d08_0, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ce6cb8_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x9ce6c68_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ce6cb8_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x9ce6858;
T_8 ;
    %wait E_0x9ce5da8;
    %load/v 8, v0x9ce6a70_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ce6a00_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x9ce69b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ce6a00_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x9ce6228;
T_9 ;
    %wait E_0x9ce62d0;
    %load/v 8, v0x9ce6530_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_9.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_9.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/v 8, v0x9ce63a8_0, 32;
    %cassign/v v0x9ce6328_0, 8, 32;
    %cassign/link v0x9ce6328_0, v0x9ce63a8_0;
    %jmp T_9.4;
T_9.1 ;
    %load/v 40, v0x9ce63f8_0, 32;
    %cassign/v v0x9ce6328_0, 40, 32;
    %cassign/link v0x9ce6328_0, v0x9ce63f8_0;
    %jmp T_9.4;
T_9.2 ;
    %load/v 72, v0x9ce6458_0, 32;
    %cassign/v v0x9ce6328_0, 72, 32;
    %cassign/link v0x9ce6328_0, v0x9ce6458_0;
    %jmp T_9.4;
T_9.3 ;
    %load/v 104, v0x9ce64c0_0, 32;
    %cassign/v v0x9ce6328_0, 104, 32;
    %cassign/link v0x9ce6328_0, v0x9ce64c0_0;
    %jmp T_9.4;
T_9.4 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x9ce5f98;
T_10 ;
    %wait E_0x9ce6018;
    %load/v 136, v0x9ce60a0_0, 3;
    %cmpi/u 136, 2, 3;
    %jmp/1 T_10.0, 6;
    %cmpi/u 136, 6, 3;
    %jmp/1 T_10.1, 6;
    %cmpi/u 136, 0, 3;
    %jmp/1 T_10.2, 6;
    %cmpi/u 136, 1, 3;
    %jmp/1 T_10.3, 6;
    %cmpi/u 136, 7, 3;
    %jmp/1 T_10.4, 6;
    %cmp/u 136, 2, 3;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.0 ;
    %load/v 136, v0x9ce6160_0, 32;
    %load/v 168, v0x9ce6100_0, 32;
    %add 136, 168, 32;
    %set/v v0x9ce6050_0, 136, 32;
    %jmp T_10.6;
T_10.1 ;
    %load/v 136, v0x9ce6100_0, 32;
    %load/v 168, v0x9ce6160_0, 32;
    %sub 136, 168, 32;
    %set/v v0x9ce6050_0, 136, 32;
    %jmp T_10.6;
T_10.2 ;
    %load/v 136, v0x9ce6160_0, 32;
    %load/v 168, v0x9ce6100_0, 32;
    %and 136, 168, 32;
    %set/v v0x9ce6050_0, 136, 32;
    %jmp T_10.6;
T_10.3 ;
    %load/v 136, v0x9ce6100_0, 32;
    %load/v 168, v0x9ce6160_0, 32;
    %or 136, 168, 32;
    %set/v v0x9ce6050_0, 136, 32;
    %jmp T_10.6;
T_10.4 ;
    %load/v 136, v0x9ce6100_0, 32;
    %load/v 168, v0x9ce6160_0, 32;
    %cmp/u 136, 168, 32;
    %mov 136, 5, 1;
    %jmp/0  T_10.7, 136;
    %movi 137, 1, 32;
    %jmp/1  T_10.9, 136;
T_10.7 ; End of true expr.
    %jmp/0  T_10.8, 136;
 ; End of false expr.
    %blend  137, 0, 32; Condition unknown.
    %jmp  T_10.9;
T_10.8 ;
    %mov 137, 0, 32; Return false value
T_10.9 ;
    %set/v v0x9ce6050_0, 137, 32;
    %jmp T_10.6;
T_10.5 ;
    %set/v v0x9ce6050_0, 0, 32;
    %jmp T_10.6;
T_10.6 ;
    %load/v 136, v0x9ce6050_0, 32;
    %cmpi/u 136, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %set/v v0x9ce61c8_0, 1, 1;
    %jmp T_10.11;
T_10.10 ;
    %set/v v0x9ce61c8_0, 0, 1;
T_10.11 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x9ce5ce0;
T_11 ;
    %wait E_0x9ce5da8;
    %load/v 136, v0x9ce5f48_0, 1;
    %jmp/0xz  T_11.0, 136;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ce5ed8_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 136, v0x9ce5e68_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9ce5ed8_0, 0, 136;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x9ce5988;
T_12 ;
    %wait E_0x9ce5a28;
    %load/v 136, v0x9ce5c60_0, 2;
    %cmpi/u 136, 0, 2;
    %jmp/1 T_12.0, 6;
    %cmpi/u 136, 1, 2;
    %jmp/1 T_12.1, 6;
    %cmpi/u 136, 2, 2;
    %jmp/1 T_12.2, 6;
    %cmpi/u 136, 3, 2;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/v 136, v0x9ce5ad8_0, 32;
    %cassign/v v0x9ce5a68_0, 136, 32;
    %cassign/link v0x9ce5a68_0, v0x9ce5ad8_0;
    %jmp T_12.4;
T_12.1 ;
    %load/v 168, v0x9ce5b38_0, 32;
    %cassign/v v0x9ce5a68_0, 168, 32;
    %cassign/link v0x9ce5a68_0, v0x9ce5b38_0;
    %jmp T_12.4;
T_12.2 ;
    %load/v 200, v0x9ce5b98_0, 32;
    %cassign/v v0x9ce5a68_0, 200, 32;
    %cassign/link v0x9ce5a68_0, v0x9ce5b98_0;
    %jmp T_12.4;
T_12.3 ;
    %load/v 232, v0x9ce5c00_0, 32;
    %cassign/v v0x9ce5a68_0, 232, 32;
    %cassign/link v0x9ce5a68_0, v0x9ce5c00_0;
    %jmp T_12.4;
T_12.4 ;
    %jmp T_12;
    .thread T_12, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "controlUnit.v";
    "aludec.v";
    "datapath.v";
    "flipflopE.v";
    "mux2x1.v";
    "instr.v";
    "flipflop.v";
    "regfile.v";
    "signExtend.v";
    "mux4x1.v";
    "alu.v";
