{"filename": "verilator-5.024-1-x86_64.pkg.tar.zst", "name": "verilator", "base": "verilator", "version": "5.024-1", "desc": "The fastest free Verilog HDL simulator", "csize": "5416869", "isize": "23283315", "sha256sum": "8e4c3e21afafd2569c4524ec5e363ae0faf1b155cacd533aed5396583c05ac06", "pgpsig": "iQIzBAABCAAdFiEEtZcfLFwQqaCMYAMPeGxj8zDXy5IFAmYWpIwACgkQeGxj8zDXy5LFow//XBzu/eQHhmadX9La65x0IYyyo09qOouDDbkj4y/cXb2YWA1c3GghKgACkDk8BpRpT5fNMuhEX7oYoHwgrIBEKUYPRhsgxB50G5DyOrW0aLGDJl2Wj0TcsxUZIe63KlLHGLLhoR1dmuFNb8IHfBWKifp3AbRuDK2szVP+4rAKrDoWzQwMVMY5fesWVCKDP1Gf6XWQOwbyr3SUqFKX039q4VfRA5R1d9cIhy3kwKfBihm97q/dxBcjp3BWf2K7H0FE3kKu+iErHMA9R6AXo90E0zqIQpoKijIRIauJw2ZVfqMO7yb5FjCipzdF52YMjxyNKrZVQLqNha/1FriFQcMBIfoJm2Hcd2suvS5y/FXh4PLTHKfSgwBmy0lkuM/KKEvsbJYQa4PZkwXRxh5lMvSoTVvwq4zilenvu6J+1N1j3jV6gHGKWI9kJVEgir8ny4mlZLUDacNY2fDZU0wouXdqHkVi8B+jrH9IyhQK5kaAUh5VY5HttgygiJ9VTtrlWUXts2X0xa7Y5H4wH42LhRmln77CvfpEuorGYNsfP19XPeGerXi+EZ6VnD4iIXh9FInlIu74cHIrtFk7L0rK+QT37RxZoRt6Ryx92p0mW+KxyW0ko0hG74QxZLUimIIeaJr3aQdWk7NhtalNCzPghzupV3oAQT/J+ShmZG2WCrXrA/8=", "url": "https://www.veripool.org/projects/verilator/wiki/Intro", "license": "LGPL", "arch": "x86_64", "builddate": "1712759660", "packager": "Felix Yan <felixonmars@archlinux.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc", "lsb-release"]}