{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "08a838b2-bbc6-4819-a9b2-8c106b6358ad",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2024-11-14 11:15:04.316730: I tensorflow/core/util/port.cc:110] oneDNN custom operations are on. You may see slightly different numerical results due to floating-point round-off errors from different computation orders. To turn them off, set the environment variable `TF_ENABLE_ONEDNN_OPTS=0`.\n",
      "2024-11-14 11:15:04.351836: I tensorflow/core/platform/cpu_feature_guard.cc:182] This TensorFlow binary is optimized to use available CPU instructions in performance-critical operations.\n",
      "To enable the following instructions: AVX2 AVX_VNNI FMA, in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2024-11-14 11:15:04.859109: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Could not find TensorRT\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "#import pytest\n",
    "import tensorflow as tf\n",
    "\n",
    "import hls4ml"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "d94c45b0-e163-4327-a73c-ac2c3e8a89e0",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Keras implementation of a custom layer\n",
    "class KReverse(tf.keras.layers.Layer):\n",
    "    '''Keras implementation of a hypothetical custom layer'''\n",
    "\n",
    "    def __init__(self):\n",
    "        super().__init__()\n",
    "\n",
    "    def call(self, inputs):\n",
    "        return tf.reverse(inputs, axis=[-1])\n",
    "\n",
    "    def get_config(self):\n",
    "        # Breaks serialization and parsing in hls4ml if not defined\n",
    "        return super().get_config()\n",
    "\n",
    "\n",
    "# hls4ml layer implementation\n",
    "class HReverse(hls4ml.model.layers.Layer):\n",
    "    '''hls4ml implementation of a hypothetical custom layer'''\n",
    "\n",
    "    def initialize(self):\n",
    "        inp = self.get_input_variable()\n",
    "        shape = inp.shape\n",
    "        dims = inp.dim_names\n",
    "        self.add_output_variable(shape, dims)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "8dfb9087-e7e3-493b-baf1-334c1392e6f0",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Parser for converter\n",
    "def parse_reverse_layer(keras_layer, input_names, input_shapes, data_reader):\n",
    "    layer = {}\n",
    "    layer['class_name'] = 'HReverse'\n",
    "    layer['name'] = keras_layer['config']['name']\n",
    "    layer['n_in'] = input_shapes[0][1]\n",
    "\n",
    "    if input_names is not None:\n",
    "        layer['inputs'] = input_names\n",
    "\n",
    "    return layer, [shape for shape in input_shapes[0]]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "9594e9e6-d891-4694-9782-e153a2a975c9",
   "metadata": {},
   "outputs": [],
   "source": [
    "rev_config_template = \"\"\"struct config{index} : nnet::reverse_config {{\n",
    "    static const unsigned n_in = {n_in};\n",
    "}};\\n\"\"\"\n",
    "\n",
    "rev_function_template = 'nnet::reverse<{input_t}, {config}>({input}, {output});'\n",
    "rev_include_list = ['nnet_utils/nnet_reverse.h']\n",
    "\n",
    "\n",
    "class HReverseConfigTemplate(hls4ml.backends.template.LayerConfigTemplate):\n",
    "    def __init__(self):\n",
    "        super().__init__(HReverse)\n",
    "        self.template = rev_config_template\n",
    "\n",
    "    def format(self, node):\n",
    "        params = self._default_config_params(node)\n",
    "        return self.template.format(**params)\n",
    "\n",
    "\n",
    "class HReverseFunctionTemplate(hls4ml.backends.template.FunctionCallTemplate):\n",
    "    def __init__(self):\n",
    "        super().__init__(HReverse, include_header=rev_include_list)\n",
    "        self.template = rev_function_template\n",
    "\n",
    "    def format(self, node):\n",
    "        params = self._default_function_params(node)\n",
    "        return self.template.format(**params)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "f817d48d-d2ef-4546-8c6a-8fd2a86ab4da",
   "metadata": {},
   "outputs": [],
   "source": [
    "# hls4ml optimizer to remove duplicate optimizer\n",
    "class RemoveDuplicateReverse(hls4ml.model.optimizer.OptimizerPass):\n",
    "    '''OptimizerPass to remove consecutive HReverse layers.'''\n",
    "\n",
    "    def match(self, node):\n",
    "        return isinstance(node, HReverse) and isinstance(node.get_input_node(), HReverse)\n",
    "\n",
    "    def transform(self, model, node):\n",
    "        first = node.get_input_node()\n",
    "        second = node\n",
    "\n",
    "        model.remove_node(first, rewire=True)\n",
    "        model.remove_node(second, rewire=True)\n",
    "        return True"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "c4011325-a4b3-421e-bb55-cc94d6ba193a",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Register the converter for custom Keras layer\n",
    "hls4ml.converters.register_keras_layer_handler('KReverse', parse_reverse_layer)\n",
    "\n",
    "# Register the hls4ml's IR layer\n",
    "hls4ml.model.layers.register_layer('HReverse', HReverse)\n",
    "\n",
    "for backend_id in ['Vivado', 'Quartus']:\n",
    "    # Register the optimization passes (if any)\n",
    "    backend = hls4ml.backends.get_backend(backend_id)\n",
    "    backend.register_pass('remove_duplicate_reverse', RemoveDuplicateReverse, flow=f'{backend_id.lower()}:optimize')\n",
    "\n",
    "    # Register template passes for the given backend\n",
    "    backend.register_template(HReverseConfigTemplate)\n",
    "    backend.register_template(HReverseFunctionTemplate)\n",
    "\n",
    "    # Register HLS implementation\n",
    "    backend.register_source('/home/crchen/hls4ml-tutorial/nnet_reverse.h')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "51a8c9e3-d77a-4746-82b9-f7953ed314b8",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2024-11-14 11:16:03.217725: E tensorflow/compiler/xla/stream_executor/cuda/cuda_driver.cc:266] failed call to cuInit: CUDA_ERROR_NO_DEVICE: no CUDA-capable device is detected\n"
     ]
    }
   ],
   "source": [
    "# Test if it works\n",
    "kmodel = tf.keras.models.Sequential(\n",
    "    [\n",
    "        tf.keras.layers.Input(shape=(8,)),\n",
    "        KReverse(),\n",
    "        tf.keras.layers.ReLU(),\n",
    "    ]\n",
    ")\n",
    "\n",
    "x = np.random.randint(-5, 5, (8,), dtype='int32')\n",
    "kres = kmodel(x)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "4dd1ee0d-a350-4b98-9e69-69dd417696f5",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[ 2 -1 -3  2 -5  0  0 -2]\n"
     ]
    }
   ],
   "source": [
    "x = np.random.randint(-5, 5, (8,), dtype='int32')\n",
    "print(x)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "id": "b63fe240-50f5-4550-af15-e135893be64b",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 8]], output shape: [None, 8]\n",
      "Layer name: k_reverse, layer type: HReverse, input shapes: [[None, 8]], output shape: [None, 8]\n",
      "Layer name: re_lu, layer type: Activation, input shapes: [[None, 8]], output shape: [None, 8]\n",
      "Creating HLS model\n",
      "Writing HLS project\n",
      "WARNING:tensorflow:Compiled the loaded model, but the compiled metrics have yet to be built. `model.compile_metrics` will be empty until you train or evaluate the model.\n",
      "Done\n"
     ]
    },
    {
     "ename": "AssertionError",
     "evalue": "\nArrays are not equal\n\nMismatched elements: 7 / 8 (87.5%)\nMax absolute difference: 7.\nMax relative difference: 1.\n x: array([0., 0., 0., 0., 0., 0., 0., 0.], dtype=float32)\n y: array([3., 5., 5., 0., 7., 2., 4., 7.], dtype=float32)",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mAssertionError\u001b[0m                            Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[22], line 12\u001b[0m\n\u001b[1;32m      9\u001b[0m hmodel\u001b[38;5;241m.\u001b[39mcompile()\n\u001b[1;32m     10\u001b[0m hres \u001b[38;5;241m=\u001b[39m hmodel\u001b[38;5;241m.\u001b[39mpredict(x\u001b[38;5;241m.\u001b[39mastype(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mfloat32\u001b[39m\u001b[38;5;124m'\u001b[39m))\n\u001b[0;32m---> 12\u001b[0m \u001b[43mnp\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mtesting\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43massert_array_equal\u001b[49m\u001b[43m(\u001b[49m\u001b[43mkres\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mhres\u001b[49m\u001b[43m)\u001b[49m\n",
      "    \u001b[0;31m[... skipping hidden 1 frame]\u001b[0m\n",
      "File \u001b[0;32m~/anaconda3/envs/relu4ml_hls4mlofficial/lib/python3.11/site-packages/numpy/testing/_private/utils.py:844\u001b[0m, in \u001b[0;36massert_array_compare\u001b[0;34m(comparison, x, y, err_msg, verbose, header, precision, equal_nan, equal_inf)\u001b[0m\n\u001b[1;32m    840\u001b[0m         err_msg \u001b[38;5;241m+\u001b[39m\u001b[38;5;241m=\u001b[39m \u001b[38;5;124m'\u001b[39m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124m'\u001b[39m \u001b[38;5;241m+\u001b[39m \u001b[38;5;124m'\u001b[39m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124m'\u001b[39m\u001b[38;5;241m.\u001b[39mjoin(remarks)\n\u001b[1;32m    841\u001b[0m         msg \u001b[38;5;241m=\u001b[39m build_err_msg([ox, oy], err_msg,\n\u001b[1;32m    842\u001b[0m                             verbose\u001b[38;5;241m=\u001b[39mverbose, header\u001b[38;5;241m=\u001b[39mheader,\n\u001b[1;32m    843\u001b[0m                             names\u001b[38;5;241m=\u001b[39m(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mx\u001b[39m\u001b[38;5;124m'\u001b[39m, \u001b[38;5;124m'\u001b[39m\u001b[38;5;124my\u001b[39m\u001b[38;5;124m'\u001b[39m), precision\u001b[38;5;241m=\u001b[39mprecision)\n\u001b[0;32m--> 844\u001b[0m         \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mAssertionError\u001b[39;00m(msg)\n\u001b[1;32m    845\u001b[0m \u001b[38;5;28;01mexcept\u001b[39;00m \u001b[38;5;167;01mValueError\u001b[39;00m:\n\u001b[1;32m    846\u001b[0m     \u001b[38;5;28;01mimport\u001b[39;00m \u001b[38;5;21;01mtraceback\u001b[39;00m\n",
      "\u001b[0;31mAssertionError\u001b[0m: \nArrays are not equal\n\nMismatched elements: 7 / 8 (87.5%)\nMax absolute difference: 7.\nMax relative difference: 1.\n x: array([0., 0., 0., 0., 0., 0., 0., 0.], dtype=float32)\n y: array([3., 5., 5., 0., 7., 2., 4., 7.], dtype=float32)"
     ]
    }
   ],
   "source": [
    "\n",
    "\n",
    "\n",
    "\n",
    "hmodel = hls4ml.converters.convert_from_keras_model(\n",
    "    kmodel,\n",
    "    output_dir=str(f'hls4mlprj_extensions_{backend_id}'),\n",
    "    backend='Vitis',\n",
    "    io_type='io_parallel',\n",
    "    hls_config={'Model': {'Precision': 'ap_int<6>', 'ReuseFactor': 1}},\n",
    ")\n",
    "\n",
    "hmodel.compile()\n",
    "hres = hmodel.predict(x.astype('float32'))\n",
    "\n",
    "np.testing.assert_array_equal(kres, hres)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "33376189-fa39-4718-b325-983109ba27de",
   "metadata": {},
   "outputs": [],
   "source": [
    "hres = hmodel.predict(x.astype('float32'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "49beca8d-c223-49be-96ab-ab1fda6e646c",
   "metadata": {},
   "outputs": [],
   "source": [
    "hres"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "id": "12b18357-b9df-461b-8790-ebe9bacf86f4",
   "metadata": {},
   "outputs": [],
   "source": [
    "hmodel._compile()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "id": "ffcc3e0c-6557-4a3f-a169-33314bd9ce1b",
   "metadata": {},
   "outputs": [],
   "source": [
    "hres = hmodel.predict(x.astype('float32'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "id": "d4477d4f-c5e7-4a91-bde1-0a15d4a78149",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([3., 5., 5., 0., 7., 2., 4., 7.], dtype=float32)"
      ]
     },
     "execution_count": 33,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hres"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "id": "0ebdcae5-7c64-4538-8b70-0c2bd5f8fbb9",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<hls4ml.model.graph.ModelGraph at 0x7fee94ad71d0>"
      ]
     },
     "execution_count": 34,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hmodel"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "id": "4950485e-b828-42c2-ac46-b2177cbe9e3e",
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "\n",
    "os.environ['PATH'] = os.environ['XILINX_VIVADO'] + '/bin:' + os.environ['PATH']"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "id": "12c12be6-540a-46ab-963f-cc7ff4f06aed",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{}"
      ]
     },
     "execution_count": 36,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hmodel.build.__dict__"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "id": "5680504c-3e10-4d48-b665-1dc92089f927",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)\n",
      "  **** SW Build 4023990 on Oct 11 2023\n",
      "  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023\n",
      "  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "source /home/share/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/home/share/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'crchen' on host 'Kaohsiung' (Linux_x86_64 version 5.15.0-100-generic) on Thu Nov 14 11:41:43 CST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus'\n",
      "INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project myproject_prj \n",
      "INFO: [HLS 200-10] Opening project '/home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj'.\n",
      "INFO: [HLS 200-1510] Running: set_top myproject \n",
      "INFO: [HLS 200-1510] Running: add_files firmware/myproject.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb firmware/weights \n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb tb_data \n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-1510] Running: open_solution solution1 \n",
      "INFO: [HLS 200-10] Opening solution '/home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.\n",
      "INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'\n",
      "INFO: [HLS 200-1505] Using flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html\n",
      "INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0\n",
      "INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog\n",
      "INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.0\n",
      "INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 \n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.\n",
      "INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 \n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e \n",
      "WARNING: [HLS 200-1610] Resetting target device to 'xczu7ev-ffvc1156-2-e'\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false \n",
      "INFO: [HLS 200-1510] Running: create_clock -period 5 -name default \n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default \n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 305.078 MB.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:11:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:12:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:13:44)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:21:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:22:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:23:32)\n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.42 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.86 seconds; current allocated memory: 308.051 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 200-1995] There were 261 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 102 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 105 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_reverse.h:17:22)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_int<6>, ap_int<6>, ReLU_config3>' completely with a factor of 8 (firmware/nnet_utils/nnet_activation.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (firmware/nnet_utils/nnet_reverse.h:17:22) in function 'nnet::reverse<ap_int<6>, config2>' completely with a factor of 8 (firmware/nnet_utils/nnet_reverse.h:16:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::reverse<ap_int<6>, config2>(ap_int<6>*, ap_int<6>*)' into 'myproject(ap_int<6>*, ap_int<6>*)' (firmware/myproject.cpp:10:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:30:11)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:10:0)\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'input_1': Complete reshaping on dimension 1. (firmware/myproject.cpp:10:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.85 seconds. CPU system time: 0.23 seconds. Elapsed time: 6.87 seconds; current allocated memory: 309.398 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 309.398 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 309.641 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 310.770 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 332.781 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 333.465 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<ap_int<6>, ap_int<6>, ReLU_config3>' to 'relu_ap_int_6_ap_int_6_ReLU_config3_s'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_ap_int_6_ap_int_6_ReLU_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<ap_int<6>, ap_int<6>, ReLU_config3>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_int<6>, ap_int<6>, ReLU_config3>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 333.996 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 334.129 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'myproject'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'myproject'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 334.543 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 334.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_int_6_ap_int_6_ReLU_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_int_6_ap_int_6_ReLU_config3_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 335.250 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_0' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_1' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_2' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_3' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_4' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_5' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_6' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_7' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 336.598 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 340.508 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 344.684 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 506.07 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 0.71 seconds. Elapsed time: 11.54 seconds; current allocated memory: 39.723 MB.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h0m11s *****\n",
      "***** C/RTL SIMULATION *****\n",
      "INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM \n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup \n",
      "INFO: [COSIM 212-47] Using XSIM for RTL simulation.\n",
      "INFO: [COSIM 212-14] Instrumenting C test bench ...\n",
      "   Build using \"/home/share/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/bin/g++\"\n",
      "   Compiling apatb_myproject.cpp\n",
      "   Compiling myproject.cpp_pre.cpp.tb.cpp\n",
      "   Compiling myproject_test.cpp_pre.cpp.tb.cpp\n",
      "   Compiling apatb_myproject_ir.ll\n",
      "   Generating cosim.tv.exe\n",
      "INFO: [COSIM 212-302] Starting C TB testing ... \n",
      "INFO: Unable to open input/predictions file, using default input.\n",
      "5 5 5 5 5 5 5 5 \n",
      "INFO: Saved inference results to file: tb_data/rtl_cosim_results.log\n",
      "INFO: [COSIM 212-333] Generating C post check test bench ...\n",
      "INFO: [COSIM 212-12] Generating RTL test bench ...\n",
      "INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***\n",
      "INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.\n",
      "INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 7.08 seconds. CPU system time: 0.9 seconds. Elapsed time: 8.09 seconds; current allocated memory: 19.027 MB.\n",
      "INFO: [COSIM 212-302] Starting C TB testing ...  \n",
      "INFO: Unable to open input/predictions file, using default input.\n",
      "5 5 5 5 5 5 5 5 \n",
      "INFO: Saved inference results to file: tb_data/rtl_cosim_results.log\n",
      "INFO: [COSIM 212-323] Starting verilog simulation...\n",
      "INFO: [COSIM 212-15] Starting XSIM ...\n",
      "Vivado Simulator v2023.2\n",
      "Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "Running: /home/share/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -Oenable_linking_all_libraries -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s myproject -debug all \n",
      "Multi-threading is on. Using 30 slave threads.\n",
      "WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the \"-mt off -v 1\" switches to see more information from the C compiler. The following environment variables have been detected:\n",
      "    LIBRARY_PATH\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/sim/verilog/glbl.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module glbl\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/sim/verilog/myproject.autotb.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module apatb_myproject_top\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/sim/verilog/myproject.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/sim/verilog/myproject_relu_ap_int_6_ap_int_6_ReLU_config3_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_relu_ap_int_6_ap_int_6_ReLU_config3_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/sim/verilog/dataflow_monitor.sv\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module dataflow_monitor\n",
      "Starting static elaboration\n",
      "Pass Through NonSizing Optimizer\n",
      "Completed static elaboration\n",
      "Starting simulation data flow analysis\n",
      "Completed simulation data flow analysis\n",
      "Time Resolution for simulation is 1ps\n",
      "Compiling package xil_defaultlib.$unit_dataflow_monitor_sv\n",
      "Compiling module xil_defaultlib.myproject_relu_ap_int_6_ap_int_6...\n",
      "Compiling module xil_defaultlib.myproject\n",
      "Compiling module xil_defaultlib.nodf_module_intf\n",
      "Compiling module xil_defaultlib.dataflow_monitor_1\n",
      "Compiling module xil_defaultlib.apatb_myproject_top\n",
      "Compiling module work.glbl\n",
      "Built simulation snapshot myproject\n",
      "\n",
      "****** xsim v2023.2 (64-bit)\n",
      "  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023\n",
      "  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023\n",
      "  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "source xsim.dir/myproject/xsim_script.tcl\n",
      "# xsim {myproject} -view {{myproject_dataflow_ana.wcfg}} -tclbatch {myproject.tcl} -protoinst {myproject.protoinst}\n",
      "INFO: [Wavedata 42-565] Reading protoinst file myproject.protoinst\n",
      "INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject//AESL_inst_myproject_activity\n",
      "Time resolution is 1 ps\n",
      "open_wave_config myproject_dataflow_ana.wcfg\n",
      "source myproject.tcl\n",
      "## set designtopgroup [add_wave_group \"Design Top Signals\"]\n",
      "## set coutputgroup [add_wave_group \"C Outputs\" -into $designtopgroup]\n",
      "## set return_group [add_wave_group return(wire) -into $coutputgroup]\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_7_ap_vld -into $return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_7 -into $return_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_6_ap_vld -into $return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_6 -into $return_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_5_ap_vld -into $return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_5 -into $return_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_4_ap_vld -into $return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_4 -into $return_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_3_ap_vld -into $return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_3 -into $return_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_2_ap_vld -into $return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_2 -into $return_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_1_ap_vld -into $return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_1 -into $return_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_0_ap_vld -into $return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_0 -into $return_group -radix hex\n",
      "## set cinputgroup [add_wave_group \"C Inputs\" -into $designtopgroup]\n",
      "## set return_group [add_wave_group return(wire) -into $cinputgroup]\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_ap_vld -into $return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1 -into $return_group -radix hex\n",
      "## set blocksiggroup [add_wave_group \"Block-level IO Handshake\" -into $designtopgroup]\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup\n",
      "## set resetgroup [add_wave_group \"Reset\" -into $designtopgroup]\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst -into $resetgroup\n",
      "## set clockgroup [add_wave_group \"Clock\" -into $designtopgroup]\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup\n",
      "## set testbenchgroup [add_wave_group \"Test Bench Signals\"]\n",
      "## set tbinternalsiggroup [add_wave_group \"Internal Signals\" -into $testbenchgroup]\n",
      "## set tb_simstatus_group [add_wave_group \"Simulation Status\" -into $tbinternalsiggroup]\n",
      "## set tb_portdepth_group [add_wave_group \"Port Depth\" -into $tbinternalsiggroup]\n",
      "## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1 -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_layer3_out_0 -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_layer3_out_1 -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_layer3_out_2 -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_layer3_out_3 -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_layer3_out_4 -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_layer3_out_5 -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_layer3_out_6 -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_layer3_out_7 -into $tb_portdepth_group -radix hex\n",
      "## set tbcoutputgroup [add_wave_group \"C Outputs\" -into $testbenchgroup]\n",
      "## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]\n",
      "## add_wave /apatb_myproject_top/layer3_out_7_ap_vld -into $tb_return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/layer3_out_7 -into $tb_return_group -radix hex\n",
      "## add_wave /apatb_myproject_top/layer3_out_6_ap_vld -into $tb_return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/layer3_out_6 -into $tb_return_group -radix hex\n",
      "## add_wave /apatb_myproject_top/layer3_out_5_ap_vld -into $tb_return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/layer3_out_5 -into $tb_return_group -radix hex\n",
      "## add_wave /apatb_myproject_top/layer3_out_4_ap_vld -into $tb_return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/layer3_out_4 -into $tb_return_group -radix hex\n",
      "## add_wave /apatb_myproject_top/layer3_out_3_ap_vld -into $tb_return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/layer3_out_3 -into $tb_return_group -radix hex\n",
      "## add_wave /apatb_myproject_top/layer3_out_2_ap_vld -into $tb_return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/layer3_out_2 -into $tb_return_group -radix hex\n",
      "## add_wave /apatb_myproject_top/layer3_out_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/layer3_out_1 -into $tb_return_group -radix hex\n",
      "## add_wave /apatb_myproject_top/layer3_out_0_ap_vld -into $tb_return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/layer3_out_0 -into $tb_return_group -radix hex\n",
      "## set tbcinputgroup [add_wave_group \"C Inputs\" -into $testbenchgroup]\n",
      "## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]\n",
      "## add_wave /apatb_myproject_top/input_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1 -into $tb_return_group -radix hex\n",
      "## save_wave_config myproject.wcfg\n",
      "## run all\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "// Inter-Transaction Progress: Completed Transaction / Total Transaction\n",
      "// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%\n",
      "//\n",
      "// RTL Simulation : \"Inter-Transaction Progress\" [\"Intra-Transaction Progress\"] @ \"Simulation Time\"\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "// RTL Simulation : 0 / 1 [n/a] @ \"113000\"\n",
      "// RTL Simulation : 1 / 1 [n/a] @ \"123000\"\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "$finish called at time : 152500 ps : File \"/home/crchen/hls4ml-tutorial/hls4mlprj_extensions_Quartus/myproject_prj/solution1/sim/verilog/myproject.autotb.v\" Line 718\n",
      "## quit\n",
      "INFO: [Common 17-206] Exiting xsim at Thu Nov 14 11:42:10 2024...\n",
      "INFO: [COSIM 212-316] Starting C post checking ...\n",
      "INFO: Unable to open input/predictions file, using default input.\n",
      "5 5 5 5 5 5 5 5 \n",
      "INFO: Saved inference results to file: tb_data/rtl_cosim_results.log\n",
      "INFO:\n",
      "Report time       : Thu 14 Nov 2024 11:42:04 AM CST.\n",
      "Solution          : solution1.\n",
      "Simulation tool   : xsim.\n",
      "\n",
      "+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+\n",
      "|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |\n",
      "+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +\n",
      "|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |\n",
      "+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+\n",
      "|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|\n",
      "|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|\n",
      "+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+\n",
      "\n",
      "***** C/RTL SIMULATION COMPLETED IN 0h0m13s *****\n",
      "***** EXPORT IP *****\n",
      "INFO: [HLS 200-1510] Running: export_design -format ip_catalog -version 1.0.0 \n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2023.2 (64-bit)\n",
      "  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023\n",
      "  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023\n",
      "  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "Vivado synthesis report not found.\n",
      "Implementation report not found.\n",
      "Timing report not found.\n"
     ]
    }
   ],
   "source": [
    "report = hmodel.build(csim=False, synth=True, cosim=True , vsynth=True, export = True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "38d82e73-cda3-4d39-84f5-b1cac80c12ed",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.7"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
