15:05
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Dec 15 15:05:31 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 15 15:05:31 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 15 15:05:31 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 15 15:05:31 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Dec 15 15:05:32 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 15 15:05:32 2023

multi_srs_gen completed
# Fri Dec 15 15:05:32 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 15 15:05:32 2023

premap completed with warnings
# Fri Dec 15 15:05:32 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 15 15:05:32 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Dec 15 15:05:32 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Dec 15 15:05:33 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Dec 15 15:05:31 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":33:7:33:15|Synthesizing module shift_reg in library work.

@W: CG136 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":42:4:42:5|Edge and condition mismatch
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 15 15:05:31 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 15 15:05:31 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 15 15:05:31 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 15 15:05:32 2023

###########################################################]
Pre-mapping Report

# Fri Dec 15 15:05:32 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
TOP|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:0:18:5|Found inferred clock TOP|clk which controls 5 sequential elements including stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":40:0:40:5|Removing sequential instance q[0] (in view: work.shift_reg_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 15 15:05:32 2023

###########################################################]
Map & Optimize Report

# Fri Dec 15 15:05:32 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:0:18:5|User-specified initial value defined for instance stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":40:0:40:5|Removing sequential instance G2.q[0] (in view: work.TOP(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  12 /        24



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_31.
@N: FX1017 :|SB_GB inserted on the net BUTTON1_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock TOP|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
19 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         stevec_e[4]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 15 15:05:33 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
G2.q[7]         TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
G2.q[8]         TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
G2.q[9]         TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
G1.q[2]         TOP|clk       SB_DFFES     Q       LED_c[2]        0.796       1.020 
G2.q[1]         TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
G1.q[9]         TOP|clk       SB_DFFES     Q       LED_c[9]        0.796       1.092 
=====================================================================================


Ending Points with Worst Slack
******************************

             Starting                                      Required           
Instance     Reference     Type         Pin     Net        Time         Slack 
             Clock                                                            
------------------------------------------------------------------------------
G2.q[9]      TOP|clk       SB_DFFES     D       data2      5.583        -1.013
G1.q[0]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[1]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[1]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[2]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[2]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[3]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[3]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[4]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[4]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
==============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          G2.q[7] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[7]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I0       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.661     3.056       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.427       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     5.089       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.596       -         
=================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          G2.q[8] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[8]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I1       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.589     2.984       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.355       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     5.017       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.524       -         
=================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          G2.q[9] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[9]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I2       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.558     2.953       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.324       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     4.986       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.493       -         
=================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          stevec[0] / Q
    Ending point:                            G1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin                              Pin               Arrival     No. of    
Name                    Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]               Net          -                                -       1.599     -           6         
stevec_e_RNIL8L9[4]     SB_LUT4      I0                               In      -         2.395       -         
stevec_e_RNIL8L9[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNIL8L9[4]     Net          -                                -       1.371     -           1         
stevec_RNI8OFC[1]       SB_LUT4      I2                               In      -         4.427       -         
stevec_RNI8OFC[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNI8OFC[1]       Net          -                                -       0.000     -           1         
stevec_RNI8OFC_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
stevec_RNI8OFC_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_31_g                  Net          -                                -       0.000     -           19        
G1.q[0]                 SB_DFFES     E                                In      -         5.895       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          stevec[0] / Q
    Ending point:                            G2.q[5] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin                              Pin               Arrival     No. of    
Name                    Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]               Net          -                                -       1.599     -           6         
stevec_e_RNIL8L9[4]     SB_LUT4      I0                               In      -         2.395       -         
stevec_e_RNIL8L9[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNIL8L9[4]     Net          -                                -       1.371     -           1         
stevec_RNI8OFC[1]       SB_LUT4      I2                               In      -         4.427       -         
stevec_RNI8OFC[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNI8OFC[1]       Net          -                                -       0.000     -           1         
stevec_RNI8OFC_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
stevec_RNI8OFC_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_31_g                  Net          -                                -       0.000     -           19        
G2.q[5]                 SB_DFFES     E                                In      -         5.895       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        19 uses
SB_GB           2 uses
VCC             2 uses
SB_LUT4         12 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 12 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 15 15:05:33 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name TOP
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

Parsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
running edif parsersdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	17
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	17
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	5
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	29/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.8 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	29/384
    PLBs                        :	14/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 220.43 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 3.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 49
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 49
used logic cells: 29
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 34 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133040K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 09:53:47 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:53:47 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:53:47 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:53:47 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 09:53:48 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:53:48 2023

multi_srs_gen completed
# Mon Dec 18 09:53:48 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:53:48 2023

premap completed with warnings
# Mon Dec 18 09:53:48 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:53:48 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:53:48 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 09:53:49 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 09:53:47 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":33:7:33:15|Synthesizing module shift_reg in library work.

@W: CG136 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":42:4:42:5|Edge and condition mismatch
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 09:53:47 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 09:53:47 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 09:53:47 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 09:53:48 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 09:53:48 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
TOP|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:0:18:5|Found inferred clock TOP|clk which controls 5 sequential elements including stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":40:0:40:5|Removing sequential instance q[0] (in view: work.shift_reg_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 09:53:48 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 09:53:48 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:0:18:5|User-specified initial value defined for instance stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":40:0:40:5|Removing sequential instance G2.q[0] (in view: work.TOP(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  12 /        24



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_31.
@N: FX1017 :|SB_GB inserted on the net BUTTON1_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock TOP|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
19 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         stevec_e[4]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 09:53:49 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
G2.q[7]         TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
G2.q[8]         TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
G2.q[9]         TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
G1.q[2]         TOP|clk       SB_DFFES     Q       LED_c[2]        0.796       1.020 
G2.q[1]         TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
G1.q[9]         TOP|clk       SB_DFFES     Q       LED_c[9]        0.796       1.092 
=====================================================================================


Ending Points with Worst Slack
******************************

             Starting                                      Required           
Instance     Reference     Type         Pin     Net        Time         Slack 
             Clock                                                            
------------------------------------------------------------------------------
G2.q[9]      TOP|clk       SB_DFFES     D       data2      5.583        -1.013
G1.q[0]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[1]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[1]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[2]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[2]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[3]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[3]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[4]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[4]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
==============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          G2.q[7] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[7]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I0       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.661     3.056       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.427       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     5.089       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.596       -         
=================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          G2.q[8] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[8]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I1       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.589     2.984       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.355       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     5.017       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.524       -         
=================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          G2.q[9] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[9]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I2       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.558     2.953       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.324       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     4.986       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.493       -         
=================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          stevec[0] / Q
    Ending point:                            G1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin                              Pin               Arrival     No. of    
Name                    Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]               Net          -                                -       1.599     -           6         
stevec_e_RNIL8L9[4]     SB_LUT4      I0                               In      -         2.395       -         
stevec_e_RNIL8L9[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNIL8L9[4]     Net          -                                -       1.371     -           1         
stevec_RNI8OFC[1]       SB_LUT4      I2                               In      -         4.427       -         
stevec_RNI8OFC[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNI8OFC[1]       Net          -                                -       0.000     -           1         
stevec_RNI8OFC_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
stevec_RNI8OFC_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_31_g                  Net          -                                -       0.000     -           19        
G1.q[0]                 SB_DFFES     E                                In      -         5.895       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          stevec[0] / Q
    Ending point:                            G2.q[5] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin                              Pin               Arrival     No. of    
Name                    Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]               Net          -                                -       1.599     -           6         
stevec_e_RNIL8L9[4]     SB_LUT4      I0                               In      -         2.395       -         
stevec_e_RNIL8L9[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNIL8L9[4]     Net          -                                -       1.371     -           1         
stevec_RNI8OFC[1]       SB_LUT4      I2                               In      -         4.427       -         
stevec_RNI8OFC[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNI8OFC[1]       Net          -                                -       0.000     -           1         
stevec_RNI8OFC_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
stevec_RNI8OFC_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_31_g                  Net          -                                -       0.000     -           19        
G2.q[5]                 SB_DFFES     E                                In      -         5.895       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        19 uses
SB_GB           2 uses
VCC             2 uses
SB_LUT4         12 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 12 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 09:53:49 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	17
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	17
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	5
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	29/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.9 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	29/384
    PLBs                        :	14/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 220.43 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 3.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 49
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 49
used logic cells: 29
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 34 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133040K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

Generating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 09:59:00 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:59:00 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:59:00 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:59:00 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 09:59:01 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:59:01 2023

multi_srs_gen completed
# Mon Dec 18 09:59:01 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:59:01 2023

premap completed with warnings
# Mon Dec 18 09:59:02 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:59:02 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:59:02 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 09:59:02 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 09:59:00 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":33:7:33:15|Synthesizing module shift_reg in library work.

@W: CG136 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":42:4:42:5|Edge and condition mismatch
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 09:59:00 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 09:59:00 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 09:59:00 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 09:59:01 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 09:59:01 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
TOP|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:0:18:5|Found inferred clock TOP|clk which controls 5 sequential elements including stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":40:0:40:5|Removing sequential instance q[0] (in view: work.shift_reg_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 09:59:02 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 09:59:02 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:0:18:5|User-specified initial value defined for instance stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":40:0:40:5|Removing sequential instance G2.q[0] (in view: work.TOP(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  12 /        24



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_31.
@N: FX1017 :|SB_GB inserted on the net BUTTON1_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock TOP|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
19 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         stevec_e[4]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 09:59:02 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
G2.q[7]         TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
G2.q[8]         TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
G2.q[9]         TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
G1.q[2]         TOP|clk       SB_DFFES     Q       LED_c[2]        0.796       1.020 
G2.q[1]         TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
G1.q[9]         TOP|clk       SB_DFFES     Q       LED_c[9]        0.796       1.092 
=====================================================================================


Ending Points with Worst Slack
******************************

             Starting                                      Required           
Instance     Reference     Type         Pin     Net        Time         Slack 
             Clock                                                            
------------------------------------------------------------------------------
G2.q[9]      TOP|clk       SB_DFFES     D       data2      5.583        -1.013
G1.q[0]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[1]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[1]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[2]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[2]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[3]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[3]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[4]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[4]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
==============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          G2.q[7] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[7]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I0       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.661     3.056       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.427       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     5.089       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.596       -         
=================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          G2.q[8] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[8]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I1       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.589     2.984       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.355       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     5.017       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.524       -         
=================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          G2.q[9] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[9]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I2       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.558     2.953       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.324       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     4.986       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.493       -         
=================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          stevec[0] / Q
    Ending point:                            G1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin                              Pin               Arrival     No. of    
Name                    Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]               Net          -                                -       1.599     -           6         
stevec_e_RNIL8L9[4]     SB_LUT4      I0                               In      -         2.395       -         
stevec_e_RNIL8L9[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNIL8L9[4]     Net          -                                -       1.371     -           1         
stevec_RNI8OFC[1]       SB_LUT4      I2                               In      -         4.427       -         
stevec_RNI8OFC[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNI8OFC[1]       Net          -                                -       0.000     -           1         
stevec_RNI8OFC_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
stevec_RNI8OFC_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_31_g                  Net          -                                -       0.000     -           19        
G1.q[0]                 SB_DFFES     E                                In      -         5.895       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          stevec[0] / Q
    Ending point:                            G2.q[5] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin                              Pin               Arrival     No. of    
Name                    Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]               Net          -                                -       1.599     -           6         
stevec_e_RNIL8L9[4]     SB_LUT4      I0                               In      -         2.395       -         
stevec_e_RNIL8L9[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNIL8L9[4]     Net          -                                -       1.371     -           1         
stevec_RNI8OFC[1]       SB_LUT4      I2                               In      -         4.427       -         
stevec_RNI8OFC[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNI8OFC[1]       Net          -                                -       0.000     -           1         
stevec_RNI8OFC_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
stevec_RNI8OFC_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_31_g                  Net          -                                -       0.000     -           19        
G2.q[5]                 SB_DFFES     E                                In      -         5.895       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        19 uses
SB_GB           2 uses
VCC             2 uses
SB_LUT4         12 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 12 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 09:59:02 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

Parsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
running edif parsersdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	17
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	17
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	5
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	29/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.9 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	29/384
    PLBs                        :	14/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 220.43 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 3.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 49
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 49
used logic cells: 29
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 34 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133040K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

Generating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 09:59:50 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:59:50 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:59:50 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:59:50 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 09:59:51 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:59:51 2023

multi_srs_gen completed
# Mon Dec 18 09:59:51 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:59:51 2023

premap completed with warnings
# Mon Dec 18 09:59:52 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:59:52 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 09:59:52 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 09:59:52 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 09:59:50 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":33:7:33:15|Synthesizing module shift_reg in library work.

@W: CG136 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":42:4:42:5|Edge and condition mismatch
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 09:59:50 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 09:59:50 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 09:59:50 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 09:59:51 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 09:59:51 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
TOP|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:0:18:5|Found inferred clock TOP|clk which controls 5 sequential elements including stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":40:0:40:5|Removing sequential instance q[0] (in view: work.shift_reg_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 09:59:51 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 09:59:52 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:0:18:5|User-specified initial value defined for instance stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":40:0:40:5|Removing sequential instance G2.q[0] (in view: work.TOP(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  12 /        24



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_31.
@N: FX1017 :|SB_GB inserted on the net BUTTON1_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock TOP|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
19 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         stevec_e[4]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 09:59:52 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
G2.q[7]         TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
G2.q[8]         TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
G2.q[9]         TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
G1.q[2]         TOP|clk       SB_DFFES     Q       LED_c[2]        0.796       1.020 
G2.q[1]         TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
G1.q[9]         TOP|clk       SB_DFFES     Q       LED_c[9]        0.796       1.092 
=====================================================================================


Ending Points with Worst Slack
******************************

             Starting                                      Required           
Instance     Reference     Type         Pin     Net        Time         Slack 
             Clock                                                            
------------------------------------------------------------------------------
G2.q[9]      TOP|clk       SB_DFFES     D       data2      5.583        -1.013
G1.q[0]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[1]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[1]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[2]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[2]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[3]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[3]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[4]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[4]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
==============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          G2.q[7] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[7]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I0       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.661     3.056       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.427       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     5.089       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.596       -         
=================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          G2.q[8] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[8]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I1       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.589     2.984       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.355       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     5.017       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.524       -         
=================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          G2.q[9] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[9]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I2       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.558     2.953       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.324       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     4.986       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.493       -         
=================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          stevec[0] / Q
    Ending point:                            G1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin                              Pin               Arrival     No. of    
Name                    Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]               Net          -                                -       1.599     -           6         
stevec_e_RNIL8L9[4]     SB_LUT4      I0                               In      -         2.395       -         
stevec_e_RNIL8L9[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNIL8L9[4]     Net          -                                -       1.371     -           1         
stevec_RNI8OFC[1]       SB_LUT4      I2                               In      -         4.427       -         
stevec_RNI8OFC[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNI8OFC[1]       Net          -                                -       0.000     -           1         
stevec_RNI8OFC_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
stevec_RNI8OFC_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_31_g                  Net          -                                -       0.000     -           19        
G1.q[0]                 SB_DFFES     E                                In      -         5.895       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          stevec[0] / Q
    Ending point:                            G2.q[5] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin                              Pin               Arrival     No. of    
Name                    Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]               Net          -                                -       1.599     -           6         
stevec_e_RNIL8L9[4]     SB_LUT4      I0                               In      -         2.395       -         
stevec_e_RNIL8L9[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNIL8L9[4]     Net          -                                -       1.371     -           1         
stevec_RNI8OFC[1]       SB_LUT4      I2                               In      -         4.427       -         
stevec_RNI8OFC[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNI8OFC[1]       Net          -                                -       0.000     -           1         
stevec_RNI8OFC_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
stevec_RNI8OFC_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_31_g                  Net          -                                -       0.000     -           19        
G2.q[5]                 SB_DFFES     E                                In      -         5.895       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        19 uses
SB_GB           2 uses
VCC             2 uses
SB_LUT4         12 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 12 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 09:59:52 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 10:03:19 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:03:19 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:03:19 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:03:19 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 10:03:21 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:03:21 2023

multi_srs_gen completed
# Mon Dec 18 10:03:21 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:03:21 2023

premap completed with warnings
# Mon Dec 18 10:03:21 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:03:21 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:03:21 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 10:03:22 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 10:03:19 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":33:7:33:15|Synthesizing module shift_reg in library work.

@W: CG136 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":42:4:42:5|Edge and condition mismatch
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:03:19 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:03:19 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:03:19 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:03:21 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 10:03:21 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
TOP|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:0:18:5|Found inferred clock TOP|clk which controls 5 sequential elements including stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":40:0:40:5|Removing sequential instance q[0] (in view: work.shift_reg_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:03:21 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 10:03:21 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:0:18:5|User-specified initial value defined for instance stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":40:0:40:5|Removing sequential instance G2.q[0] (in view: work.TOP(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  12 /        24



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_31.
@N: FX1017 :|SB_GB inserted on the net BUTTON1_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock TOP|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
19 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         stevec_e[4]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 10:03:22 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
G2.q[7]         TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
G2.q[8]         TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
G2.q[9]         TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
G1.q[2]         TOP|clk       SB_DFFES     Q       LED_c[2]        0.796       1.020 
G2.q[1]         TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
G1.q[9]         TOP|clk       SB_DFFES     Q       LED_c[9]        0.796       1.092 
=====================================================================================


Ending Points with Worst Slack
******************************

             Starting                                      Required           
Instance     Reference     Type         Pin     Net        Time         Slack 
             Clock                                                            
------------------------------------------------------------------------------
G2.q[9]      TOP|clk       SB_DFFES     D       data2      5.583        -1.013
G1.q[0]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[1]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[1]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[2]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[2]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[3]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[3]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[4]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[4]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
==============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          G2.q[7] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[7]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I0       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.661     3.056       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.427       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     5.089       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.596       -         
=================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          G2.q[8] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[8]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I1       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.589     2.984       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.355       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     5.017       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.524       -         
=================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          G2.q[9] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[9]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I2       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.558     2.953       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.324       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     4.986       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.493       -         
=================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          stevec[0] / Q
    Ending point:                            G1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin                              Pin               Arrival     No. of    
Name                    Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]               Net          -                                -       1.599     -           6         
stevec_e_RNIL8L9[4]     SB_LUT4      I0                               In      -         2.395       -         
stevec_e_RNIL8L9[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNIL8L9[4]     Net          -                                -       1.371     -           1         
stevec_RNI8OFC[1]       SB_LUT4      I2                               In      -         4.427       -         
stevec_RNI8OFC[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNI8OFC[1]       Net          -                                -       0.000     -           1         
stevec_RNI8OFC_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
stevec_RNI8OFC_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_31_g                  Net          -                                -       0.000     -           19        
G1.q[0]                 SB_DFFES     E                                In      -         5.895       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          stevec[0] / Q
    Ending point:                            G2.q[5] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin                              Pin               Arrival     No. of    
Name                    Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]               Net          -                                -       1.599     -           6         
stevec_e_RNIL8L9[4]     SB_LUT4      I0                               In      -         2.395       -         
stevec_e_RNIL8L9[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNIL8L9[4]     Net          -                                -       1.371     -           1         
stevec_RNI8OFC[1]       SB_LUT4      I2                               In      -         4.427       -         
stevec_RNI8OFC[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNI8OFC[1]       Net          -                                -       0.000     -           1         
stevec_RNI8OFC_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
stevec_RNI8OFC_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_31_g                  Net          -                                -       0.000     -           19        
G2.q[5]                 SB_DFFES     E                                In      -         5.895       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        19 uses
SB_GB           2 uses
VCC             2 uses
SB_LUT4         12 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 12 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:03:22 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 10:04:30 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:04:30 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:04:30 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:04:30 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 10:04:31 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:04:31 2023

multi_srs_gen completed
# Mon Dec 18 10:04:31 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:04:31 2023

premap completed with warnings
# Mon Dec 18 10:04:31 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:04:31 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:04:31 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 10:04:32 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 10:04:30 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":33:7:33:15|Synthesizing module shift_reg in library work.

@W: CG136 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":42:4:42:5|Edge and condition mismatch
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:04:30 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:04:30 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:04:30 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:04:31 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 10:04:31 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
TOP|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:0:18:5|Found inferred clock TOP|clk which controls 5 sequential elements including stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":40:0:40:5|Removing sequential instance q[0] (in view: work.shift_reg_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:04:31 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 10:04:31 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:0:18:5|User-specified initial value defined for instance stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":40:0:40:5|Removing sequential instance G2.q[0] (in view: work.TOP(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  12 /        24



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_31.
@N: FX1017 :|SB_GB inserted on the net BUTTON1_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock TOP|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
19 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         stevec_e[4]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 10:04:32 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
G2.q[7]         TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
G2.q[8]         TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
G2.q[9]         TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
G1.q[2]         TOP|clk       SB_DFFES     Q       LED_c[2]        0.796       1.020 
G2.q[1]         TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
G1.q[9]         TOP|clk       SB_DFFES     Q       LED_c[9]        0.796       1.092 
=====================================================================================


Ending Points with Worst Slack
******************************

             Starting                                      Required           
Instance     Reference     Type         Pin     Net        Time         Slack 
             Clock                                                            
------------------------------------------------------------------------------
G2.q[9]      TOP|clk       SB_DFFES     D       data2      5.583        -1.013
G1.q[0]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[1]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[1]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[2]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[2]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[3]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[3]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[4]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[4]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
==============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          G2.q[7] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[7]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I0       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.661     3.056       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.427       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     5.089       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.596       -         
=================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          G2.q[8] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[8]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I1       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.589     2.984       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.355       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     5.017       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.524       -         
=================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          G2.q[9] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[9]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I2       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.558     2.953       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.324       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     4.986       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.493       -         
=================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          stevec[0] / Q
    Ending point:                            G1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin                              Pin               Arrival     No. of    
Name                    Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]               Net          -                                -       1.599     -           6         
stevec_e_RNIL8L9[4]     SB_LUT4      I0                               In      -         2.395       -         
stevec_e_RNIL8L9[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNIL8L9[4]     Net          -                                -       1.371     -           1         
stevec_RNI8OFC[1]       SB_LUT4      I2                               In      -         4.427       -         
stevec_RNI8OFC[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNI8OFC[1]       Net          -                                -       0.000     -           1         
stevec_RNI8OFC_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
stevec_RNI8OFC_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_31_g                  Net          -                                -       0.000     -           19        
G1.q[0]                 SB_DFFES     E                                In      -         5.895       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          stevec[0] / Q
    Ending point:                            G2.q[5] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin                              Pin               Arrival     No. of    
Name                    Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]               Net          -                                -       1.599     -           6         
stevec_e_RNIL8L9[4]     SB_LUT4      I0                               In      -         2.395       -         
stevec_e_RNIL8L9[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNIL8L9[4]     Net          -                                -       1.371     -           1         
stevec_RNI8OFC[1]       SB_LUT4      I2                               In      -         4.427       -         
stevec_RNI8OFC[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNI8OFC[1]       Net          -                                -       0.000     -           1         
stevec_RNI8OFC_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
stevec_RNI8OFC_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_31_g                  Net          -                                -       0.000     -           19        
G2.q[5]                 SB_DFFES     E                                In      -         5.895       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        19 uses
SB_GB           2 uses
VCC             2 uses
SB_LUT4         12 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 12 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:04:32 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 10:05:27 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:05:27 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:05:27 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:05:27 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 10:05:29 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:05:29 2023

multi_srs_gen completed
# Mon Dec 18 10:05:29 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:05:29 2023

premap completed with warnings
# Mon Dec 18 10:05:29 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:05:29 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:05:29 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 10:05:30 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 10:05:27 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":33:7:33:15|Synthesizing module shift_reg in library work.

@W: CG136 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":42:4:42:5|Edge and condition mismatch
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:05:28 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:05:28 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:05:28 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:05:29 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 10:05:29 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
TOP|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:0:18:5|Found inferred clock TOP|clk which controls 5 sequential elements including stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":40:0:40:5|Removing sequential instance q[0] (in view: work.shift_reg_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:05:29 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 10:05:29 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:0:18:5|User-specified initial value defined for instance stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":40:0:40:5|Removing sequential instance G2.q[0] (in view: work.TOP(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  12 /        24



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_31.
@N: FX1017 :|SB_GB inserted on the net BUTTON1_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock TOP|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
19 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         stevec_e[4]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 10:05:30 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
G2.q[7]         TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
G2.q[8]         TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
G2.q[9]         TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
G1.q[2]         TOP|clk       SB_DFFES     Q       LED_c[2]        0.796       1.020 
G2.q[1]         TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
G1.q[9]         TOP|clk       SB_DFFES     Q       LED_c[9]        0.796       1.092 
=====================================================================================


Ending Points with Worst Slack
******************************

             Starting                                      Required           
Instance     Reference     Type         Pin     Net        Time         Slack 
             Clock                                                            
------------------------------------------------------------------------------
G2.q[9]      TOP|clk       SB_DFFES     D       data2      5.583        -1.013
G1.q[0]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[1]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[1]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[2]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[2]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[3]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[3]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[4]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[4]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
==============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          G2.q[7] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[7]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I0       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.661     3.056       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.427       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     5.089       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.596       -         
=================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          G2.q[8] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[8]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I1       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.589     2.984       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.355       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     5.017       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.524       -         
=================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          G2.q[9] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[9]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I2       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.558     2.953       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.324       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     4.986       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.493       -         
=================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          stevec[0] / Q
    Ending point:                            G1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin                              Pin               Arrival     No. of    
Name                    Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]               Net          -                                -       1.599     -           6         
stevec_e_RNIL8L9[4]     SB_LUT4      I0                               In      -         2.395       -         
stevec_e_RNIL8L9[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNIL8L9[4]     Net          -                                -       1.371     -           1         
stevec_RNI8OFC[1]       SB_LUT4      I2                               In      -         4.427       -         
stevec_RNI8OFC[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNI8OFC[1]       Net          -                                -       0.000     -           1         
stevec_RNI8OFC_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
stevec_RNI8OFC_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_31_g                  Net          -                                -       0.000     -           19        
G1.q[0]                 SB_DFFES     E                                In      -         5.895       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          stevec[0] / Q
    Ending point:                            G2.q[5] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin                              Pin               Arrival     No. of    
Name                    Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]               Net          -                                -       1.599     -           6         
stevec_e_RNIL8L9[4]     SB_LUT4      I0                               In      -         2.395       -         
stevec_e_RNIL8L9[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNIL8L9[4]     Net          -                                -       1.371     -           1         
stevec_RNI8OFC[1]       SB_LUT4      I2                               In      -         4.427       -         
stevec_RNI8OFC[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNI8OFC[1]       Net          -                                -       0.000     -           1         
stevec_RNI8OFC_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
stevec_RNI8OFC_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_31_g                  Net          -                                -       0.000     -           19        
G2.q[5]                 SB_DFFES     E                                In      -         5.895       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        19 uses
SB_GB           2 uses
VCC             2 uses
SB_LUT4         12 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 12 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:05:30 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 10:06:22 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:06:22 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:06:22 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:06:22 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 10:06:24 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:06:24 2023

multi_srs_gen completed
# Mon Dec 18 10:06:24 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:06:24 2023

premap completed with warnings
# Mon Dec 18 10:06:24 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:06:24 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:06:24 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 10:06:25 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 10:06:22 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":33:7:33:15|Synthesizing module shift_reg in library work.

@W: CG136 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":42:4:42:5|Edge and condition mismatch
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:06:22 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:06:23 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:06:23 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:06:24 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 10:06:24 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
TOP|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:0:18:5|Found inferred clock TOP|clk which controls 5 sequential elements including stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":40:0:40:5|Removing sequential instance q[0] (in view: work.shift_reg_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:06:24 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 10:06:24 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:0:18:5|User-specified initial value defined for instance stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":40:0:40:5|Removing sequential instance G2.q[0] (in view: work.TOP(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  12 /        24



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_31.
@N: FX1017 :|SB_GB inserted on the net BUTTON1_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock TOP|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
19 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         stevec_e[4]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 10:06:25 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
G2.q[7]         TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
G2.q[8]         TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
G2.q[9]         TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
G1.q[2]         TOP|clk       SB_DFFES     Q       LED_c[2]        0.796       1.020 
G2.q[1]         TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
G1.q[9]         TOP|clk       SB_DFFES     Q       LED_c[9]        0.796       1.092 
=====================================================================================


Ending Points with Worst Slack
******************************

             Starting                                      Required           
Instance     Reference     Type         Pin     Net        Time         Slack 
             Clock                                                            
------------------------------------------------------------------------------
G2.q[9]      TOP|clk       SB_DFFES     D       data2      5.583        -1.013
G1.q[0]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[1]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[1]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[2]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[2]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[3]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[3]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[4]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[4]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
==============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          G2.q[7] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[7]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I0       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.661     3.056       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.427       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     5.089       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.596       -         
=================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          G2.q[8] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[8]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I1       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.589     2.984       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.355       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     5.017       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.524       -         
=================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          G2.q[9] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[9]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I2       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.558     2.953       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.324       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     4.986       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.493       -         
=================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          stevec[0] / Q
    Ending point:                            G1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin                              Pin               Arrival     No. of    
Name                    Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]               Net          -                                -       1.599     -           6         
stevec_e_RNIL8L9[4]     SB_LUT4      I0                               In      -         2.395       -         
stevec_e_RNIL8L9[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNIL8L9[4]     Net          -                                -       1.371     -           1         
stevec_RNI8OFC[1]       SB_LUT4      I2                               In      -         4.427       -         
stevec_RNI8OFC[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNI8OFC[1]       Net          -                                -       0.000     -           1         
stevec_RNI8OFC_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
stevec_RNI8OFC_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_31_g                  Net          -                                -       0.000     -           19        
G1.q[0]                 SB_DFFES     E                                In      -         5.895       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          stevec[0] / Q
    Ending point:                            G2.q[5] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin                              Pin               Arrival     No. of    
Name                    Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]               Net          -                                -       1.599     -           6         
stevec_e_RNIL8L9[4]     SB_LUT4      I0                               In      -         2.395       -         
stevec_e_RNIL8L9[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNIL8L9[4]     Net          -                                -       1.371     -           1         
stevec_RNI8OFC[1]       SB_LUT4      I2                               In      -         4.427       -         
stevec_RNI8OFC[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNI8OFC[1]       Net          -                                -       0.000     -           1         
stevec_RNI8OFC_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
stevec_RNI8OFC_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_31_g                  Net          -                                -       0.000     -           19        
G2.q[5]                 SB_DFFES     E                                In      -         5.895       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        19 uses
SB_GB           2 uses
VCC             2 uses
SB_LUT4         12 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 12 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:06:25 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 10:08:00 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:08:00 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:08:00 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:08:00 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 10:08:00 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 10:08:00 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@E: CS109 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":39:2:39:2|Expecting module level statement
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":52:0:52:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:08:00 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:08:00 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 10:08:23 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:08:23 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:08:23 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:08:23 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 10:08:23 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 10:08:23 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@E: CS109 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":39:2:39:2|Expecting module level statement
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":52:0:52:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:08:23 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:08:23 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 10:08:58 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:08:58 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:08:58 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:08:58 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 10:08:58 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 10:08:58 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@E: CS109 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":39:2:39:2|Expecting module level statement
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":41:0:41:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:08:58 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:08:58 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 10:09:47 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:09:47 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:09:47 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:09:47 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 10:09:47 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 10:09:47 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@E: CS109 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":39:2:39:2|Expecting module level statement
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":54:0:54:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:09:47 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:09:47 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 10:09:48 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:09:48 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:09:48 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:09:48 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 10:09:48 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 10:09:48 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@E: CS109 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":39:2:39:2|Expecting module level statement
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":54:0:54:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:09:48 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:09:48 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 10:09:50 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:09:50 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:09:50 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:09:50 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 10:09:50 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 10:09:50 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@E: CS109 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":39:2:39:2|Expecting module level statement
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":54:0:54:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:09:50 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:09:50 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 10:10:33 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:10:33 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:10:33 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:10:33 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 10:10:33 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 10:10:33 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@E: CS109 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":39:2:39:2|Expecting module level statement
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":54:0:54:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:10:33 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:10:33 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 10:10:56 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:10:56 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:10:56 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:10:56 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 10:10:56 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 10:10:56 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@E: CS109 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":39:2:39:2|Expecting module level statement
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":54:0:54:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:10:56 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:10:56 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 10:11:08 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:11:08 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:11:08 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:11:08 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 10:11:08 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 10:11:08 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@E: CS109 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":39:2:39:2|Expecting module level statement
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":54:0:54:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:11:08 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:11:08 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 10:11:20 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:11:20 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:11:20 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:11:20 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 10:11:22 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:11:22 2023

multi_srs_gen completed
# Mon Dec 18 10:11:22 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:11:22 2023

premap completed with warnings
# Mon Dec 18 10:11:22 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:11:22 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:11:22 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 10:11:23 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 10:11:20 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":33:7:33:15|Synthesizing module shift_reg in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:11:21 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:11:21 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:11:21 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:11:22 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 10:11:22 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
TOP|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:0:18:5|Found inferred clock TOP|clk which controls 5 sequential elements including stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":43:0:43:5|Removing sequential instance q[0] (in view: work.shift_reg_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:11:22 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 10:11:22 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:0:18:5|User-specified initial value defined for instance stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":43:0:43:5|Removing sequential instance G2.q[0] (in view: work.TOP(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  12 /        24



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_31.
@N: FX1017 :|SB_GB inserted on the net BUTTON1_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock TOP|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
19 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         stevec_e[4]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 10:11:23 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
G2.q[7]         TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
G2.q[8]         TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
G2.q[9]         TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
G1.q[2]         TOP|clk       SB_DFFES     Q       LED_c[2]        0.796       1.020 
G2.q[1]         TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
G1.q[9]         TOP|clk       SB_DFFES     Q       LED_c[9]        0.796       1.092 
=====================================================================================


Ending Points with Worst Slack
******************************

             Starting                                      Required           
Instance     Reference     Type         Pin     Net        Time         Slack 
             Clock                                                            
------------------------------------------------------------------------------
G2.q[9]      TOP|clk       SB_DFFES     D       data2      5.583        -1.013
G1.q[0]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[1]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[1]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[2]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[2]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[3]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[3]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G1.q[4]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
G2.q[4]      TOP|clk       SB_DFFES     E       N_31_g     5.738        -0.157
==============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          G2.q[7] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[7]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I0       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.661     3.056       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.427       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     5.089       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.596       -         
=================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          G2.q[8] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[8]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I1       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.589     2.984       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.355       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     5.017       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.524       -         
=================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          G2.q[9] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
G2.q[9]            SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]            Net          -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4      I2       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4      O        Out     0.558     2.953       -         
data2_3            Net          -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4      I0       In      -         4.324       -         
G2.q_RNO[9]        SB_LUT4      O        Out     0.661     4.986       -         
data2              Net          -        -       1.507     -           1         
G2.q[9]            SB_DFFES     D        In      -         6.493       -         
=================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          stevec[0] / Q
    Ending point:                            G1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin                              Pin               Arrival     No. of    
Name                    Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]               Net          -                                -       1.599     -           6         
stevec_e_RNIL8L9[4]     SB_LUT4      I0                               In      -         2.395       -         
stevec_e_RNIL8L9[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNIL8L9[4]     Net          -                                -       1.371     -           1         
stevec_RNI8OFC[1]       SB_LUT4      I2                               In      -         4.427       -         
stevec_RNI8OFC[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNI8OFC[1]       Net          -                                -       0.000     -           1         
stevec_RNI8OFC_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
stevec_RNI8OFC_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_31_g                  Net          -                                -       0.000     -           19        
G1.q[0]                 SB_DFFES     E                                In      -         5.895       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          stevec[0] / Q
    Ending point:                            G2.q[5] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin                              Pin               Arrival     No. of    
Name                    Type         Name                             Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]               Net          -                                -       1.599     -           6         
stevec_e_RNIL8L9[4]     SB_LUT4      I0                               In      -         2.395       -         
stevec_e_RNIL8L9[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNIL8L9[4]     Net          -                                -       1.371     -           1         
stevec_RNI8OFC[1]       SB_LUT4      I2                               In      -         4.427       -         
stevec_RNI8OFC[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNI8OFC[1]       Net          -                                -       0.000     -           1         
stevec_RNI8OFC_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
stevec_RNI8OFC_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_31_g                  Net          -                                -       0.000     -           19        
G2.q[5]                 SB_DFFES     E                                In      -         5.895       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        19 uses
SB_GB           2 uses
VCC             2 uses
SB_LUT4         12 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 12 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:11:23 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 10:30:31 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:30:31 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:30:31 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:30:31 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 10:30:31 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 10:30:31 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@W: CG1249 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":66:9:66:13|Redeclaration of implicit signal data1
@W: CG1249 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":66:16:66:20|Redeclaration of implicit signal data2
@W: CG1249 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":67:15:67:18|Redeclaration of implicit signal q_G1
@W: CG1249 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":68:15:68:18|Redeclaration of implicit signal q_G2
@E: CG288 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":80:48:80:50|Expecting delimiter: , or ;
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":85:0:85:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:30:31 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:30:31 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 10:31:13 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:31:13 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:31:13 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:31:13 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 10:31:14 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:31:14 2023

multi_srs_gen completed
# Mon Dec 18 10:31:15 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:31:15 2023

premap completed with warnings
# Mon Dec 18 10:31:15 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:31:15 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:31:15 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 10:31:15 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 10:31:13 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@W: CG1249 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":66:9:66:13|Redeclaration of implicit signal data1
@W: CG1249 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":66:16:66:20|Redeclaration of implicit signal data2
@W: CG1249 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":67:15:67:18|Redeclaration of implicit signal q_G1
@W: CG1249 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":68:15:68:18|Redeclaration of implicit signal q_G2
Verilog syntax check successful!
Selecting top level module cagen
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":31:7:31:15|Synthesizing module shift_reg in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":50:7:50:11|Synthesizing module cagen in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Removing wire q, as there is no assignment to it.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":72:4:72:9|Pruning unused register stevec[4:0]. Make sure that there are no unused intermediate registers.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|*Output q has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:31:13 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":50:7:50:11|Selected library: work cell: cagen view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":50:7:50:11|Selected library: work cell: cagen view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:31:13 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:31:13 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":50:7:50:11|Selected library: work cell: cagen view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":50:7:50:11|Selected library: work cell: cagen view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:31:15 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 10:31:15 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Tristate driver q_1 (in view: work.cagen(verilog)) on net q[9] (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Tristate driver q_2 (in view: work.cagen(verilog)) on net q[8] (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Tristate driver q_3 (in view: work.cagen(verilog)) on net q[7] (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Tristate driver q_4 (in view: work.cagen(verilog)) on net q[6] (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Tristate driver q_5 (in view: work.cagen(verilog)) on net q[5] (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Tristate driver q_6 (in view: work.cagen(verilog)) on net q[4] (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Tristate driver q_7 (in view: work.cagen(verilog)) on net q[3] (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Tristate driver q_8 (in view: work.cagen(verilog)) on net q[2] (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Tristate driver q_9 (in view: work.cagen(verilog)) on net q[1] (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Tristate driver q_10 (in view: work.cagen(verilog)) on net q[0] (in view: work.cagen(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist cagen

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start         Requested     Requested     Clock        Clock                     Clock
Clock         Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------
cagen|clk     322.6 MHz     3.100         inferred     Autoconstr_clkgroup_0     20   
======================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Found inferred clock cagen|clk which controls 20 sequential elements including G1.q[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance q[0] (in view: work.shift_reg_1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance q[1] (in view: work.shift_reg_1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:31:15 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 10:31:15 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Tristate driver q_1 (in view: work.cagen(verilog)) on net q[9] (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Tristate driver q_2 (in view: work.cagen(verilog)) on net q[8] (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Tristate driver q_3 (in view: work.cagen(verilog)) on net q[7] (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Tristate driver q_4 (in view: work.cagen(verilog)) on net q[6] (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Tristate driver q_5 (in view: work.cagen(verilog)) on net q[5] (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Tristate driver q_6 (in view: work.cagen(verilog)) on net q[4] (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Tristate driver q_7 (in view: work.cagen(verilog)) on net q[3] (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Tristate driver q_8 (in view: work.cagen(verilog)) on net q[2] (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Tristate driver q_9 (in view: work.cagen(verilog)) on net q[1] (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":56:17:56:17|Tristate driver q_10 (in view: work.cagen(verilog)) on net q[0] (in view: work.cagen(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance G1.q[0] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance G1.q[1] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   4 /        18



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":51:10:51:12|SB_GB_IO inserted on the port clk.
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":53:10:53:12|SB_GB_IO inserted on the port rst.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 18 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               18         G2.q[5]        
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock cagen|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 10:31:15 2023
#


Top view:               cagen
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
cagen|clk          174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting   Ending     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
cagen|clk  cagen|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: cagen|clk
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type        Pin     Net         Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
G2.q[2]      cagen|clk     SB_DFFS     Q       q_G2[2]     0.796       -1.013
G2.q[5]      cagen|clk     SB_DFFS     Q       q_G2[5]     0.796       -0.940
G2.q[7]      cagen|clk     SB_DFFS     Q       q_G2[7]     0.796       -0.909
G1.q[2]      cagen|clk     SB_DFFS     Q       q_G1[2]     0.796       1.020 
G2.q[1]      cagen|clk     SB_DFFS     Q       q_G2[1]     0.796       1.092 
G1.q[9]      cagen|clk     SB_DFFS     Q       q_G1[9]     0.796       1.092 
G2.q[8]      cagen|clk     SB_DFFS     Q       q_G2[8]     0.796       1.123 
G2.q[9]      cagen|clk     SB_DFFS     Q       q_G2[9]     0.796       1.216 
G2.q[3]      cagen|clk     SB_DFFS     Q       q[3]        0.796       2.219 
G1.q[3]      cagen|clk     SB_DFFS     Q       q[3]        0.796       2.219 
=============================================================================


Ending Points with Worst Slack
******************************

             Starting                                      Required           
Instance     Reference     Type        Pin     Net         Time         Slack 
             Clock                                                            
------------------------------------------------------------------------------
G2.q[9]      cagen|clk     SB_DFFS     D       data2       5.583        -1.013
G1.q[9]      cagen|clk     SB_DFFS     D       data1       5.583        1.020 
G2.q[0]      cagen|clk     SB_DFFS     D       q_G2[1]     5.583        2.219 
G2.q[1]      cagen|clk     SB_DFFS     D       q_G2[2]     5.583        2.219 
G2.q[2]      cagen|clk     SB_DFFS     D       q[3]        5.583        2.219 
G1.q[2]      cagen|clk     SB_DFFS     D       q[3]        5.583        2.219 
G2.q[3]      cagen|clk     SB_DFFS     D       q[4]        5.583        2.219 
G1.q[3]      cagen|clk     SB_DFFS     D       q[4]        5.583        2.219 
G2.q[4]      cagen|clk     SB_DFFS     D       q_G2[5]     5.583        2.219 
G1.q[4]      cagen|clk     SB_DFFS     D       q[5]        5.583        2.219 
==============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          G2.q[2] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            cagen|clk [rising] on pin C
    The end   point is clocked by            cagen|clk [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
G2.q[2]            SB_DFFS     Q        Out     0.796     0.796       -         
q_G2[2]            Net         -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4     I0       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4     O        Out     0.661     3.056       -         
data2_3            Net         -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4     I0       In      -         4.427       -         
G2.q_RNO[9]        SB_LUT4     O        Out     0.661     5.089       -         
data2              Net         -        -       1.507     -           1         
G2.q[9]            SB_DFFS     D        In      -         6.596       -         
================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          G2.q[5] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            cagen|clk [rising] on pin C
    The end   point is clocked by            cagen|clk [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
G2.q[5]            SB_DFFS     Q        Out     0.796     0.796       -         
q_G2[5]            Net         -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4     I1       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4     O        Out     0.589     2.984       -         
data2_3            Net         -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4     I0       In      -         4.355       -         
G2.q_RNO[9]        SB_LUT4     O        Out     0.661     5.017       -         
data2              Net         -        -       1.507     -           1         
G2.q[9]            SB_DFFS     D        In      -         6.524       -         
================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          G2.q[7] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            cagen|clk [rising] on pin C
    The end   point is clocked by            cagen|clk [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
G2.q[7]            SB_DFFS     Q        Out     0.796     0.796       -         
q_G2[7]            Net         -        -       1.599     -           2         
G2.q_RNO_0[9]      SB_LUT4     I2       In      -         2.395       -         
G2.q_RNO_0[9]      SB_LUT4     O        Out     0.558     2.953       -         
data2_3            Net         -        -       1.371     -           1         
G2.q_RNO[9]        SB_LUT4     I0       In      -         4.324       -         
G2.q_RNO[9]        SB_LUT4     O        Out     0.661     4.986       -         
data2              Net         -        -       1.507     -           1         
G2.q[9]            SB_DFFS     D        In      -         6.493       -         
================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.020

    Number of logic level(s):                1
    Starting point:                          G1.q[2] / Q
    Ending point:                            G1.q[9] / D
    The start point is clocked by            cagen|clk [rising] on pin C
    The end   point is clocked by            cagen|clk [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
G1.q[2]            SB_DFFS     Q        Out     0.796     0.796       -         
q_G1[2]            Net         -        -       1.599     -           1         
G1.q_RNO[9]        SB_LUT4     I0       In      -         2.395       -         
G1.q_RNO[9]        SB_LUT4     O        Out     0.661     3.056       -         
data1              Net         -        -       1.507     -           1         
G1.q[9]            SB_DFFS     D        In      -         4.563       -         
================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.092

    Number of logic level(s):                1
    Starting point:                          G2.q[1] / Q
    Ending point:                            G2.q[9] / D
    The start point is clocked by            cagen|clk [rising] on pin C
    The end   point is clocked by            cagen|clk [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
G2.q[1]            SB_DFFS     Q        Out     0.796     0.796       -         
q_G2[1]            Net         -        -       1.599     -           3         
G2.q_RNO[9]        SB_LUT4     I1       In      -         2.395       -         
G2.q_RNO[9]        SB_LUT4     O        Out     0.589     2.984       -         
data2              Net         -        -       1.507     -           1         
G2.q[9]            SB_DFFS     D        In      -         4.491       -         
================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for cagen 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFFS         18 uses
VCC             2 uses
SB_LUT4         4 uses

I/O ports: 14
I/O primitives: 14
SB_GB_IO       2 uses
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   18 (4%)
Total load per clock:
   cagen|clk: 1

@S |Mapping Summary:
Total  LUTs: 4 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 4 = 4 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:31:15 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 10:35:07 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:35:07 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:35:07 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:35:07 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 10:35:08 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:35:08 2023

multi_srs_gen completed
# Mon Dec 18 10:35:08 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:35:08 2023

premap completed with warnings
# Mon Dec 18 10:35:08 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:35:08 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:35:08 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 10:35:09 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 10:35:07 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@W: CG1249 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":48:9:48:13|Redeclaration of implicit signal data1
@W: CG1249 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":48:16:48:20|Redeclaration of implicit signal data2
@W: CG1249 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":49:15:49:18|Redeclaration of implicit signal q_G1
@W: CG1249 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":50:15:50:18|Redeclaration of implicit signal q_G2
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":13:7:13:15|Synthesizing module shift_reg in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:11|Synthesizing module cagen in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Removing wire q, as there is no assignment to it.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":54:4:54:9|Pruning unused register stevec[4:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Synthesizing module TOP in library work.

@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":5:10:5:16|Input BUTTON3 is unused.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|*Output q has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:35:07 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:35:07 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:35:07 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:35:08 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 10:35:08 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_1 (in view: work.cagen(verilog)) on net q_1 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_2 (in view: work.cagen(verilog)) on net q_2 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_3 (in view: work.cagen(verilog)) on net q_3 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_4 (in view: work.cagen(verilog)) on net q_4 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_5 (in view: work.cagen(verilog)) on net q_5 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_6 (in view: work.cagen(verilog)) on net q_6 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_7 (in view: work.cagen(verilog)) on net q_7 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_8 (in view: work.cagen(verilog)) on net q_8 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_9 (in view: work.cagen(verilog)) on net q_9 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_10 (in view: work.cagen(verilog)) on net q_10 (in view: work.cagen(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
TOP|clk     322.6 MHz     3.100         inferred     Autoconstr_clkgroup_0     20   
====================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|Found inferred clock TOP|clk which controls 20 sequential elements including CA1.G1.q[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|Removing sequential instance q[0] (in view: work.shift_reg_1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|Removing sequential instance q[1] (in view: work.shift_reg_1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:35:08 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 10:35:08 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_1 (in view: work.cagen(verilog)) on net q_1 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_2 (in view: work.cagen(verilog)) on net q_2 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_3 (in view: work.cagen(verilog)) on net q_3 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_4 (in view: work.cagen(verilog)) on net q_4 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_5 (in view: work.cagen(verilog)) on net q_5 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_6 (in view: work.cagen(verilog)) on net q_6 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_7 (in view: work.cagen(verilog)) on net q_7 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_8 (in view: work.cagen(verilog)) on net q_8 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_9 (in view: work.cagen(verilog)) on net q_9 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_10 (in view: work.cagen(verilog)) on net q_10 (in view: work.cagen(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|Removing sequential instance G1.q[0] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|Removing sequential instance G1.q[1] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   5 /        18



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net BUTTON2_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 18 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               18         CA1.G2.q[5]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 10:35:09 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                      Arrival           
Instance        Reference     Type        Pin     Net         Time        Slack 
                Clock                                                           
--------------------------------------------------------------------------------
CA1.G2.q[2]     TOP|clk       SB_DFFS     Q       q_G2[2]     0.796       -1.013
CA1.G2.q[5]     TOP|clk       SB_DFFS     Q       q_G2[5]     0.796       -0.940
CA1.G2.q[7]     TOP|clk       SB_DFFS     Q       q_G2[7]     0.796       -0.909
CA1.G1.q[2]     TOP|clk       SB_DFFS     Q       q_G1[2]     0.796       1.020 
CA1.G2.q[1]     TOP|clk       SB_DFFS     Q       q_G2[1]     0.796       1.092 
CA1.G1.q[9]     TOP|clk       SB_DFFS     Q       q_G1[9]     0.796       1.092 
CA1.G2.q[8]     TOP|clk       SB_DFFS     Q       q_G2[8]     0.796       1.123 
CA1.G2.q[9]     TOP|clk       SB_DFFS     Q       q_G2[9]     0.796       1.216 
CA1.G2.q[3]     TOP|clk       SB_DFFS     Q       q[3]        0.796       2.219 
CA1.G1.q[3]     TOP|clk       SB_DFFS     Q       q[3]        0.796       2.219 
================================================================================


Ending Points with Worst Slack
******************************

                Starting                                      Required           
Instance        Reference     Type        Pin     Net         Time         Slack 
                Clock                                                            
---------------------------------------------------------------------------------
CA1.G2.q[9]     TOP|clk       SB_DFFS     D       data2       5.583        -1.013
CA1.G1.q[9]     TOP|clk       SB_DFFS     D       data1       5.583        1.020 
CA1.G2.q[0]     TOP|clk       SB_DFFS     D       q_G2[1]     5.583        2.219 
CA1.G2.q[1]     TOP|clk       SB_DFFS     D       q_G2[2]     5.583        2.219 
CA1.G2.q[2]     TOP|clk       SB_DFFS     D       q[3]        5.583        2.219 
CA1.G1.q[2]     TOP|clk       SB_DFFS     D       q[3]        5.583        2.219 
CA1.G2.q[3]     TOP|clk       SB_DFFS     D       q[4]        5.583        2.219 
CA1.G1.q[3]     TOP|clk       SB_DFFS     D       q[4]        5.583        2.219 
CA1.G2.q[4]     TOP|clk       SB_DFFS     D       q_G2[5]     5.583        2.219 
CA1.G1.q[4]     TOP|clk       SB_DFFS     D       q[5]        5.583        2.219 
=================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[2] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
CA1.G2.q[2]           SB_DFFS     Q        Out     0.796     0.796       -         
q_G2[2]               Net         -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4     I0       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4     O        Out     0.661     3.056       -         
data2_3               Net         -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4     I0       In      -         4.427       -         
CA1.G2.q_RNO[9]       SB_LUT4     O        Out     0.661     5.089       -         
data2                 Net         -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFS     D        In      -         6.596       -         
===================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[5] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
CA1.G2.q[5]           SB_DFFS     Q        Out     0.796     0.796       -         
q_G2[5]               Net         -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4     I1       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4     O        Out     0.589     2.984       -         
data2_3               Net         -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4     I0       In      -         4.355       -         
CA1.G2.q_RNO[9]       SB_LUT4     O        Out     0.661     5.017       -         
data2                 Net         -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFS     D        In      -         6.524       -         
===================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[7] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
CA1.G2.q[7]           SB_DFFS     Q        Out     0.796     0.796       -         
q_G2[7]               Net         -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4     I2       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4     O        Out     0.558     2.953       -         
data2_3               Net         -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4     I0       In      -         4.324       -         
CA1.G2.q_RNO[9]       SB_LUT4     O        Out     0.661     4.986       -         
data2                 Net         -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFS     D        In      -         6.493       -         
===================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.020

    Number of logic level(s):                1
    Starting point:                          CA1.G1.q[2] / Q
    Ending point:                            CA1.G1.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
CA1.G1.q[2]         SB_DFFS     Q        Out     0.796     0.796       -         
q_G1[2]             Net         -        -       1.599     -           1         
CA1.G1.q_RNO[9]     SB_LUT4     I0       In      -         2.395       -         
CA1.G1.q_RNO[9]     SB_LUT4     O        Out     0.661     3.056       -         
data1               Net         -        -       1.507     -           1         
CA1.G1.q[9]         SB_DFFS     D        In      -         4.563       -         
=================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.092

    Number of logic level(s):                1
    Starting point:                          CA1.G2.q[1] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
CA1.G2.q[1]         SB_DFFS     Q        Out     0.796     0.796       -         
q_G2[1]             Net         -        -       1.599     -           3         
CA1.G2.q_RNO[9]     SB_LUT4     I1       In      -         2.395       -         
CA1.G2.q_RNO[9]     SB_LUT4     O        Out     0.589     2.984       -         
data2               Net         -        -       1.507     -           1         
CA1.G2.q[9]         SB_DFFS     D        In      -         4.491       -         
=================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_DFFS         18 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         5 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   18 (4%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 5 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 5 = 5 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:35:09 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name TOP
Ignore unconnected port:BUTTON3, when loading IO constraint.
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

running placerI2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	5
    Number of DFFs      	:	18
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	16
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	16
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	21
    Number of DFFs      	:	18
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	18
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	21/384
    PLBs                        :	3/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.7 (sec)

Final Design Statistics
    Number of LUTs      	:	21
    Number of DFFs      	:	18
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	21/384
    PLBs                        :	4/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 342.22 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 16
used logic cells: 21
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

Parsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
running edif parserStored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	5
    Number of DFFs      	:	18
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	16
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	16
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	21
    Number of DFFs      	:	18
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	18
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	21/384
    PLBs                        :	3/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.5 (sec)

Final Design Statistics
    Number of LUTs      	:	21
    Number of DFFs      	:	18
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	21/384
    PLBs                        :	4/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 342.22 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 16
used logic cells: 21
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 16
used logic cells: 21
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 25 
I1212: Iteration  1 :     5 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           132992K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 10:42:46 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:42:46 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:42:46 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:42:46 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 10:42:47 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:42:47 2023

multi_srs_gen completed
# Mon Dec 18 10:42:48 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:42:48 2023

premap completed with warnings
# Mon Dec 18 10:42:48 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:42:48 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:42:48 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 10:42:48 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 10:42:46 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@W: CG1249 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":48:9:48:13|Redeclaration of implicit signal data1
@W: CG1249 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":48:16:48:20|Redeclaration of implicit signal data2
@W: CG1249 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":49:15:49:18|Redeclaration of implicit signal q_G1
@W: CG1249 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":50:15:50:18|Redeclaration of implicit signal q_G2
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":13:7:13:15|Synthesizing module shift_reg in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:11|Synthesizing module cagen in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Removing wire q, as there is no assignment to it.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":54:4:54:9|Pruning unused register stevec[4:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Synthesizing module TOP in library work.

@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":5:10:5:16|Input BUTTON3 is unused.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|*Output q has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":34:10:34:11|Input en is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:42:46 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:42:46 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:42:46 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:42:48 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 10:42:48 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_1 (in view: work.cagen(verilog)) on net q_1 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_2 (in view: work.cagen(verilog)) on net q_2 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_3 (in view: work.cagen(verilog)) on net q_3 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_4 (in view: work.cagen(verilog)) on net q_4 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_5 (in view: work.cagen(verilog)) on net q_5 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_6 (in view: work.cagen(verilog)) on net q_6 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_7 (in view: work.cagen(verilog)) on net q_7 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_8 (in view: work.cagen(verilog)) on net q_8 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_9 (in view: work.cagen(verilog)) on net q_9 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_10 (in view: work.cagen(verilog)) on net q_10 (in view: work.cagen(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
TOP|clk     322.6 MHz     3.100         inferred     Autoconstr_clkgroup_0     20   
====================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|Found inferred clock TOP|clk which controls 20 sequential elements including CA1.G1.q[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|Removing sequential instance q[0] (in view: work.shift_reg_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|Removing sequential instance q[0] (in view: work.shift_reg_1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|Removing sequential instance q[1] (in view: work.shift_reg_1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:42:48 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 10:42:48 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_1 (in view: work.cagen(verilog)) on net q_1 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_2 (in view: work.cagen(verilog)) on net q_2 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_3 (in view: work.cagen(verilog)) on net q_3 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_4 (in view: work.cagen(verilog)) on net q_4 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_5 (in view: work.cagen(verilog)) on net q_5 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_6 (in view: work.cagen(verilog)) on net q_6 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_7 (in view: work.cagen(verilog)) on net q_7 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_8 (in view: work.cagen(verilog)) on net q_8 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_9 (in view: work.cagen(verilog)) on net q_9 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:17:38:17|Tristate driver q_10 (in view: work.cagen(verilog)) on net q_10 (in view: work.cagen(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|Removing sequential instance G2.q[0] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|Removing sequential instance G1.q[0] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|Removing sequential instance G1.q[1] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   5 /        17



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net BUTTON2_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               17         CA1.G2.q[7]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 10:42:48 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                      Arrival           
Instance        Reference     Type        Pin     Net         Time        Slack 
                Clock                                                           
--------------------------------------------------------------------------------
CA1.G2.q[5]     TOP|clk       SB_DFFS     Q       q_G2[5]     0.796       -1.013
CA1.G2.q[7]     TOP|clk       SB_DFFS     Q       q_G2[7]     0.796       -0.940
CA1.G2.q[8]     TOP|clk       SB_DFFS     Q       q_G2[8]     0.796       -0.909
CA1.G1.q[2]     TOP|clk       SB_DFFS     Q       q_G1[2]     0.796       1.020 
CA1.G2.q[1]     TOP|clk       SB_DFFS     Q       q_G2[1]     0.796       1.092 
CA1.G1.q[9]     TOP|clk       SB_DFFS     Q       q_G1[9]     0.796       1.092 
CA1.G2.q[2]     TOP|clk       SB_DFFS     Q       q_G2[2]     0.796       1.123 
CA1.G2.q[9]     TOP|clk       SB_DFFS     Q       q_G2[9]     0.796       1.216 
CA1.G1.q[3]     TOP|clk       SB_DFFS     Q       q[3]        0.796       2.219 
CA1.G2.q[3]     TOP|clk       SB_DFFS     Q       q_G2[3]     0.796       2.219 
================================================================================


Ending Points with Worst Slack
******************************

                Starting                                      Required           
Instance        Reference     Type        Pin     Net         Time         Slack 
                Clock                                                            
---------------------------------------------------------------------------------
CA1.G2.q[9]     TOP|clk       SB_DFFS     D       data2       5.583        -1.013
CA1.G1.q[9]     TOP|clk       SB_DFFS     D       data1       5.583        1.020 
CA1.G2.q[1]     TOP|clk       SB_DFFS     D       q_G2[2]     5.583        2.219 
CA1.G2.q[2]     TOP|clk       SB_DFFS     D       q_G2[3]     5.583        2.219 
CA1.G1.q[2]     TOP|clk       SB_DFFS     D       q[3]        5.583        2.219 
CA1.G2.q[3]     TOP|clk       SB_DFFS     D       q[4]        5.583        2.219 
CA1.G1.q[3]     TOP|clk       SB_DFFS     D       q[4]        5.583        2.219 
CA1.G1.q[4]     TOP|clk       SB_DFFS     D       q[5]        5.583        2.219 
CA1.G2.q[4]     TOP|clk       SB_DFFS     D       q_G2[5]     5.583        2.219 
CA1.G1.q[5]     TOP|clk       SB_DFFS     D       q[6]        5.583        2.219 
=================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[5] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
CA1.G2.q[5]           SB_DFFS     Q        Out     0.796     0.796       -         
q_G2[5]               Net         -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4     I0       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4     O        Out     0.661     3.056       -         
data2_3               Net         -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4     I0       In      -         4.427       -         
CA1.G2.q_RNO[9]       SB_LUT4     O        Out     0.661     5.089       -         
data2                 Net         -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFS     D        In      -         6.596       -         
===================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[7] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
CA1.G2.q[7]           SB_DFFS     Q        Out     0.796     0.796       -         
q_G2[7]               Net         -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4     I1       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4     O        Out     0.589     2.984       -         
data2_3               Net         -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4     I0       In      -         4.355       -         
CA1.G2.q_RNO[9]       SB_LUT4     O        Out     0.661     5.017       -         
data2                 Net         -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFS     D        In      -         6.524       -         
===================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[8] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
CA1.G2.q[8]           SB_DFFS     Q        Out     0.796     0.796       -         
q_G2[8]               Net         -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4     I2       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4     O        Out     0.558     2.953       -         
data2_3               Net         -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4     I0       In      -         4.324       -         
CA1.G2.q_RNO[9]       SB_LUT4     O        Out     0.661     4.986       -         
data2                 Net         -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFS     D        In      -         6.493       -         
===================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.020

    Number of logic level(s):                1
    Starting point:                          CA1.G1.q[2] / Q
    Ending point:                            CA1.G1.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
CA1.G1.q[2]         SB_DFFS     Q        Out     0.796     0.796       -         
q_G1[2]             Net         -        -       1.599     -           1         
CA1.G1.q_RNO[9]     SB_LUT4     I0       In      -         2.395       -         
CA1.G1.q_RNO[9]     SB_LUT4     O        Out     0.661     3.056       -         
data1               Net         -        -       1.507     -           1         
CA1.G1.q[9]         SB_DFFS     D        In      -         4.563       -         
=================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.092

    Number of logic level(s):                1
    Starting point:                          CA1.G2.q[1] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
CA1.G2.q[1]         SB_DFFS     Q        Out     0.796     0.796       -         
q_G2[1]             Net         -        -       1.599     -           1         
CA1.G2.q_RNO[9]     SB_LUT4     I1       In      -         2.395       -         
CA1.G2.q_RNO[9]     SB_LUT4     O        Out     0.589     2.984       -         
data2               Net         -        -       1.507     -           1         
CA1.G2.q[9]         SB_DFFS     D        In      -         4.491       -         
=================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_DFFS         17 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         5 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   17 (4%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 5 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 5 = 5 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:42:48 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	5
    Number of DFFs      	:	17
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	20
    Number of DFFs      	:	17
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	17
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	20/384
    PLBs                        :	3/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.6 (sec)

Final Design Statistics
    Number of LUTs      	:	20
    Number of DFFs      	:	17
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	20/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 342.22 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 14
used logic cells: 20
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 14
used logic cells: 20
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 23 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           132988K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 10:51:59 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:51:59 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:51:59 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:51:59 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 10:52:00 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:52:00 2023

multi_srs_gen completed
# Mon Dec 18 10:52:00 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:52:00 2023

premap completed with warnings
# Mon Dec 18 10:52:00 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:52:00 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:52:00 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 10:52:01 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 10:51:59 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":46:7:46:15|Synthesizing module shift_reg in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":14:7:14:11|Synthesizing module cagen in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Removing wire q, as there is no assignment to it.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Synthesizing module TOP in library work.

@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":5:10:5:16|Input BUTTON3 is unused.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|*Output q has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":16:10:16:11|Input en is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:51:59 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:51:59 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:51:59 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:52:00 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 10:52:00 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_1 (in view: work.cagen(verilog)) on net q_1 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_2 (in view: work.cagen(verilog)) on net q_2 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_3 (in view: work.cagen(verilog)) on net q_3 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_4 (in view: work.cagen(verilog)) on net q_4 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_5 (in view: work.cagen(verilog)) on net q_5 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_6 (in view: work.cagen(verilog)) on net q_6 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_7 (in view: work.cagen(verilog)) on net q_7 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_8 (in view: work.cagen(verilog)) on net q_8 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_9 (in view: work.cagen(verilog)) on net q_9 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_10 (in view: work.cagen(verilog)) on net q_10 (in view: work.cagen(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
TOP|clk                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
cagen|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
========================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":33:4:33:9|Found inferred clock TOP|clk which controls 5 sequential elements including CA1.stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":53:4:53:9|Removing sequential instance q[0] (in view: work.shift_reg_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":53:4:53:9|Removing sequential instance q[0] (in view: work.shift_reg_1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":53:4:53:9|Removing sequential instance q[1] (in view: work.shift_reg_1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:52:00 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 10:52:00 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_1 (in view: work.cagen(verilog)) on net q_1 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_2 (in view: work.cagen(verilog)) on net q_2 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_3 (in view: work.cagen(verilog)) on net q_3 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_4 (in view: work.cagen(verilog)) on net q_4 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_5 (in view: work.cagen(verilog)) on net q_5 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_6 (in view: work.cagen(verilog)) on net q_6 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_7 (in view: work.cagen(verilog)) on net q_7 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_8 (in view: work.cagen(verilog)) on net q_8 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_9 (in view: work.cagen(verilog)) on net q_9 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_10 (in view: work.cagen(verilog)) on net q_10 (in view: work.cagen(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":33:4:33:9|User-specified initial value defined for instance CA1.stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":53:4:53:9|Removing sequential instance G2.q[0] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":53:4:53:9|Removing sequential instance G1.q[0] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":53:4:53:9|Removing sequential instance G1.q[1] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  12 /        22



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_10.
@N: FX1017 :|SB_GB inserted on the net BUTTON2_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock cagen|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
17 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               22         CA1.stevec[3]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 10:52:01 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                    Starting                                           Arrival           
Instance            Reference     Type         Pin     Net             Time        Slack 
                    Clock                                                                
-----------------------------------------------------------------------------------------
CA1.G2.q[7]         TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
CA1.G2.q[8]         TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
CA1.G2.q[9]         TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
CA1.stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
CA1.stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
CA1.stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
CA1.stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
CA1.G1.q[2]         TOP|clk       SB_DFFES     Q       q_G1[2]         0.796       1.020 
CA1.G2.q[1]         TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
CA1.G1.q[9]         TOP|clk       SB_DFFES     Q       q_G1[9]         0.796       1.092 
=========================================================================================


Ending Points with Worst Slack
******************************

                Starting                                      Required           
Instance        Reference     Type         Pin     Net        Time         Slack 
                Clock                                                            
---------------------------------------------------------------------------------
CA1.G2.q[9]     TOP|clk       SB_DFFES     D       data2      5.583        -1.013
CA1.G2.q[1]     TOP|clk       SB_DFFES     E       N_10_g     5.738        -0.157
CA1.G2.q[2]     TOP|clk       SB_DFFES     E       N_10_g     5.738        -0.157
CA1.G1.q[2]     TOP|clk       SB_DFFES     E       N_10_g     5.738        -0.157
CA1.G1.q[3]     TOP|clk       SB_DFFES     E       N_10_g     5.738        -0.157
CA1.G2.q[3]     TOP|clk       SB_DFFES     E       N_10_g     5.738        -0.157
CA1.G2.q[4]     TOP|clk       SB_DFFES     E       N_10_g     5.738        -0.157
CA1.G1.q[4]     TOP|clk       SB_DFFES     E       N_10_g     5.738        -0.157
CA1.G1.q[5]     TOP|clk       SB_DFFES     E       N_10_g     5.738        -0.157
CA1.G2.q[5]     TOP|clk       SB_DFFES     E       N_10_g     5.738        -0.157
=================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[7] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[7]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I0       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.661     3.056       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.427       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.089       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.596       -         
====================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[8] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[8]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I1       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.589     2.984       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.355       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.017       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.524       -         
====================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[9] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[9]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I2       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.558     2.953       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.324       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     4.986       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.493       -         
====================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G2.q[1] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_10_g                      Net          -                                -       0.000     -           17        
CA1.G2.q[1]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G2.q[9] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_10_g                      Net          -                                -       0.000     -           17        
CA1.G2.q[9]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        17 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         12 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   22 (5%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 12 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:52:01 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	27
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	22
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	5
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	27/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.5 (sec)

Final Design Statistics
    Number of LUTs      	:	27
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	27/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 220.43 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 25
used logic cells: 27
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 25
used logic cells: 27
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 31 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133016K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 10:55:54 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:55:54 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:55:54 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:55:54 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 10:55:55 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:55:55 2023

multi_srs_gen completed
# Mon Dec 18 10:55:55 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:55:55 2023

premap completed with warnings
# Mon Dec 18 10:55:55 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:55:55 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 10:55:55 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 10:55:56 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 10:55:54 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":46:7:46:15|Synthesizing module shift_reg in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":14:7:14:11|Synthesizing module cagen in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Removing wire q, as there is no assignment to it.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Synthesizing module TOP in library work.

@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":5:10:5:16|Input BUTTON3 is unused.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|*Output q has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":16:10:16:11|Input en is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:55:54 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:55:54 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:55:54 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 10:55:55 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 10:55:55 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_1 (in view: work.cagen(verilog)) on net q_1 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_2 (in view: work.cagen(verilog)) on net q_2 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_3 (in view: work.cagen(verilog)) on net q_3 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_4 (in view: work.cagen(verilog)) on net q_4 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_5 (in view: work.cagen(verilog)) on net q_5 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_6 (in view: work.cagen(verilog)) on net q_6 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_7 (in view: work.cagen(verilog)) on net q_7 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_8 (in view: work.cagen(verilog)) on net q_8 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_9 (in view: work.cagen(verilog)) on net q_9 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_10 (in view: work.cagen(verilog)) on net q_10 (in view: work.cagen(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
TOP|clk                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
cagen|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
========================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":33:4:33:9|Found inferred clock TOP|clk which controls 5 sequential elements including CA1.stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":53:4:53:9|Removing sequential instance q[0] (in view: work.shift_reg_1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":53:4:53:9|Removing sequential instance q[1] (in view: work.shift_reg_1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:55:55 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 10:55:55 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_1 (in view: work.cagen(verilog)) on net q_1 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_2 (in view: work.cagen(verilog)) on net q_2 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_3 (in view: work.cagen(verilog)) on net q_3 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_4 (in view: work.cagen(verilog)) on net q_4 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_5 (in view: work.cagen(verilog)) on net q_5 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_6 (in view: work.cagen(verilog)) on net q_6 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_7 (in view: work.cagen(verilog)) on net q_7 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_8 (in view: work.cagen(verilog)) on net q_8 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_9 (in view: work.cagen(verilog)) on net q_9 (in view: work.cagen(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:17:20:17|Tristate driver q_10 (in view: work.cagen(verilog)) on net q_10 (in view: work.cagen(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":33:4:33:9|User-specified initial value defined for instance CA1.stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":53:4:53:9|Removing sequential instance G1.q[0] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":53:4:53:9|Removing sequential instance G1.q[1] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  12 /        23



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_10.
@N: FX1017 :|SB_GB inserted on the net BUTTON2_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock cagen|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
18 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               23         CA1.stevec[3]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 10:55:56 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                    Starting                                           Arrival           
Instance            Reference     Type         Pin     Net             Time        Slack 
                    Clock                                                                
-----------------------------------------------------------------------------------------
CA1.G2.q[7]         TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
CA1.G2.q[8]         TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
CA1.G2.q[9]         TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
CA1.stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
CA1.stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
CA1.stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
CA1.stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
CA1.G1.q[2]         TOP|clk       SB_DFFES     Q       q_G1[2]         0.796       1.020 
CA1.G2.q[1]         TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
CA1.G1.q[9]         TOP|clk       SB_DFFES     Q       q_G1[9]         0.796       1.092 
=========================================================================================


Ending Points with Worst Slack
******************************

                Starting                                      Required           
Instance        Reference     Type         Pin     Net        Time         Slack 
                Clock                                                            
---------------------------------------------------------------------------------
CA1.G2.q[9]     TOP|clk       SB_DFFES     D       data2      5.583        -1.013
CA1.G2.q[0]     TOP|clk       SB_DFFES     E       N_10_g     5.738        -0.157
CA1.G2.q[1]     TOP|clk       SB_DFFES     E       N_10_g     5.738        -0.157
CA1.G2.q[2]     TOP|clk       SB_DFFES     E       N_10_g     5.738        -0.157
CA1.G1.q[2]     TOP|clk       SB_DFFES     E       N_10_g     5.738        -0.157
CA1.G2.q[3]     TOP|clk       SB_DFFES     E       N_10_g     5.738        -0.157
CA1.G1.q[3]     TOP|clk       SB_DFFES     E       N_10_g     5.738        -0.157
CA1.G2.q[4]     TOP|clk       SB_DFFES     E       N_10_g     5.738        -0.157
CA1.G1.q[4]     TOP|clk       SB_DFFES     E       N_10_g     5.738        -0.157
CA1.G1.q[5]     TOP|clk       SB_DFFES     E       N_10_g     5.738        -0.157
=================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[7] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[7]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I0       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.661     3.056       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.427       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.089       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.596       -         
====================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[8] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[8]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I1       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.589     2.984       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.355       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.017       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.524       -         
====================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[9] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[9]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I2       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.558     2.953       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.324       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     4.986       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.493       -         
====================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G2.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_10_g                      Net          -                                -       0.000     -           18        
CA1.G2.q[0]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G2.q[9] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_10_g                      Net          -                                -       0.000     -           18        
CA1.G2.q[9]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        18 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         12 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (5%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 12 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 10:55:56 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	16
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	16
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	28
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	23
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	5
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	28/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.1 (sec)

Final Design Statistics
    Number of LUTs      	:	28
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	28/384
    PLBs                        :	9/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 220.43 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 3.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 23
used logic cells: 28
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 23
used logic cells: 28
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 32 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133032K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

Generating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 11:03:30 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:03:30 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:03:30 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:03:30 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 11:03:30 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 11:03:30 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":46:7:46:15|Synthesizing module shift_reg in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":14:7:14:11|Synthesizing module cagen in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Synthesizing module TOP in library work.

@E: CS168 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":10:62:10:62|Port t2 does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 11:03:30 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 11:03:30 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 11:04:49 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:04:49 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:04:49 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:04:49 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 11:04:49 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 11:04:49 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":48:7:48:15|Synthesizing module shift_reg in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":16:7:16:11|Synthesizing module cagen in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Synthesizing module TOP in library work.

@E: CS168 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":12:63:12:63|Port t2 does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 11:04:49 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 11:04:49 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 11:04:51 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:04:51 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:04:51 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:04:51 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 11:04:51 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 11:04:51 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":48:7:48:15|Synthesizing module shift_reg in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":16:7:16:11|Synthesizing module cagen in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Synthesizing module TOP in library work.

@E: CS168 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":12:63:12:63|Port t2 does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 11:04:51 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 11:04:51 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 11:05:24 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:05:24 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:05:24 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:05:24 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 11:05:25 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:05:25 2023

multi_srs_gen completed
# Mon Dec 18 11:05:25 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:05:25 2023

premap completed with warnings
# Mon Dec 18 11:05:26 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:05:26 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:05:26 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 11:05:26 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 11:05:24 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":46:7:46:15|Synthesizing module shift_reg in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":14:7:14:11|Synthesizing module cagen in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":10:56:10:56|Port-width mismatch for port t0. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":10:63:10:63|Port-width mismatch for port t1. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":5:10:5:16|Input BUTTON3 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 11:05:24 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 11:05:24 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 11:05:24 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 11:05:25 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 11:05:26 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
TOP|clk                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
cagen|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
========================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":33:4:33:9|Found inferred clock TOP|clk which controls 5 sequential elements including CA1.stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":53:4:53:9|Removing sequential instance q[0] (in view: work.shift_reg_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 11:05:26 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 11:05:26 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":33:4:33:9|User-specified initial value defined for instance CA1.stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":53:4:53:9|Removing sequential instance G2.q[0] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  13 /        24



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_18.
@N: FX1017 :|SB_GB inserted on the net BUTTON2_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock cagen|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
19 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         CA1.stevec[3]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 11:05:26 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                    Starting                                           Arrival           
Instance            Reference     Type         Pin     Net             Time        Slack 
                    Clock                                                                
-----------------------------------------------------------------------------------------
CA1.G2.q[7]         TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
CA1.G2.q[8]         TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
CA1.G2.q[9]         TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
CA1.stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
CA1.stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
CA1.stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
CA1.stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
CA1.G1.q[2]         TOP|clk       SB_DFFES     Q       q_G1[2]         0.796       1.020 
CA1.G2.q[1]         TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
CA1.G1.q[9]         TOP|clk       SB_DFFES     Q       q_G1[9]         0.796       1.092 
=========================================================================================


Ending Points with Worst Slack
******************************

                Starting                                      Required           
Instance        Reference     Type         Pin     Net        Time         Slack 
                Clock                                                            
---------------------------------------------------------------------------------
CA1.G2.q[9]     TOP|clk       SB_DFFES     D       data2      5.583        -1.013
CA1.G1.q[0]     TOP|clk       SB_DFFES     E       N_18_g     5.738        -0.157
CA1.G2.q[1]     TOP|clk       SB_DFFES     E       N_18_g     5.738        -0.157
CA1.G1.q[1]     TOP|clk       SB_DFFES     E       N_18_g     5.738        -0.157
CA1.G1.q[2]     TOP|clk       SB_DFFES     E       N_18_g     5.738        -0.157
CA1.G2.q[2]     TOP|clk       SB_DFFES     E       N_18_g     5.738        -0.157
CA1.G2.q[3]     TOP|clk       SB_DFFES     E       N_18_g     5.738        -0.157
CA1.G1.q[3]     TOP|clk       SB_DFFES     E       N_18_g     5.738        -0.157
CA1.G1.q[4]     TOP|clk       SB_DFFES     E       N_18_g     5.738        -0.157
CA1.G2.q[4]     TOP|clk       SB_DFFES     E       N_18_g     5.738        -0.157
=================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[7] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[7]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I0       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.661     3.056       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.427       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.089       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.596       -         
====================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[8] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[8]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I1       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.589     2.984       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.355       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.017       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.524       -         
====================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[9] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[9]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I2       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.558     2.953       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.324       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     4.986       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.493       -         
====================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_18_g                      Net          -                                -       0.000     -           19        
CA1.G1.q[0]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G2.q[5] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_18_g                      Net          -                                -       0.000     -           19        
CA1.G2.q[5]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        19 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         13 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 13 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 13 = 13 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 11:05:26 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	13
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	17
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	17
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	30
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	6
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	30/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.4 (sec)

Final Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	30/384
    PLBs                        :	10/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 220.43 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 3.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 32
used logic cells: 30
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 32
used logic cells: 30
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 35 
I1212: Iteration  1 :     5 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133040K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name TOP
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 11:10:53 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:10:53 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:10:53 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:10:53 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 11:10:54 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:10:54 2023

multi_srs_gen completed
# Mon Dec 18 11:10:55 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:10:55 2023

premap completed with warnings
# Mon Dec 18 11:10:55 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:10:55 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:10:55 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 11:10:55 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 11:10:53 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":46:7:46:15|Synthesizing module shift_reg in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":14:7:14:11|Synthesizing module cagen in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":10:56:10:56|Port-width mismatch for port t0. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":10:63:10:63|Port-width mismatch for port t1. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":5:10:5:16|Input BUTTON3 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 11:10:53 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 11:10:53 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 11:10:53 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 11:10:55 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 11:10:55 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
TOP|clk                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
cagen|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
========================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":33:4:33:9|Found inferred clock TOP|clk which controls 5 sequential elements including CA1.stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":53:4:53:9|Removing sequential instance q[0] (in view: work.shift_reg_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 11:10:55 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 11:10:55 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":33:4:33:9|User-specified initial value defined for instance CA1.stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":53:4:53:9|Removing sequential instance G2.q[0] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  12 /        24



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_4.
@N: FX1017 :|SB_GB inserted on the net BUTTON2_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock cagen|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
19 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         CA1.stevec[3]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 11:10:55 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                    Starting                                           Arrival           
Instance            Reference     Type         Pin     Net             Time        Slack 
                    Clock                                                                
-----------------------------------------------------------------------------------------
CA1.G2.q[7]         TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
CA1.G2.q[8]         TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
CA1.G2.q[9]         TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
CA1.stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
CA1.stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
CA1.stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
CA1.stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
CA1.G1.q[2]         TOP|clk       SB_DFFES     Q       LED_c[2]        0.796       1.020 
CA1.G2.q[1]         TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
CA1.G1.q[9]         TOP|clk       SB_DFFES     Q       LED_c[9]        0.796       1.092 
=========================================================================================


Ending Points with Worst Slack
******************************

                Starting                                     Required           
Instance        Reference     Type         Pin     Net       Time         Slack 
                Clock                                                           
--------------------------------------------------------------------------------
CA1.G2.q[9]     TOP|clk       SB_DFFES     D       data2     5.583        -1.013
CA1.G1.q[0]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[1]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[1]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[2]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[2]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[3]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[3]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[4]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[4]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[7] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[7]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I0       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.661     3.056       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.427       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.089       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.596       -         
====================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[8] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[8]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I1       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.589     2.984       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.355       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.017       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.524       -         
====================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[9] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[9]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I2       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.558     2.953       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.324       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     4.986       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.493       -         
====================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_4_g                       Net          -                                -       0.000     -           19        
CA1.G1.q[0]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G2.q[6] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_4_g                       Net          -                                -       0.000     -           19        
CA1.G2.q[6]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        19 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         12 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 12 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 11:10:55 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

running placerI2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	17
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	17
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	5
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	29/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.8 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	29/384
    PLBs                        :	13/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 220.43 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 3.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 51
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 51
used logic cells: 29
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 34 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133040K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 11:17:46 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:17:46 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:17:46 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:17:46 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 11:17:47 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:17:47 2023

multi_srs_gen completed
# Mon Dec 18 11:17:47 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:17:47 2023

premap completed with warnings
# Mon Dec 18 11:17:48 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:17:48 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:17:48 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 11:17:48 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 11:17:46 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":46:7:46:15|Synthesizing module shift_reg in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":14:7:14:11|Synthesizing module cagen in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":10:56:10:56|Port-width mismatch for port t0. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":10:63:10:63|Port-width mismatch for port t1. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":5:10:5:16|Input BUTTON3 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 11:17:46 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 11:17:46 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 11:17:46 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 11:17:47 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 11:17:48 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
TOP|clk                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
cagen|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
========================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":33:4:33:9|Found inferred clock TOP|clk which controls 5 sequential elements including CA1.stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":53:4:53:9|Removing sequential instance q[0] (in view: work.shift_reg_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 11:17:48 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 11:17:48 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":33:4:33:9|User-specified initial value defined for instance CA1.stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":53:4:53:9|Removing sequential instance G2.q[0] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  16 /        24



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_17.
@N: FX1017 :|SB_GB inserted on the net BUTTON2_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock cagen|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
19 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         CA1.stevec[3]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 11:17:48 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                    Starting                                           Arrival           
Instance            Reference     Type         Pin     Net             Time        Slack 
                    Clock                                                                
-----------------------------------------------------------------------------------------
CA1.G2.q[7]         TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
CA1.G2.q[8]         TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
CA1.G2.q[9]         TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
CA1.stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
CA1.stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
CA1.stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
CA1.stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
CA1.G1.q[2]         TOP|clk       SB_DFFES     Q       q_G1[2]         0.796       1.020 
CA1.G2.q[1]         TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
CA1.G1.q[9]         TOP|clk       SB_DFFES     Q       q_G1[9]         0.796       1.092 
=========================================================================================


Ending Points with Worst Slack
******************************

                Starting                                      Required           
Instance        Reference     Type         Pin     Net        Time         Slack 
                Clock                                                            
---------------------------------------------------------------------------------
CA1.G2.q[9]     TOP|clk       SB_DFFES     D       data2      5.583        -1.013
CA1.G1.q[0]     TOP|clk       SB_DFFES     E       N_17_g     5.738        -0.157
CA1.G1.q[1]     TOP|clk       SB_DFFES     E       N_17_g     5.738        -0.157
CA1.G2.q[1]     TOP|clk       SB_DFFES     E       N_17_g     5.738        -0.157
CA1.G1.q[2]     TOP|clk       SB_DFFES     E       N_17_g     5.738        -0.157
CA1.G2.q[2]     TOP|clk       SB_DFFES     E       N_17_g     5.738        -0.157
CA1.G1.q[3]     TOP|clk       SB_DFFES     E       N_17_g     5.738        -0.157
CA1.G2.q[3]     TOP|clk       SB_DFFES     E       N_17_g     5.738        -0.157
CA1.G1.q[4]     TOP|clk       SB_DFFES     E       N_17_g     5.738        -0.157
CA1.G2.q[4]     TOP|clk       SB_DFFES     E       N_17_g     5.738        -0.157
=================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[7] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[7]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I0       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.661     3.056       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.427       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.089       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.596       -         
====================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[8] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[8]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I1       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.589     2.984       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.355       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.017       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.524       -         
====================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[9] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[9]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I2       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.558     2.953       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.324       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     4.986       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.493       -         
====================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_17_g                      Net          -                                -       0.000     -           19        
CA1.G1.q[0]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G2.q[4] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_17_g                      Net          -                                -       0.000     -           19        
CA1.G2.q[4]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        19 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         16 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 16 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 16 = 16 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 11:17:48 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	16
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	17
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	17
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	33
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	9
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	33/384
    PLBs                        :	6/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.0 (sec)

Final Design Statistics
    Number of LUTs      	:	33
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	33/384
    PLBs                        :	9/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 220.43 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 43
used logic cells: 33
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 43
used logic cells: 33
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 38 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133192K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 11:21:09 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:21:09 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:21:09 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:21:09 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 11:21:11 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:21:11 2023

multi_srs_gen completed
# Mon Dec 18 11:21:11 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:21:11 2023

premap completed with warnings
# Mon Dec 18 11:21:11 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:21:11 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:21:11 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 11:21:12 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 11:21:09 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":46:7:46:15|Synthesizing module shift_reg in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":14:7:14:11|Synthesizing module cagen in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":10:56:10:56|Port-width mismatch for port t0. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":10:63:10:63|Port-width mismatch for port t1. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":5:10:5:16|Input BUTTON3 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 11:21:09 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 11:21:09 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 11:21:10 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 11:21:11 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 11:21:11 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
TOP|clk                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
cagen|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
========================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":33:4:33:9|Found inferred clock TOP|clk which controls 5 sequential elements including CA1.stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":53:4:53:9|Removing sequential instance q[0] (in view: work.shift_reg_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 11:21:11 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 11:21:11 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":33:4:33:9|User-specified initial value defined for instance CA1.stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":53:4:53:9|Removing sequential instance G2.q[0] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  22 /        24



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_4.
@N: FX1017 :|SB_GB inserted on the net BUTTON2_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock cagen|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
19 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         CA1.stevec[3]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 11:21:11 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                    Starting                                           Arrival           
Instance            Reference     Type         Pin     Net             Time        Slack 
                    Clock                                                                
-----------------------------------------------------------------------------------------
CA1.G2.q[7]         TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
CA1.G2.q[8]         TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
CA1.G2.q[9]         TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
CA1.stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
CA1.stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
CA1.stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
CA1.stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
CA1.G1.q[2]         TOP|clk       SB_DFFES     Q       q_G1[2]         0.796       1.020 
CA1.G2.q[1]         TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
CA1.G1.q[9]         TOP|clk       SB_DFFES     Q       q_G1[9]         0.796       1.092 
=========================================================================================


Ending Points with Worst Slack
******************************

                Starting                                     Required           
Instance        Reference     Type         Pin     Net       Time         Slack 
                Clock                                                           
--------------------------------------------------------------------------------
CA1.G2.q[9]     TOP|clk       SB_DFFES     D       data2     5.583        -1.013
CA1.G1.q[0]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[1]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[1]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[2]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[2]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[3]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[3]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[4]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[4]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[7] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[7]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I0       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.661     3.056       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.427       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.089       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.596       -         
====================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[8] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[8]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I1       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.589     2.984       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.355       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.017       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.524       -         
====================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[9] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[9]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I2       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.558     2.953       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.324       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     4.986       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.493       -         
====================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_4_g                       Net          -                                -       0.000     -           19        
CA1.G1.q[0]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G2.q[6] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_4_g                       Net          -                                -       0.000     -           19        
CA1.G2.q[6]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        19 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 22 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 11:21:11 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

running placerI2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	17
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	17
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	15
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.2 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	39/384
    PLBs                        :	16/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 220.43 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 60
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 60
used logic cells: 39
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 44 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133216K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 11:27:11 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:27:11 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:27:11 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:27:11 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 11:27:13 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:27:13 2023

multi_srs_gen completed
# Mon Dec 18 11:27:13 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:27:13 2023

premap completed with warnings
# Mon Dec 18 11:27:13 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:27:13 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 11:27:13 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 11:27:14 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 11:27:11 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:11|Synthesizing module cagen in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":13:18:13:18|Port-width mismatch for port t0. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":14:18:14:18|Port-width mismatch for port t1. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 11:27:12 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 11:27:12 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 11:27:12 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 11:27:13 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 11:27:13 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
TOP|clk                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
cagen|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
========================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|Found inferred clock TOP|clk which controls 5 sequential elements including CA1.stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":39:4:39:9|Removing sequential instance q[0] (in view: work.shift_reg_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 11:27:13 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 11:27:13 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|User-specified initial value defined for instance CA1.stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":39:4:39:9|Removing sequential instance G2.q[0] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  22 /        24



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_4.
@N: FX1017 :|SB_GB inserted on the net BUTTON2_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock cagen|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
19 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         CA1.stevec[3]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 11:27:14 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                    Starting                                           Arrival           
Instance            Reference     Type         Pin     Net             Time        Slack 
                    Clock                                                                
-----------------------------------------------------------------------------------------
CA1.G2.q[7]         TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
CA1.G2.q[8]         TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
CA1.G2.q[9]         TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
CA1.stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
CA1.stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
CA1.stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
CA1.stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
CA1.G1.q[2]         TOP|clk       SB_DFFES     Q       q_G1[2]         0.796       1.020 
CA1.G2.q[1]         TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
CA1.G1.q[9]         TOP|clk       SB_DFFES     Q       q_G1[9]         0.796       1.092 
=========================================================================================


Ending Points with Worst Slack
******************************

                Starting                                     Required           
Instance        Reference     Type         Pin     Net       Time         Slack 
                Clock                                                           
--------------------------------------------------------------------------------
CA1.G2.q[9]     TOP|clk       SB_DFFES     D       data2     5.583        -1.013
CA1.G1.q[0]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[1]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[1]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[2]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[2]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[3]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[3]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[4]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[4]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[7] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[7]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I0       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.661     3.056       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.427       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.089       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.596       -         
====================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[8] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[8]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I1       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.589     2.984       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.355       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.017       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.524       -         
====================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[9] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[9]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I2       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.558     2.953       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.324       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     4.986       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.493       -         
====================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_4_g                       Net          -                                -       0.000     -           19        
CA1.G1.q[0]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G2.q[6] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_4_g                       Net          -                                -       0.000     -           19        
CA1.G2.q[6]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        19 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 22 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 11:27:14 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
iCE40LP384_CA_code_generator_Implmnt: newer file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	17
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	17
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	15
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.2 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	39/384
    PLBs                        :	16/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 220.43 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 60
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 60
used logic cells: 39
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 44 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133216K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 1 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 12:00:58 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:00:58 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:00:58 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:00:58 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 12:00:58 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 12:00:58 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:38:32:38|Expecting =
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:00:58 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:00:58 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 12:02:30 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:02:30 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:02:30 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:02:30 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 12:02:31 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:02:31 2023

multi_srs_gen completed
# Mon Dec 18 12:02:31 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:02:31 2023

premap completed with warnings
# Mon Dec 18 12:02:32 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:02:32 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:02:32 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 12:02:32 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 12:02:30 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000001010
   Generated name = shift_reg_10s

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:11|Synthesizing module cagen in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":13:18:13:18|Port-width mismatch for port t0. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":14:18:14:18|Port-width mismatch for port t1. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:02:30 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:02:30 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:02:30 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:02:31 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 12:02:31 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
TOP|clk                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
cagen|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
========================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|Found inferred clock TOP|clk which controls 5 sequential elements including CA1.stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":39:4:39:9|Removing sequential instance q[0] (in view: work.shift_reg_10s_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:02:32 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 12:02:32 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|User-specified initial value defined for instance CA1.stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":39:4:39:9|Removing sequential instance G2.q[0] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  22 /        24



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_4.
@N: FX1017 :|SB_GB inserted on the net BUTTON2_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock cagen|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
19 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         CA1.stevec[3]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 12:02:32 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                    Starting                                           Arrival           
Instance            Reference     Type         Pin     Net             Time        Slack 
                    Clock                                                                
-----------------------------------------------------------------------------------------
CA1.G2.q[7]         TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
CA1.G2.q[8]         TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
CA1.G2.q[9]         TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
CA1.stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
CA1.stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
CA1.stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
CA1.stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
CA1.G1.q[2]         TOP|clk       SB_DFFES     Q       q_G1[2]         0.796       1.020 
CA1.G2.q[1]         TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
CA1.G1.q[9]         TOP|clk       SB_DFFES     Q       q_G1[9]         0.796       1.092 
=========================================================================================


Ending Points with Worst Slack
******************************

                Starting                                     Required           
Instance        Reference     Type         Pin     Net       Time         Slack 
                Clock                                                           
--------------------------------------------------------------------------------
CA1.G2.q[9]     TOP|clk       SB_DFFES     D       data2     5.583        -1.013
CA1.G1.q[0]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[1]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[1]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[2]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[2]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[3]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[3]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[4]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[4]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[7] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[7]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I0       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.661     3.056       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.427       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.089       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.596       -         
====================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[8] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[8]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I1       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.589     2.984       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.355       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.017       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.524       -         
====================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[9] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[9]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I2       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.558     2.953       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.324       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     4.986       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.493       -         
====================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_4_g                       Net          -                                -       0.000     -           19        
CA1.G1.q[0]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G2.q[6] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_4_g                       Net          -                                -       0.000     -           19        
CA1.G2.q[6]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        19 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 22 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:02:32 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	17
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	17
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	15
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.2 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	39/384
    PLBs                        :	16/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 220.43 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 60
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 60
used logic cells: 39
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 44 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133216K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 12:17:16 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:17:16 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:17:16 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:17:16 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 12:17:16 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 12:17:16 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000001010
   Generated name = shift_reg_10s

@E: CG313 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":36:30:36:30|Port q: direction is incompatible with declaration (can only be type wire)
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:17:16 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:17:16 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 12:18:25 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:18:25 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:18:25 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:18:25 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 12:18:25 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 12:18:25 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@E: CG426 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":43:12:43:12|Assignment target q must be of type reg or genvar
@E: CG426 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":46:12:46:12|Assignment target q must be of type reg or genvar
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:18:25 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:18:25 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 12:27:27 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:27:27 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:27:27 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:27:27 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 12:27:27 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 12:27:27 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000001010
   Generated name = shift_reg_10s

@E: CG313 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":36:30:36:37|Port init_val: direction is incompatible with declaration (can only be type wire)
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:27:27 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:27:27 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 12:28:04 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:28:04 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:28:04 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:28:04 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 12:28:05 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:28:05 2023

multi_srs_gen completed
# Mon Dec 18 12:28:05 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:28:05 2023

premap completed with warnings
# Mon Dec 18 12:28:06 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:28:06 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:28:06 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 12:28:06 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 12:28:04 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000001010
   Generated name = shift_reg_10s

@A: CL291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":41:4:41:9|Register q with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:11|Synthesizing module cagen in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":17:32:17:33|Input init_val on instance G1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":17:32:17:33|Input set_init_val on instance G1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":18:32:18:33|Input init_val on instance G2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":18:32:18:33|Input set_init_val on instance G2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":13:18:13:18|Port-width mismatch for port t0. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":14:18:14:18|Port-width mismatch for port t1. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:28:04 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:28:04 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:28:04 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:28:05 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 12:28:05 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":41:4:41:9|Removing sequential instance q_1[0] (in view: work.shift_reg_10s_0(verilog)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
TOP|clk                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
cagen|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     19   
========================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|Found inferred clock TOP|clk which controls 5 sequential elements including CA1.stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:28:06 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 12:28:06 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|User-specified initial value defined for instance CA1.stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  22 /        24



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_18.
@N: FX1017 :|SB_GB inserted on the net BUTTON2_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock cagen|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
19 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         CA1.stevec[3]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 12:28:06 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                    Starting                                           Arrival           
Instance            Reference     Type         Pin     Net             Time        Slack 
                    Clock                                                                
-----------------------------------------------------------------------------------------
CA1.G2.q_1[7]       TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
CA1.G2.q_1[8]       TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
CA1.G2.q_1[9]       TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
CA1.stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
CA1.stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
CA1.stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
CA1.stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
CA1.G1.q_1[2]       TOP|clk       SB_DFFES     Q       q_G1[2]         0.796       1.020 
CA1.G2.q_1[1]       TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
CA1.G1.q_1[9]       TOP|clk       SB_DFFES     Q       q_G1[9]         0.796       1.092 
=========================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                      Required           
Instance          Reference     Type         Pin     Net        Time         Slack 
                  Clock                                                            
-----------------------------------------------------------------------------------
CA1.G2.q_1[9]     TOP|clk       SB_DFFES     D       data2      5.583        -1.013
CA1.G1.q_1[0]     TOP|clk       SB_DFFES     E       N_18_g     5.738        -0.157
CA1.G2.q_1[1]     TOP|clk       SB_DFFES     E       N_18_g     5.738        -0.157
CA1.G1.q_1[1]     TOP|clk       SB_DFFES     E       N_18_g     5.738        -0.157
CA1.G1.q_1[2]     TOP|clk       SB_DFFES     E       N_18_g     5.738        -0.157
CA1.G2.q_1[2]     TOP|clk       SB_DFFES     E       N_18_g     5.738        -0.157
CA1.G2.q_1[3]     TOP|clk       SB_DFFES     E       N_18_g     5.738        -0.157
CA1.G1.q_1[3]     TOP|clk       SB_DFFES     E       N_18_g     5.738        -0.157
CA1.G1.q_1[4]     TOP|clk       SB_DFFES     E       N_18_g     5.738        -0.157
CA1.G2.q_1[4]     TOP|clk       SB_DFFES     E       N_18_g     5.738        -0.157
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q_1[7] / Q
    Ending point:                            CA1.G2.q_1[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
CA1.G2.q_1[7]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]                 Net          -        -       1.599     -           2         
CA1.G2.q_1_RNO_0[9]     SB_LUT4      I0       In      -         2.395       -         
CA1.G2.q_1_RNO_0[9]     SB_LUT4      O        Out     0.661     3.056       -         
data2_3                 Net          -        -       1.371     -           1         
CA1.G2.q_1_RNO[9]       SB_LUT4      I0       In      -         4.427       -         
CA1.G2.q_1_RNO[9]       SB_LUT4      O        Out     0.661     5.089       -         
data2                   Net          -        -       1.507     -           1         
CA1.G2.q_1[9]           SB_DFFES     D        In      -         6.596       -         
======================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q_1[8] / Q
    Ending point:                            CA1.G2.q_1[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
CA1.G2.q_1[8]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]                 Net          -        -       1.599     -           2         
CA1.G2.q_1_RNO_0[9]     SB_LUT4      I1       In      -         2.395       -         
CA1.G2.q_1_RNO_0[9]     SB_LUT4      O        Out     0.589     2.984       -         
data2_3                 Net          -        -       1.371     -           1         
CA1.G2.q_1_RNO[9]       SB_LUT4      I0       In      -         4.355       -         
CA1.G2.q_1_RNO[9]       SB_LUT4      O        Out     0.661     5.017       -         
data2                   Net          -        -       1.507     -           1         
CA1.G2.q_1[9]           SB_DFFES     D        In      -         6.524       -         
======================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q_1[9] / Q
    Ending point:                            CA1.G2.q_1[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
CA1.G2.q_1[9]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]                 Net          -        -       1.599     -           2         
CA1.G2.q_1_RNO_0[9]     SB_LUT4      I2       In      -         2.395       -         
CA1.G2.q_1_RNO_0[9]     SB_LUT4      O        Out     0.558     2.953       -         
data2_3                 Net          -        -       1.371     -           1         
CA1.G2.q_1_RNO[9]       SB_LUT4      I0       In      -         4.324       -         
CA1.G2.q_1_RNO[9]       SB_LUT4      O        Out     0.661     4.986       -         
data2                   Net          -        -       1.507     -           1         
CA1.G2.q_1[9]           SB_DFFES     D        In      -         6.493       -         
======================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G1.q_1[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_18_g                      Net          -                                -       0.000     -           19        
CA1.G1.q_1[0]               SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G2.q_1[5] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_18_g                      Net          -                                -       0.000     -           19        
CA1.G2.q_1[5]               SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        19 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 22 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:28:06 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 12:30:05 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:30:05 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:30:05 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:30:05 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 12:30:05 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 12:30:05 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@E: CG426 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":49:12:49:23|Assignment target set_init_val must be of type reg or genvar
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:30:05 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:30:05 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 12:30:17 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:30:17 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:30:17 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:30:17 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 12:30:17 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 12:30:17 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@E: CG426 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":49:12:49:23|Assignment target set_init_val must be of type reg or genvar
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:30:17 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:30:17 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 12:37:28 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:37:28 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:37:28 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:37:28 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 12:37:29 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:37:29 2023

multi_srs_gen completed
# Mon Dec 18 12:37:29 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:37:29 2023

premap completed with warnings
# Mon Dec 18 12:37:29 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:37:29 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:37:29 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 12:37:30 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 12:37:28 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000001010
	init_val=10'b1111111111
   Generated name = shift_reg_10s_1023

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:11|Synthesizing module cagen in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":13:18:13:18|Port-width mismatch for port t0. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":14:18:14:18|Port-width mismatch for port t1. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:37:28 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:37:28 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:37:28 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:37:29 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 12:37:29 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
TOP|clk                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
cagen|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
========================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|Found inferred clock TOP|clk which controls 5 sequential elements including CA1.stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":40:4:40:9|Removing sequential instance q[0] (in view: work.shift_reg_10s_1023_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:37:29 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 12:37:30 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|User-specified initial value defined for instance CA1.stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":40:4:40:9|Removing sequential instance G2.q[0] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  22 /        24



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_4.
@N: FX1017 :|SB_GB inserted on the net BUTTON2_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock cagen|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
19 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         CA1.stevec[3]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 12:37:30 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                    Starting                                           Arrival           
Instance            Reference     Type         Pin     Net             Time        Slack 
                    Clock                                                                
-----------------------------------------------------------------------------------------
CA1.G2.q[7]         TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
CA1.G2.q[8]         TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
CA1.G2.q[9]         TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
CA1.stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
CA1.stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
CA1.stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
CA1.stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
CA1.G1.q[2]         TOP|clk       SB_DFFES     Q       q_G1[2]         0.796       1.020 
CA1.G2.q[1]         TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
CA1.G1.q[9]         TOP|clk       SB_DFFES     Q       q_G1[9]         0.796       1.092 
=========================================================================================


Ending Points with Worst Slack
******************************

                Starting                                     Required           
Instance        Reference     Type         Pin     Net       Time         Slack 
                Clock                                                           
--------------------------------------------------------------------------------
CA1.G2.q[9]     TOP|clk       SB_DFFES     D       data2     5.583        -1.013
CA1.G1.q[0]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[1]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[1]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[2]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[2]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[3]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[3]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[4]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[4]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[7] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[7]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I0       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.661     3.056       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.427       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.089       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.596       -         
====================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[8] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[8]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I1       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.589     2.984       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.355       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.017       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.524       -         
====================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[9] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[9]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I2       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.558     2.953       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.324       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     4.986       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.493       -         
====================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_4_g                       Net          -                                -       0.000     -           19        
CA1.G1.q[0]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G2.q[6] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_4_g                       Net          -                                -       0.000     -           19        
CA1.G2.q[6]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        19 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 22 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:37:30 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 12:37:47 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:37:47 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:37:47 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:37:47 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 12:37:48 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:37:48 2023

multi_srs_gen completed
# Mon Dec 18 12:37:48 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:37:48 2023

premap completed with warnings
# Mon Dec 18 12:37:48 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:37:48 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:37:48 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 12:37:49 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 12:37:47 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000001010
	init_val=10'b1111111111
   Generated name = shift_reg_10s_1023

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:11|Synthesizing module cagen in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":13:18:13:18|Port-width mismatch for port t0. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":14:18:14:18|Port-width mismatch for port t1. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:37:47 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:37:47 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:37:47 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:37:48 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 12:37:48 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
TOP|clk                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
cagen|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
========================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|Found inferred clock TOP|clk which controls 5 sequential elements including CA1.stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":40:4:40:9|Removing sequential instance q[0] (in view: work.shift_reg_10s_1023_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:37:48 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 12:37:49 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|User-specified initial value defined for instance CA1.stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":40:4:40:9|Removing sequential instance G2.q[0] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  22 /        24



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_4.
@N: FX1017 :|SB_GB inserted on the net BUTTON2_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock cagen|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
19 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         CA1.stevec[3]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 12:37:49 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                    Starting                                           Arrival           
Instance            Reference     Type         Pin     Net             Time        Slack 
                    Clock                                                                
-----------------------------------------------------------------------------------------
CA1.G2.q[7]         TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
CA1.G2.q[8]         TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
CA1.G2.q[9]         TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
CA1.stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
CA1.stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
CA1.stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
CA1.stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
CA1.G1.q[2]         TOP|clk       SB_DFFES     Q       q_G1[2]         0.796       1.020 
CA1.G2.q[1]         TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
CA1.G1.q[9]         TOP|clk       SB_DFFES     Q       q_G1[9]         0.796       1.092 
=========================================================================================


Ending Points with Worst Slack
******************************

                Starting                                     Required           
Instance        Reference     Type         Pin     Net       Time         Slack 
                Clock                                                           
--------------------------------------------------------------------------------
CA1.G2.q[9]     TOP|clk       SB_DFFES     D       data2     5.583        -1.013
CA1.G1.q[0]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[1]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[1]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[2]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[2]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[3]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[3]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[4]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[4]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[7] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[7]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I0       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.661     3.056       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.427       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.089       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.596       -         
====================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[8] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[8]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I1       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.589     2.984       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.355       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.017       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.524       -         
====================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[9] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[9]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I2       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.558     2.953       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.324       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     4.986       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.493       -         
====================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_4_g                       Net          -                                -       0.000     -           19        
CA1.G1.q[0]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G2.q[6] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_4_g                       Net          -                                -       0.000     -           19        
CA1.G2.q[6]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        19 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 22 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:37:49 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	17
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	17
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	15
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.2 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	39/384
    PLBs                        :	16/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 220.43 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 60
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 60
used logic cells: 39
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 44 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133216K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 12:52:21 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:52:21 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:52:21 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:52:21 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 12:52:21 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 12:52:21 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CG358 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":9:100:9:100|Expecting '.' or '.*'
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":9:101:9:101|Expecting (
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":16:0:16:8|Expecting endmodule
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:52:21 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:52:21 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 12:52:38 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:52:38 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:52:38 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:52:38 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 12:52:39 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:52:39 2023

multi_srs_gen completed
# Mon Dec 18 12:52:40 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:52:40 2023

premap completed with warnings
# Mon Dec 18 12:52:40 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:52:40 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:52:40 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 12:52:40 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 12:52:38 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1100
   Generated name = shift_reg_4s_12

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Removing wire LED, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":9:59:9:61|*Input rst to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":3:20:3:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:14:4:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:52:38 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:52:38 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:52:38 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:52:40 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 12:52:40 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     3    
nco|stevec_derived_clock[2]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":12:4:12:9|Found inferred clock TOP|clk which controls 3 sequential elements including NCO1.stevec[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance q[0] (in view: work.shift_reg_4s_12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance q[1] (in view: work.shift_reg_4s_12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance q[2] (in view: work.shift_reg_4s_12(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:52:40 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 12:52:40 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":12:4:12:9|User-specified initial value defined for instance NCO1.stevec[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance NCO1.U1.q[0] (in view: work.TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Boundary register NCO1.U1.q[0] (in view: work.TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance NCO1.U1.q[1] (in view: work.TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Boundary register NCO1.U1.q[1] (in view: work.TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance NCO1.U1.q[2] (in view: work.TOP(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Boundary register NCO1.U1.q[2] (in view: work.TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance NCO1.U1.q[3] (in view: work.TOP(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Boundary register NCO1.U1.q[3] (in view: work.TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":12:4:12:9|Removing sequential instance NCO1.stevec[2] (in view: work.TOP(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":12:4:12:9|Removing sequential instance NCO1.stevec[1] (in view: work.TOP(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":12:4:12:9|Removing sequential instance NCO1.stevec[0] (in view: work.TOP(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 1.36ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 12:52:40 2023
#


Top view:               TOP
Requested Frequency:    736.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
TOP|clk            736.6 MHz     NA            1.358         NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 15
I/O primitives: 11
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:52:40 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
iCE40LP384_CA_code_generator_Implmnt: newer file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for clk, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	11/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	11/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           132724K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 12:55:48 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:55:49 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:55:49 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:55:49 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 12:55:50 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:55:50 2023

multi_srs_gen completed
# Mon Dec 18 12:55:50 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:55:50 2023

premap completed with warnings
# Mon Dec 18 12:55:50 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:55:50 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:55:50 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 12:55:51 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 12:55:49 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v changed - recompiling
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1110
   Generated name = shift_reg_4s_14

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Removing wire LED, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:55:49 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:55:49 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:55:49 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:55:50 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 12:55:50 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     3    
nco|stevec_derived_clock[2]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Found inferred clock TOP|clk which controls 3 sequential elements including NCO1.stevec[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance q[0] (in view: work.shift_reg_4s_14(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance q[1] (in view: work.shift_reg_4s_14(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance q[2] (in view: work.shift_reg_4s_14(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:55:50 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 12:55:50 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.stevec[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance NCO1.U1.q[0] (in view: work.TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Boundary register NCO1.U1.q[0] (in view: work.TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance NCO1.U1.q[1] (in view: work.TOP(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Boundary register NCO1.U1.q[1] (in view: work.TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance NCO1.U1.q[2] (in view: work.TOP(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Boundary register NCO1.U1.q[2] (in view: work.TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   5 /         4



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               4          NCO1.stevec[2] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 12:55:51 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                           Arrival           
Instance           Reference     Type         Pin     Net             Time        Slack 
                   Clock                                                                
----------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       Q       stevec[1]       0.796       -0.636
NCO1.stevec[2]     TOP|clk       SB_DFF       Q       stevec_i[2]     0.796       -0.604
NCO1.U1.q[3]       TOP|clk       SB_DFFES     Q       BNC_c           0.796       0.492 
========================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                             Required           
Instance           Reference     Type         Pin     Net               Time         Slack 
                   Clock                                                                   
-------------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec_i[0]       3.856        -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       D       stevec_1[1]       3.856        -0.708
NCO1.stevec[2]     TOP|clk       SB_DFF       D       stevec_RNO[2]     3.856        -0.708
NCO1.U1.q[3]       TOP|clk       SB_DFFES     E       q_RNO_0[3]        4.011        -0.553
NCO1.U1.q[3]       TOP|clk       SB_DFFES     D       BNC_c             3.856        0.492 
===========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[1]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_RNO[2]          Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           3         
NCO1.stevec_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           3         
NCO1.stevec_RNO[2]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_RNO[2]          Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.470
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.615

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[0] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[0]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[0]     SB_LUT4     O        Out     0.569     2.963       -         
stevec_i[0]            Net         -        -       1.507     -           1         
NCO1.stevec[0]         SB_DFF      D        In      -         4.470       -         
====================================================================================
Total path delay (propagation time + setup) of 4.625 is 1.519(32.8%) logic and 3.106(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          3 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         5 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   4 (1%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 5 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 5 = 5 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:55:51 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	5
    Number of DFFs      	:	4
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	6
    Number of DFFs      	:	4
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	4
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	6/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.3 (sec)

Final Design Statistics
    Number of LUTs      	:	6
    Number of DFFs      	:	4
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	6/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 319.95 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 9
used logic cells: 6
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 9
used logic cells: 6
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 8 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           132780K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 12:59:47 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:59:47 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:59:47 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:59:47 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 12:59:49 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:59:49 2023

multi_srs_gen completed
# Mon Dec 18 12:59:49 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:59:49 2023

premap completed with warnings
# Mon Dec 18 12:59:49 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:59:49 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 12:59:49 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 12:59:50 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 12:59:47 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1110
   Generated name = shift_reg_4s_14

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Removing wire LED, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:59:47 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:59:48 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:59:48 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 12:59:49 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 12:59:49 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     4    
nco|stevec_derived_clock[3]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Found inferred clock TOP|clk which controls 4 sequential elements including NCO1.stevec[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance q[0] (in view: work.shift_reg_4s_14(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance q[1] (in view: work.shift_reg_4s_14(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance q[2] (in view: work.shift_reg_4s_14(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:59:49 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 12:59:49 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.stevec[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance NCO1.U1.q[0] (in view: work.TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Boundary register NCO1.U1.q[0] (in view: work.TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance NCO1.U1.q[1] (in view: work.TOP(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Boundary register NCO1.U1.q[1] (in view: work.TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance NCO1.U1.q[2] (in view: work.TOP(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Boundary register NCO1.U1.q[2] (in view: work.TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   6 /         5



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[3] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               5          NCO1.stevec[3] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 12:59:50 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                           Arrival           
Instance           Reference     Type         Pin     Net             Time        Slack 
                   Clock                                                                
----------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       Q       stevec[1]       0.796       -0.636
NCO1.stevec[2]     TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.604
NCO1.stevec[3]     TOP|clk       SB_DFF       Q       stevec_i[3]     0.796       -0.511
NCO1.U1.q[3]       TOP|clk       SB_DFFES     Q       BNC_c           0.796       0.492 
========================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                             Required           
Instance           Reference     Type         Pin     Net               Time         Slack 
                   Clock                                                                   
-------------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec_i[0]       3.856        -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       D       stevec_1[1]       3.856        -0.708
NCO1.stevec[2]     TOP|clk       SB_DFF       D       stevec_1[2]       3.856        -0.708
NCO1.stevec[3]     TOP|clk       SB_DFF       D       stevec_RNO[3]     3.856        -0.708
NCO1.U1.q[3]       TOP|clk       SB_DFFES     E       q_RNO_0[3]        4.011        -0.553
NCO1.U1.q[3]       TOP|clk       SB_DFFES     D       BNC_c             3.856        0.492 
===========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[1]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[2]            Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[3] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[3]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[3]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_RNO[3]          Net         -        -       1.507     -           1         
NCO1.stevec[3]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[2]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[2]            Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          4 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         6 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   5 (1%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 6 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 6 = 6 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 12:59:50 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	7
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	7/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.5 (sec)

Final Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	7/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 319.95 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 9
used logic cells: 7
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 9
used logic cells: 7
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 9 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           132788K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 13:47:55 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:47:55 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:47:55 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:47:55 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 13:47:56 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:47:56 2023

multi_srs_gen completed
# Mon Dec 18 13:47:56 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:47:56 2023

premap completed with warnings
# Mon Dec 18 13:47:57 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:47:57 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:47:57 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 13:47:57 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 13:47:55 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0000
   Generated name = shift_reg_4s_0

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Removing wire LED, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 13:47:55 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 13:47:55 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 13:47:55 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 13:47:56 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 13:47:56 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     4    
nco|stevec_derived_clock[3]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Found inferred clock TOP|clk which controls 4 sequential elements including NCO1.stevec[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance q[0] (in view: work.shift_reg_4s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance q[1] (in view: work.shift_reg_4s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance q[2] (in view: work.shift_reg_4s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 13:47:57 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 13:47:57 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.stevec[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance NCO1.U1.q[0] (in view: work.TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Boundary register NCO1.U1.q[0] (in view: work.TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance NCO1.U1.q[1] (in view: work.TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Boundary register NCO1.U1.q[1] (in view: work.TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance NCO1.U1.q[2] (in view: work.TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Boundary register NCO1.U1.q[2] (in view: work.TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   6 /         5



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[3] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               5          NCO1.stevec[3] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 13:47:57 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                           Arrival           
Instance           Reference     Type         Pin     Net             Time        Slack 
                   Clock                                                                
----------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       Q       stevec[1]       0.796       -0.636
NCO1.stevec[2]     TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.604
NCO1.stevec[3]     TOP|clk       SB_DFF       Q       stevec_i[3]     0.796       -0.511
NCO1.U1.q[3]       TOP|clk       SB_DFFER     Q       BNC_c           0.796       0.492 
========================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                             Required           
Instance           Reference     Type         Pin     Net               Time         Slack 
                   Clock                                                                   
-------------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec_i[0]       3.856        -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       D       stevec_1[1]       3.856        -0.708
NCO1.stevec[2]     TOP|clk       SB_DFF       D       stevec_1[2]       3.856        -0.708
NCO1.stevec[3]     TOP|clk       SB_DFF       D       stevec_RNO[3]     3.856        -0.708
NCO1.U1.q[3]       TOP|clk       SB_DFFER     E       q_RNO_0[3]        4.011        -0.553
NCO1.U1.q[3]       TOP|clk       SB_DFFER     D       BNC_c             3.856        0.492 
===========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[1]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[2]            Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[3] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[3]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[3]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_RNO[3]          Net         -        -       1.507     -           1         
NCO1.stevec[3]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[2]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[2]            Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          4 uses
SB_DFFER        1 use
VCC             2 uses
SB_LUT4         6 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   5 (1%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 6 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 6 = 6 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 13:47:57 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	7
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	7/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.5 (sec)

Final Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	7/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 319.95 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 9
used logic cells: 7
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 9
used logic cells: 7
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 9 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           132788K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 13:50:23 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:50:23 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:50:23 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:50:23 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 13:50:24 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:50:24 2023

multi_srs_gen completed
# Mon Dec 18 13:50:24 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:50:24 2023

premap completed with warnings
# Mon Dec 18 13:50:24 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:50:24 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:50:24 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 13:50:25 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 13:50:23 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0010
   Generated name = shift_reg_4s_2

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Removing wire LED, as there is no assignment to it.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 13:50:23 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 13:50:23 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 13:50:23 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 13:50:24 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 13:50:24 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     4    
nco|stevec_derived_clock[3]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|Found inferred clock TOP|clk which controls 4 sequential elements including NCO1.stevec[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance q[0] (in view: work.shift_reg_4s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance q[1] (in view: work.shift_reg_4s_2(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance q[2] (in view: work.shift_reg_4s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 13:50:24 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 13:50:24 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|Tristate driver LED_10 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":13:4:13:9|User-specified initial value defined for instance NCO1.stevec[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance NCO1.U1.q[0] (in view: work.TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Boundary register NCO1.U1.q[0] (in view: work.TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance NCO1.U1.q[1] (in view: work.TOP(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Boundary register NCO1.U1.q[1] (in view: work.TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance NCO1.U1.q[2] (in view: work.TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Boundary register NCO1.U1.q[2] (in view: work.TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   6 /         5



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[3] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               5          NCO1.stevec[3] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 13:50:25 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                           Arrival           
Instance           Reference     Type         Pin     Net             Time        Slack 
                   Clock                                                                
----------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       Q       stevec[1]       0.796       -0.636
NCO1.stevec[2]     TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.604
NCO1.stevec[3]     TOP|clk       SB_DFF       Q       stevec_i[3]     0.796       -0.511
NCO1.U1.q[3]       TOP|clk       SB_DFFER     Q       BNC_c           0.796       0.492 
========================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                             Required           
Instance           Reference     Type         Pin     Net               Time         Slack 
                   Clock                                                                   
-------------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec_i[0]       3.856        -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       D       stevec_1[1]       3.856        -0.708
NCO1.stevec[2]     TOP|clk       SB_DFF       D       stevec_1[2]       3.856        -0.708
NCO1.stevec[3]     TOP|clk       SB_DFF       D       stevec_RNO[3]     3.856        -0.708
NCO1.U1.q[3]       TOP|clk       SB_DFFER     E       q_RNO_0[3]        4.011        -0.553
NCO1.U1.q[3]       TOP|clk       SB_DFFER     D       BNC_c             3.856        0.492 
===========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[1]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[2]            Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[3] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[3]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[3]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_RNO[3]          Net         -        -       1.507     -           1         
NCO1.stevec[3]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[2]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[2]            Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          4 uses
SB_DFFER        1 use
VCC             2 uses
SB_LUT4         6 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   5 (1%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 6 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 6 = 6 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 13:50:25 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	7
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	7/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.5 (sec)

Final Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	5
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	7/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 319.95 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 9
used logic cells: 7
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 9
used logic cells: 7
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 9 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           132788K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 13:56:19 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:56:19 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:56:19 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:56:19 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 13:56:20 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:56:20 2023

multi_srs_gen completed
# Mon Dec 18 13:56:21 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:56:21 2023

premap completed with warnings
# Mon Dec 18 13:56:21 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:56:21 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:56:21 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 13:56:21 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 13:56:19 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v changed - recompiling
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0010
   Generated name = shift_reg_4s_2

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 13:56:19 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 13:56:19 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 13:56:19 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 13:56:20 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 13:56:21 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     4    
nco|stevec_derived_clock[3]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Found inferred clock TOP|clk which controls 4 sequential elements including NCO1.stevec[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 13:56:21 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 13:56:21 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|User-specified initial value defined for instance NCO1.stevec[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance NCO1.U1.q[3] because it is equivalent to instance NCO1.U1.q[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   6 /         7



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[3] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               7          NCO1.stevec[3] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 13:56:21 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                           Arrival           
Instance           Reference     Type         Pin     Net             Time        Slack 
                   Clock                                                                
----------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       Q       stevec[1]       0.796       -0.636
NCO1.stevec[2]     TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.604
NCO1.stevec[3]     TOP|clk       SB_DFF       Q       stevec_i[3]     0.796       -0.511
NCO1.U1.q[1]       TOP|clk       SB_DFFES     Q       LED_c[1]        0.796       0.492 
NCO1.U1.q[2]       TOP|clk       SB_DFFER     Q       BNC_c           0.796       0.492 
========================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                 Required           
Instance           Reference     Type         Pin     Net                   Time         Slack 
                   Clock                                                                       
-----------------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec_i[0]           3.856        -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       D       stevec_1[1]           3.856        -0.708
NCO1.stevec[2]     TOP|clk       SB_DFF       D       stevec_1[2]           3.856        -0.708
NCO1.stevec[3]     TOP|clk       SB_DFF       D       stevec_RNO[3]         3.856        -0.708
NCO1.U1.q[0]       TOP|clk       SB_DFFER     E       stevec_RNIA4C8[3]     4.011        -0.553
NCO1.U1.q[1]       TOP|clk       SB_DFFES     E       stevec_RNIA4C8[3]     4.011        -0.553
NCO1.U1.q[2]       TOP|clk       SB_DFFER     E       stevec_RNIA4C8[3]     4.011        -0.553
NCO1.U1.q[0]       TOP|clk       SB_DFFER     D       LED_c[1]              3.856        0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFES     D       BNC_c                 3.856        0.492 
NCO1.U1.q[2]       TOP|clk       SB_DFFER     D       BNC_c                 3.856        0.492 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[1]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[2]            Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[3] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[3]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[3]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_RNO[3]          Net         -        -       1.507     -           1         
NCO1.stevec[3]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[2]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[2]            Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          4 uses
SB_DFFER        2 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         6 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   7 (1%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 6 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 6 = 6 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 13:56:21 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	9
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	9/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.7 (sec)

Final Design Statistics
    Number of LUTs      	:	9
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	9/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 319.95 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 18
used logic cells: 9
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 18
used logic cells: 9
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 11 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           132928K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 13:59:04 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:59:04 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:59:04 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:59:04 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 13:59:06 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:59:06 2023

multi_srs_gen completed
# Mon Dec 18 13:59:06 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:59:06 2023

premap completed with warnings
# Mon Dec 18 13:59:06 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:59:06 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 13:59:06 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 13:59:07 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 13:59:04 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@W: CG289 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":10:24:10:51|Specified digits overflow the number's size
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1010
   Generated name = shift_reg_4s_10

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 13:59:04 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 13:59:04 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 13:59:04 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 13:59:06 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 13:59:06 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                      Clock                     Clock
Clock                            Frequency     Period        Type                       Group                     Load 
-----------------------------------------------------------------------------------------------------------------------
TOP|clk                          1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     24   
nco|stevec_derived_clock[23]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
=======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Found inferred clock TOP|clk which controls 24 sequential elements including NCO1.stevec[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 13:59:06 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 13:59:06 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|User-specified initial value defined for instance NCO1.stevec[23:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.86ns		  50 /        28
   2		0h:00m:00s		    -1.86ns		  50 /        28

   3		0h:00m:00s		    -1.86ns		  50 /        28

   4		0h:00m:00s		    -1.86ns		  50 /        28
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[23] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               28         NCO1.stevec[13]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 7.41ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 13:59:07 2023
#


Top view:               TOP
Requested Frequency:    134.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.308

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            134.9 MHz     114.6 MHz     7.414         8.723         -1.308     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  7.414       -1.308  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                       Arrival           
Instance           Reference     Type       Pin     Net           Time        Slack 
                   Clock                                                            
------------------------------------------------------------------------------------
NCO1.stevec[1]     TOP|clk       SB_DFF     Q       stevec[1]     0.796       -1.308
NCO1.stevec[0]     TOP|clk       SB_DFF     Q       stevec[0]     0.796       -1.115
NCO1.stevec[2]     TOP|clk       SB_DFF     Q       stevec[2]     0.796       -1.108
NCO1.stevec[3]     TOP|clk       SB_DFF     Q       stevec[3]     0.796       -0.908
NCO1.stevec[4]     TOP|clk       SB_DFF     Q       stevec[4]     0.796       -0.708
NCO1.stevec[5]     TOP|clk       SB_DFF     Q       stevec[5]     0.796       -0.508
NCO1.stevec[6]     TOP|clk       SB_DFF     Q       stevec[6]     0.796       -0.308
NCO1.stevec[7]     TOP|clk       SB_DFF     Q       stevec[7]     0.796       -0.108
NCO1.stevec[8]     TOP|clk       SB_DFF     Q       stevec[8]     0.796       0.092 
NCO1.stevec[9]     TOP|clk       SB_DFF     Q       stevec[9]     0.796       0.292 
====================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                   Required           
Instance            Reference     Type         Pin     Net                     Time         Slack 
                    Clock                                                                         
--------------------------------------------------------------------------------------------------
NCO1.stevec[23]     TOP|clk       SB_DFF       D       stevec_RNIA94S2[23]     7.259        -1.308
NCO1.U1.q[0]        TOP|clk       SB_DFFER     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.U1.q[1]        TOP|clk       SB_DFFES     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.U1.q[2]        TOP|clk       SB_DFFER     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.U1.q[3]        TOP|clk       SB_DFFES     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.stevec[22]     TOP|clk       SB_DFF       D       stevec_1[22]            7.259        -1.108
NCO1.stevec[21]     TOP|clk       SB_DFF       D       stevec_1[21]            7.259        -0.908
NCO1.stevec[20]     TOP|clk       SB_DFF       D       stevec_1[20]            7.259        -0.708
NCO1.stevec[19]     TOP|clk       SB_DFF       D       stevec_1[19]            7.259        -0.508
NCO1.stevec[18]     TOP|clk       SB_DFF       D       stevec_1[18]            7.259        -0.308
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.414
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.259

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.308

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[23] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.stevec[23]              SB_DFF       D        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[2] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.U1.q[2]                 SB_DFFER     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[1] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.U1.q[1]                 SB_DFFES     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.U1.q[0]                 SB_DFFER     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[3] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.U1.q[3]                 SB_DFFES     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_CARRY        43 uses
SB_DFF          24 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             2 uses
SB_LUT4         28 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (7%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 28 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 28 = 28 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 13:59:07 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	28
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	30
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	23
        LUT with CARRY   	:	0
    LogicCells                  :	53/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.8 (sec)

Final Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	53/384
    PLBs                        :	9/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 123.18 MHz | Target: 134.95 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 55
used logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 55
used logic cells: 53
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 55 
I1212: Iteration  1 :     5 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133460K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 14:02:27 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:02:27 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:02:27 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:02:27 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 14:02:28 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:02:28 2023

multi_srs_gen completed
# Mon Dec 18 14:02:28 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:02:28 2023

premap completed with warnings
# Mon Dec 18 14:02:29 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:02:29 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:02:29 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 14:02:29 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 14:02:27 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@W: CG289 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":10:24:10:51|Specified digits overflow the number's size
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0000
   Generated name = shift_reg_4s_0

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:02:27 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:02:27 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:02:27 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:02:28 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 14:02:28 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                      Clock                     Clock
Clock                            Frequency     Period        Type                       Group                     Load 
-----------------------------------------------------------------------------------------------------------------------
TOP|clk                          1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     24   
nco|stevec_derived_clock[23]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
=======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Found inferred clock TOP|clk which controls 24 sequential elements including NCO1.stevec[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:02:29 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 14:02:29 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|User-specified initial value defined for instance NCO1.stevec[23:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing instance NCO1.U1.q[3] because it is equivalent to instance NCO1.U1.q[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing instance NCO1.U1.q[2] because it is equivalent to instance NCO1.U1.q[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing instance NCO1.U1.q[1] because it is equivalent to instance NCO1.U1.q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.86ns		  47 /        25
   2		0h:00m:00s		    -1.86ns		  47 /        25

   3		0h:00m:00s		    -1.86ns		  47 /        25

   4		0h:00m:00s		    -1.86ns		  47 /        25
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[23] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               25         NCO1.stevec[13]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 7.41ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 14:02:29 2023
#


Top view:               TOP
Requested Frequency:    134.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.308

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            134.9 MHz     114.6 MHz     7.414         8.723         -1.308     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  7.414       -1.308  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                       Arrival           
Instance           Reference     Type       Pin     Net           Time        Slack 
                   Clock                                                            
------------------------------------------------------------------------------------
NCO1.stevec[1]     TOP|clk       SB_DFF     Q       stevec[1]     0.796       -1.308
NCO1.stevec[0]     TOP|clk       SB_DFF     Q       stevec[0]     0.796       -1.115
NCO1.stevec[2]     TOP|clk       SB_DFF     Q       stevec[2]     0.796       -1.108
NCO1.stevec[3]     TOP|clk       SB_DFF     Q       stevec[3]     0.796       -0.908
NCO1.stevec[4]     TOP|clk       SB_DFF     Q       stevec[4]     0.796       -0.708
NCO1.stevec[5]     TOP|clk       SB_DFF     Q       stevec[5]     0.796       -0.508
NCO1.stevec[6]     TOP|clk       SB_DFF     Q       stevec[6]     0.796       -0.308
NCO1.stevec[7]     TOP|clk       SB_DFF     Q       stevec[7]     0.796       -0.108
NCO1.stevec[8]     TOP|clk       SB_DFF     Q       stevec[8]     0.796       0.092 
NCO1.stevec[9]     TOP|clk       SB_DFF     Q       stevec[9]     0.796       0.292 
====================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                   Required           
Instance            Reference     Type         Pin     Net                     Time         Slack 
                    Clock                                                                         
--------------------------------------------------------------------------------------------------
NCO1.stevec[23]     TOP|clk       SB_DFF       D       stevec_RNIA94S2[23]     7.259        -1.308
NCO1.U1.q[0]        TOP|clk       SB_DFFER     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.stevec[22]     TOP|clk       SB_DFF       D       stevec_1[22]            7.259        -1.108
NCO1.stevec[21]     TOP|clk       SB_DFF       D       stevec_1[21]            7.259        -0.908
NCO1.stevec[20]     TOP|clk       SB_DFF       D       stevec_1[20]            7.259        -0.708
NCO1.stevec[19]     TOP|clk       SB_DFF       D       stevec_1[19]            7.259        -0.508
NCO1.stevec[18]     TOP|clk       SB_DFF       D       stevec_1[18]            7.259        -0.308
NCO1.stevec[17]     TOP|clk       SB_DFF       D       stevec_1[17]            7.259        -0.108
NCO1.stevec[16]     TOP|clk       SB_DFF       D       stevec_1[16]            7.259        0.092 
NCO1.stevec[15]     TOP|clk       SB_DFF       D       stevec_1[15]            7.259        0.292 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.414
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.259

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.308

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[23] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           2         
NCO1.stevec[23]              SB_DFF       D        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           2         
NCO1.U1.q[0]                 SB_DFFER     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.414
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.259

    - Propagation time:                      8.374
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.115

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[23] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[0]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[0]                    Net          -        -       0.834     -           4         
NCO1.stevec_RNI3064[1]       SB_CARRY     CI       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.186     1.816       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         1.830       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.016       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.030       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.216       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.230       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.416       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.430       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.616       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.630       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     2.816       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         2.830       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.016       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.030       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.216       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.230       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.416       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.430       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.616       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.630       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     3.816       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         3.830       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.016       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.030       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.216       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.230       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.416       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.430       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.616       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.630       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     4.816       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         4.830       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.016       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.030       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.216       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.230       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.416       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.430       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.616       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.630       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     5.816       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         5.830       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.016       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.402       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     6.867       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           2         
NCO1.stevec[23]              SB_DFF       D        In      -         8.374       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.529 is 5.508(64.6%) logic and 3.021(35.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.414
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.259

    - Propagation time:                      8.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.108

    Number of logic level(s):                22
    Starting point:                          NCO1.stevec[2] / Q
    Ending point:                            NCO1.stevec[23] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[2]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[2]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNIM196[2]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.395       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     6.861       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           2         
NCO1.stevec[23]              SB_DFF       D        In      -         8.367       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.523 is 5.515(64.7%) logic and 3.007(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.414
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.259

    - Propagation time:                      8.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.108

    Number of logic level(s):                22
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[22] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
NCO1.stevec[1]             SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                  Net          -        -       0.834     -           3         
NCO1.stevec_1_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_1_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
stevec_1_cry_1             Net          -        -       0.014     -           2         
NCO1.stevec_1_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
stevec_1_cry_2             Net          -        -       0.014     -           2         
NCO1.stevec_1_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
stevec_1_cry_3             Net          -        -       0.014     -           2         
NCO1.stevec_1_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
stevec_1_cry_4             Net          -        -       0.014     -           2         
NCO1.stevec_1_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
stevec_1_cry_5             Net          -        -       0.014     -           2         
NCO1.stevec_1_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_1_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
stevec_1_cry_6             Net          -        -       0.014     -           2         
NCO1.stevec_1_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
stevec_1_cry_7             Net          -        -       0.014     -           2         
NCO1.stevec_1_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
stevec_1_cry_8             Net          -        -       0.014     -           2         
NCO1.stevec_1_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
stevec_1_cry_9             Net          -        -       0.014     -           2         
NCO1.stevec_1_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
stevec_1_cry_10            Net          -        -       0.014     -           2         
NCO1.stevec_1_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_1_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
stevec_1_cry_11            Net          -        -       0.014     -           2         
NCO1.stevec_1_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_1_cry_12            Net          -        -       0.014     -           2         
NCO1.stevec_1_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_1_cry_13            Net          -        -       0.014     -           2         
NCO1.stevec_1_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_1_cry_14            Net          -        -       0.014     -           2         
NCO1.stevec_1_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_1_cry_15            Net          -        -       0.014     -           2         
NCO1.stevec_1_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_1_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_1_cry_16            Net          -        -       0.014     -           2         
NCO1.stevec_1_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_1_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_1_cry_17            Net          -        -       0.014     -           2         
NCO1.stevec_1_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_1_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_1_cry_18            Net          -        -       0.014     -           2         
NCO1.stevec_1_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_1_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_1_cry_19            Net          -        -       0.014     -           2         
NCO1.stevec_1_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_1_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_1_cry_20            Net          -        -       0.014     -           2         
NCO1.stevec_1_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_1_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_1_cry_21            Net          -        -       0.386     -           1         
NCO1.stevec_RNO[22]        SB_LUT4      I3       In      -         6.395       -         
NCO1.stevec_RNO[22]        SB_LUT4      O        Out     0.465     6.861       -         
stevec_1[22]               Net          -        -       1.507     -           1         
NCO1.stevec[22]            SB_DFF       D        In      -         8.367       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.523 is 5.515(64.7%) logic and 3.007(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_CARRY        43 uses
SB_DFF          24 uses
SB_DFFER        1 use
VCC             2 uses
SB_LUT4         25 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 25 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 25 = 25 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:02:29 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 120 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	25
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	27
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	23
        LUT with CARRY   	:	0
    LogicCells                  :	50/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.6 (sec)

Final Design Statistics
    Number of LUTs      	:	27
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	50/384
    PLBs                        :	9/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 110.85 MHz | Target: 134.95 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 46
used logic cells: 50
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 46
used logic cells: 50
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 51 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133436K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

Parsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
running edif parserStored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	25
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	27
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	23
        LUT with CARRY   	:	0
    LogicCells                  :	50/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.6 (sec)

Final Design Statistics
    Number of LUTs      	:	27
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	50/384
    PLBs                        :	9/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 110.85 MHz | Target: 134.95 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 46
used logic cells: 50
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 46
used logic cells: 50
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

running routerI1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 51 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133436K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 14:06:36 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:06:36 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:06:36 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:06:36 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 14:06:37 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:06:37 2023

multi_srs_gen completed
# Mon Dec 18 14:06:37 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:06:37 2023

premap completed with warnings
# Mon Dec 18 14:06:38 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:06:38 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:06:38 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 14:06:38 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 14:06:36 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@W: CG289 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":10:24:10:51|Specified digits overflow the number's size
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0001
   Generated name = shift_reg_4s_1

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:06:36 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:06:36 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:06:36 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:06:37 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 14:06:37 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                      Clock                     Clock
Clock                            Frequency     Period        Type                       Group                     Load 
-----------------------------------------------------------------------------------------------------------------------
TOP|clk                          1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     24   
nco|stevec_derived_clock[23]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
=======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Found inferred clock TOP|clk which controls 24 sequential elements including NCO1.stevec[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:06:37 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 14:06:38 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|User-specified initial value defined for instance NCO1.stevec[23:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance NCO1.U1.q[3] because it is equivalent to instance NCO1.U1.q[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance NCO1.U1.q[2] because it is equivalent to instance NCO1.U1.q[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.86ns		  48 /        26
   2		0h:00m:00s		    -1.86ns		  48 /        26

   3		0h:00m:00s		    -1.86ns		  48 /        26

   4		0h:00m:00s		    -1.86ns		  48 /        26
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[23] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               26         NCO1.stevec[0] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 7.41ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 14:06:38 2023
#


Top view:               TOP
Requested Frequency:    134.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.308

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            134.9 MHz     114.6 MHz     7.414         8.723         -1.308     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  7.414       -1.308  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                       Arrival           
Instance           Reference     Type       Pin     Net           Time        Slack 
                   Clock                                                            
------------------------------------------------------------------------------------
NCO1.stevec[1]     TOP|clk       SB_DFF     Q       stevec[1]     0.796       -1.308
NCO1.stevec[0]     TOP|clk       SB_DFF     Q       stevec[0]     0.796       -1.115
NCO1.stevec[2]     TOP|clk       SB_DFF     Q       stevec[2]     0.796       -1.108
NCO1.stevec[3]     TOP|clk       SB_DFF     Q       stevec[3]     0.796       -0.908
NCO1.stevec[4]     TOP|clk       SB_DFF     Q       stevec[4]     0.796       -0.708
NCO1.stevec[5]     TOP|clk       SB_DFF     Q       stevec[5]     0.796       -0.508
NCO1.stevec[6]     TOP|clk       SB_DFF     Q       stevec[6]     0.796       -0.308
NCO1.stevec[7]     TOP|clk       SB_DFF     Q       stevec[7]     0.796       -0.108
NCO1.stevec[8]     TOP|clk       SB_DFF     Q       stevec[8]     0.796       0.092 
NCO1.stevec[9]     TOP|clk       SB_DFF     Q       stevec[9]     0.796       0.292 
====================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                   Required           
Instance            Reference     Type         Pin     Net                     Time         Slack 
                    Clock                                                                         
--------------------------------------------------------------------------------------------------
NCO1.stevec[23]     TOP|clk       SB_DFF       D       stevec_RNIA94S2[23]     7.259        -1.308
NCO1.U1.q[0]        TOP|clk       SB_DFFES     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.U1.q[1]        TOP|clk       SB_DFFER     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.stevec[22]     TOP|clk       SB_DFF       D       stevec_1[22]            7.259        -1.108
NCO1.stevec[21]     TOP|clk       SB_DFF       D       stevec_1[21]            7.259        -0.908
NCO1.stevec[20]     TOP|clk       SB_DFF       D       stevec_1[20]            7.259        -0.708
NCO1.stevec[19]     TOP|clk       SB_DFF       D       stevec_1[19]            7.259        -0.508
NCO1.stevec[18]     TOP|clk       SB_DFF       D       stevec_1[18]            7.259        -0.308
NCO1.stevec[17]     TOP|clk       SB_DFF       D       stevec_1[17]            7.259        -0.108
NCO1.stevec[16]     TOP|clk       SB_DFF       D       stevec_1[16]            7.259        0.092 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.414
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.259

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.308

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[23] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           3         
NCO1.stevec[23]              SB_DFF       D        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[1] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           3         
NCO1.U1.q[1]                 SB_DFFER     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           3         
NCO1.U1.q[0]                 SB_DFFES     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.414
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.259

    - Propagation time:                      8.374
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.115

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[23] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[0]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[0]                    Net          -        -       0.834     -           4         
NCO1.stevec_RNI3064[1]       SB_CARRY     CI       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.186     1.816       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         1.830       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.016       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.030       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.216       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.230       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.416       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.430       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.616       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.630       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     2.816       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         2.830       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.016       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.030       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.216       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.230       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.416       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.430       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.616       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.630       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     3.816       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         3.830       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.016       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.030       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.216       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.230       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.416       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.430       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.616       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.630       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     4.816       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         4.830       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.016       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.030       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.216       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.230       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.416       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.430       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.616       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.630       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     5.816       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         5.830       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.016       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.402       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     6.867       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           3         
NCO1.stevec[23]              SB_DFF       D        In      -         8.374       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.529 is 5.508(64.6%) logic and 3.021(35.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.414
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.259

    - Propagation time:                      8.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.108

    Number of logic level(s):                22
    Starting point:                          NCO1.stevec[2] / Q
    Ending point:                            NCO1.stevec[23] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[2]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[2]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNIM196[2]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.395       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     6.861       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           3         
NCO1.stevec[23]              SB_DFF       D        In      -         8.367       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.523 is 5.515(64.7%) logic and 3.007(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_CARRY        43 uses
SB_DFF          24 uses
SB_DFFER        1 use
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         26 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 26 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 26 = 26 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:06:38 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	28
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	23
        LUT with CARRY   	:	0
    LogicCells                  :	51/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.3 (sec)

Final Design Statistics
    Number of LUTs      	:	28
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	51/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 117.35 MHz | Target: 134.95 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 72
used logic cells: 51
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 72
running packerused logic cells: 51
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 52 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133440K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 14:08:31 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:08:31 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:08:31 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:08:31 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 14:08:32 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:08:32 2023

multi_srs_gen completed
# Mon Dec 18 14:08:32 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:08:32 2023

premap completed with warnings
# Mon Dec 18 14:08:32 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:08:32 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:08:32 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 14:08:33 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 14:08:31 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@W: CG289 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":10:24:10:51|Specified digits overflow the number's size
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:08:31 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:08:31 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:08:31 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:08:32 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 14:08:32 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                      Clock                     Clock
Clock                            Frequency     Period        Type                       Group                     Load 
-----------------------------------------------------------------------------------------------------------------------
TOP|clk                          1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     24   
nco|stevec_derived_clock[23]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
=======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Found inferred clock TOP|clk which controls 24 sequential elements including NCO1.stevec[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:08:32 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 14:08:32 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|User-specified initial value defined for instance NCO1.stevec[23:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.86ns		  50 /        28
   2		0h:00m:00s		    -1.86ns		  50 /        28

   3		0h:00m:00s		    -1.86ns		  50 /        28

   4		0h:00m:00s		    -1.86ns		  50 /        28
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[23] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               28         NCO1.stevec[13]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 7.41ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 14:08:33 2023
#


Top view:               TOP
Requested Frequency:    134.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.308

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            134.9 MHz     114.6 MHz     7.414         8.723         -1.308     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  7.414       -1.308  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                       Arrival           
Instance           Reference     Type       Pin     Net           Time        Slack 
                   Clock                                                            
------------------------------------------------------------------------------------
NCO1.stevec[1]     TOP|clk       SB_DFF     Q       stevec[1]     0.796       -1.308
NCO1.stevec[0]     TOP|clk       SB_DFF     Q       stevec[0]     0.796       -1.115
NCO1.stevec[2]     TOP|clk       SB_DFF     Q       stevec[2]     0.796       -1.108
NCO1.stevec[3]     TOP|clk       SB_DFF     Q       stevec[3]     0.796       -0.908
NCO1.stevec[4]     TOP|clk       SB_DFF     Q       stevec[4]     0.796       -0.708
NCO1.stevec[5]     TOP|clk       SB_DFF     Q       stevec[5]     0.796       -0.508
NCO1.stevec[6]     TOP|clk       SB_DFF     Q       stevec[6]     0.796       -0.308
NCO1.stevec[7]     TOP|clk       SB_DFF     Q       stevec[7]     0.796       -0.108
NCO1.stevec[8]     TOP|clk       SB_DFF     Q       stevec[8]     0.796       0.092 
NCO1.stevec[9]     TOP|clk       SB_DFF     Q       stevec[9]     0.796       0.292 
====================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                   Required           
Instance            Reference     Type         Pin     Net                     Time         Slack 
                    Clock                                                                         
--------------------------------------------------------------------------------------------------
NCO1.stevec[23]     TOP|clk       SB_DFF       D       stevec_RNIA94S2[23]     7.259        -1.308
NCO1.U1.q[0]        TOP|clk       SB_DFFER     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.U1.q[1]        TOP|clk       SB_DFFER     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.U1.q[2]        TOP|clk       SB_DFFER     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.U1.q[3]        TOP|clk       SB_DFFES     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.stevec[22]     TOP|clk       SB_DFF       D       stevec_1[22]            7.259        -1.108
NCO1.stevec[21]     TOP|clk       SB_DFF       D       stevec_1[21]            7.259        -0.908
NCO1.stevec[20]     TOP|clk       SB_DFF       D       stevec_1[20]            7.259        -0.708
NCO1.stevec[19]     TOP|clk       SB_DFF       D       stevec_1[19]            7.259        -0.508
NCO1.stevec[18]     TOP|clk       SB_DFF       D       stevec_1[18]            7.259        -0.308
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.414
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.259

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.308

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[23] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.stevec[23]              SB_DFF       D        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[2] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.U1.q[2]                 SB_DFFER     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[1] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.U1.q[1]                 SB_DFFER     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.U1.q[0]                 SB_DFFER     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[3] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.U1.q[3]                 SB_DFFES     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_CARRY        43 uses
SB_DFF          24 uses
SB_DFFER        3 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         28 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (7%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 28 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 28 = 28 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:08:33 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	28
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	30
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	23
        LUT with CARRY   	:	0
    LogicCells                  :	53/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.8 (sec)

Final Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	53/384
    PLBs                        :	9/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 123.18 MHz | Target: 134.95 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 55
used logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 55
used logic cells: 53
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 55 
I1212: Iteration  1 :     5 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133460K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 14:13:06 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:13:06 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:13:06 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:13:06 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 14:13:07 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:13:07 2023

multi_srs_gen completed
# Mon Dec 18 14:13:07 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:13:07 2023

premap completed with warnings
# Mon Dec 18 14:13:08 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:13:08 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:13:08 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 14:13:08 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 14:13:06 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@W: CG289 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":10:24:10:51|Specified digits overflow the number's size
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v changed - recompiling
Selecting top level module nco
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:13:06 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Selected library: work cell: nco view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Selected library: work cell: nco view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:13:06 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:13:06 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Selected library: work cell: nco view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Selected library: work cell: nco view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:13:07 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 14:13:07 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist nco

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                      Clock                     Clock
Clock                            Frequency     Period        Type                       Group                     Load 
-----------------------------------------------------------------------------------------------------------------------
nco|clk                          1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     24   
nco|stevec_derived_clock[23]     1.0 MHz       1000.000      derived (from nco|clk)     Autoconstr_clkgroup_0     4    
=======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Found inferred clock nco|clk which controls 24 sequential elements including stevec[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:13:07 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 14:13:08 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|User-specified initial value defined for instance stevec[23:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.86ns		  49 /        28
   2		0h:00m:00s		    -1.86ns		  49 /        28

   3		0h:00m:00s		    -1.86ns		  49 /        28

   4		0h:00m:00s		    -1.86ns		  49 /        28
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:14:2:16|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[23] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               28         stevec[0]      
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock nco|clk with period 7.41ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 14:13:08 2023
#


Top view:               nco
Requested Frequency:    134.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.308

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
nco|clk            134.9 MHz     114.6 MHz     7.414         8.723         -1.308     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
nco|clk   nco|clk  |  7.414       -1.308  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: nco|clk
====================================



Starting Points with Worst Slack
********************************

              Starting                                       Arrival           
Instance      Reference     Type       Pin     Net           Time        Slack 
              Clock                                                            
-------------------------------------------------------------------------------
stevec[1]     nco|clk       SB_DFF     Q       stevec[1]     0.796       -1.308
stevec[0]     nco|clk       SB_DFF     Q       stevec[0]     0.796       -1.115
stevec[2]     nco|clk       SB_DFF     Q       stevec[2]     0.796       -1.108
stevec[3]     nco|clk       SB_DFF     Q       stevec[3]     0.796       -0.908
stevec[4]     nco|clk       SB_DFF     Q       stevec[4]     0.796       -0.708
stevec[5]     nco|clk       SB_DFF     Q       stevec[5]     0.796       -0.508
stevec[6]     nco|clk       SB_DFF     Q       stevec[6]     0.796       -0.308
stevec[7]     nco|clk       SB_DFF     Q       stevec[7]     0.796       -0.108
stevec[8]     nco|clk       SB_DFF     Q       stevec[8]     0.796       0.092 
stevec[9]     nco|clk       SB_DFF     Q       stevec[9]     0.796       0.292 
===============================================================================


Ending Points with Worst Slack
******************************

               Starting                                                   Required           
Instance       Reference     Type         Pin     Net                     Time         Slack 
               Clock                                                                         
---------------------------------------------------------------------------------------------
stevec[23]     nco|clk       SB_DFF       D       stevec_RNI20AM6[23]     7.259        -1.308
U1.q[0]        nco|clk       SB_DFFER     E       stevec_RNI20AM6[23]     7.414        -1.153
U1.q[1]        nco|clk       SB_DFFER     E       stevec_RNI20AM6[23]     7.414        -1.153
U1.q[2]        nco|clk       SB_DFFER     E       stevec_RNI20AM6[23]     7.414        -1.153
U1.q[3]        nco|clk       SB_DFFES     E       stevec_RNI20AM6[23]     7.414        -1.153
stevec[22]     nco|clk       SB_DFF       D       stevec_1[22]            7.259        -1.108
stevec[21]     nco|clk       SB_DFF       D       stevec_1[21]            7.259        -0.908
stevec[20]     nco|clk       SB_DFF       D       stevec_1[20]            7.259        -0.708
stevec[19]     nco|clk       SB_DFF       D       stevec_1[19]            7.259        -0.508
stevec[18]     nco|clk       SB_DFF       D       stevec_1[18]            7.259        -0.308
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.414
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.259

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.308

    Number of logic level(s):                23
    Starting point:                          stevec[1] / Q
    Ending point:                            stevec[23] / D
    The start point is clocked by            nco|clk [rising] on pin C
    The end   point is clocked by            nco|clk [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]               Net          -        -       0.834     -           3         
stevec_RNI5UK5[1]       SB_CARRY     I0       In      -         1.630       -         
stevec_RNI5UK5[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1          Net          -        -       0.014     -           1         
stevec_RNIPEF8[2]       SB_CARRY     CI       In      -         2.023       -         
stevec_RNIPEF8[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2          Net          -        -       0.014     -           1         
stevec_RNIE0AB[3]       SB_CARRY     CI       In      -         2.223       -         
stevec_RNIE0AB[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3          Net          -        -       0.014     -           1         
stevec_RNI4J4E[4]       SB_CARRY     CI       In      -         2.423       -         
stevec_RNI4J4E[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4          Net          -        -       0.014     -           1         
stevec_RNIR6VG[5]       SB_CARRY     CI       In      -         2.623       -         
stevec_RNIR6VG[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5          Net          -        -       0.014     -           1         
stevec_RNIJRPJ[6]       SB_CARRY     CI       In      -         2.823       -         
stevec_RNIJRPJ[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6          Net          -        -       0.014     -           1         
stevec_RNICHKM[7]       SB_CARRY     CI       In      -         3.023       -         
stevec_RNICHKM[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7          Net          -        -       0.014     -           1         
stevec_RNI68FP[8]       SB_CARRY     CI       In      -         3.223       -         
stevec_RNI68FP[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8          Net          -        -       0.014     -           1         
stevec_RNI10AS[9]       SB_CARRY     CI       In      -         3.423       -         
stevec_RNI10AS[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9          Net          -        -       0.014     -           1         
stevec_RNI4NI91[10]     SB_CARRY     CI       In      -         3.623       -         
stevec_RNI4NI91[10]     SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10         Net          -        -       0.014     -           1         
stevec_RNI8FRM1[11]     SB_CARRY     CI       In      -         3.823       -         
stevec_RNI8FRM1[11]     SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11         Net          -        -       0.014     -           1         
stevec_RNID8442[12]     SB_CARRY     CI       In      -         4.023       -         
stevec_RNID8442[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12         Net          -        -       0.014     -           1         
stevec_RNIJ2DH2[13]     SB_CARRY     CI       In      -         4.223       -         
stevec_RNIJ2DH2[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13         Net          -        -       0.014     -           1         
stevec_RNIQTLU2[14]     SB_CARRY     CI       In      -         4.423       -         
stevec_RNIQTLU2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14         Net          -        -       0.014     -           1         
stevec_RNI2QUB3[15]     SB_CARRY     CI       In      -         4.623       -         
stevec_RNI2QUB3[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15         Net          -        -       0.014     -           1         
stevec_RNIBN7P3[16]     SB_CARRY     CI       In      -         4.823       -         
stevec_RNIBN7P3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16         Net          -        -       0.014     -           1         
stevec_RNILLG64[17]     SB_CARRY     CI       In      -         5.023       -         
stevec_RNILLG64[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17         Net          -        -       0.014     -           1         
stevec_RNI0LPJ4[18]     SB_CARRY     CI       In      -         5.223       -         
stevec_RNI0LPJ4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18         Net          -        -       0.014     -           1         
stevec_RNICL215[19]     SB_CARRY     CI       In      -         5.423       -         
stevec_RNICL215[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19         Net          -        -       0.014     -           1         
stevec_RNIGECE5[20]     SB_CARRY     CI       In      -         5.623       -         
stevec_RNIGECE5[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20         Net          -        -       0.014     -           1         
stevec_RNIL8MR5[21]     SB_CARRY     CI       In      -         5.823       -         
stevec_RNIL8MR5[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21         Net          -        -       0.014     -           1         
stevec_RNIR3096[22]     SB_CARRY     CI       In      -         6.023       -         
stevec_RNIR3096[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22         Net          -        -       0.386     -           1         
stevec_RNI20AM6[23]     SB_LUT4      I3       In      -         6.595       -         
stevec_RNI20AM6[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNI20AM6[23]     Net          -        -       1.507     -           5         
stevec[23]              SB_DFF       D        In      -         8.568       -         
======================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          stevec[1] / Q
    Ending point:                            U1.q[3] / E
    The start point is clocked by            nco|clk [rising] on pin C
    The end   point is clocked by            nco|clk [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]               Net          -        -       0.834     -           3         
stevec_RNI5UK5[1]       SB_CARRY     I0       In      -         1.630       -         
stevec_RNI5UK5[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1          Net          -        -       0.014     -           1         
stevec_RNIPEF8[2]       SB_CARRY     CI       In      -         2.023       -         
stevec_RNIPEF8[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2          Net          -        -       0.014     -           1         
stevec_RNIE0AB[3]       SB_CARRY     CI       In      -         2.223       -         
stevec_RNIE0AB[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3          Net          -        -       0.014     -           1         
stevec_RNI4J4E[4]       SB_CARRY     CI       In      -         2.423       -         
stevec_RNI4J4E[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4          Net          -        -       0.014     -           1         
stevec_RNIR6VG[5]       SB_CARRY     CI       In      -         2.623       -         
stevec_RNIR6VG[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5          Net          -        -       0.014     -           1         
stevec_RNIJRPJ[6]       SB_CARRY     CI       In      -         2.823       -         
stevec_RNIJRPJ[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6          Net          -        -       0.014     -           1         
stevec_RNICHKM[7]       SB_CARRY     CI       In      -         3.023       -         
stevec_RNICHKM[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7          Net          -        -       0.014     -           1         
stevec_RNI68FP[8]       SB_CARRY     CI       In      -         3.223       -         
stevec_RNI68FP[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8          Net          -        -       0.014     -           1         
stevec_RNI10AS[9]       SB_CARRY     CI       In      -         3.423       -         
stevec_RNI10AS[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9          Net          -        -       0.014     -           1         
stevec_RNI4NI91[10]     SB_CARRY     CI       In      -         3.623       -         
stevec_RNI4NI91[10]     SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10         Net          -        -       0.014     -           1         
stevec_RNI8FRM1[11]     SB_CARRY     CI       In      -         3.823       -         
stevec_RNI8FRM1[11]     SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11         Net          -        -       0.014     -           1         
stevec_RNID8442[12]     SB_CARRY     CI       In      -         4.023       -         
stevec_RNID8442[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12         Net          -        -       0.014     -           1         
stevec_RNIJ2DH2[13]     SB_CARRY     CI       In      -         4.223       -         
stevec_RNIJ2DH2[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13         Net          -        -       0.014     -           1         
stevec_RNIQTLU2[14]     SB_CARRY     CI       In      -         4.423       -         
stevec_RNIQTLU2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14         Net          -        -       0.014     -           1         
stevec_RNI2QUB3[15]     SB_CARRY     CI       In      -         4.623       -         
stevec_RNI2QUB3[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15         Net          -        -       0.014     -           1         
stevec_RNIBN7P3[16]     SB_CARRY     CI       In      -         4.823       -         
stevec_RNIBN7P3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16         Net          -        -       0.014     -           1         
stevec_RNILLG64[17]     SB_CARRY     CI       In      -         5.023       -         
stevec_RNILLG64[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17         Net          -        -       0.014     -           1         
stevec_RNI0LPJ4[18]     SB_CARRY     CI       In      -         5.223       -         
stevec_RNI0LPJ4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18         Net          -        -       0.014     -           1         
stevec_RNICL215[19]     SB_CARRY     CI       In      -         5.423       -         
stevec_RNICL215[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19         Net          -        -       0.014     -           1         
stevec_RNIGECE5[20]     SB_CARRY     CI       In      -         5.623       -         
stevec_RNIGECE5[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20         Net          -        -       0.014     -           1         
stevec_RNIL8MR5[21]     SB_CARRY     CI       In      -         5.823       -         
stevec_RNIL8MR5[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21         Net          -        -       0.014     -           1         
stevec_RNIR3096[22]     SB_CARRY     CI       In      -         6.023       -         
stevec_RNIR3096[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22         Net          -        -       0.386     -           1         
stevec_RNI20AM6[23]     SB_LUT4      I3       In      -         6.595       -         
stevec_RNI20AM6[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNI20AM6[23]     Net          -        -       1.507     -           5         
U1.q[3]                 SB_DFFES     E        In      -         8.568       -         
======================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          stevec[1] / Q
    Ending point:                            U1.q[2] / E
    The start point is clocked by            nco|clk [rising] on pin C
    The end   point is clocked by            nco|clk [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]               Net          -        -       0.834     -           3         
stevec_RNI5UK5[1]       SB_CARRY     I0       In      -         1.630       -         
stevec_RNI5UK5[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1          Net          -        -       0.014     -           1         
stevec_RNIPEF8[2]       SB_CARRY     CI       In      -         2.023       -         
stevec_RNIPEF8[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2          Net          -        -       0.014     -           1         
stevec_RNIE0AB[3]       SB_CARRY     CI       In      -         2.223       -         
stevec_RNIE0AB[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3          Net          -        -       0.014     -           1         
stevec_RNI4J4E[4]       SB_CARRY     CI       In      -         2.423       -         
stevec_RNI4J4E[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4          Net          -        -       0.014     -           1         
stevec_RNIR6VG[5]       SB_CARRY     CI       In      -         2.623       -         
stevec_RNIR6VG[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5          Net          -        -       0.014     -           1         
stevec_RNIJRPJ[6]       SB_CARRY     CI       In      -         2.823       -         
stevec_RNIJRPJ[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6          Net          -        -       0.014     -           1         
stevec_RNICHKM[7]       SB_CARRY     CI       In      -         3.023       -         
stevec_RNICHKM[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7          Net          -        -       0.014     -           1         
stevec_RNI68FP[8]       SB_CARRY     CI       In      -         3.223       -         
stevec_RNI68FP[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8          Net          -        -       0.014     -           1         
stevec_RNI10AS[9]       SB_CARRY     CI       In      -         3.423       -         
stevec_RNI10AS[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9          Net          -        -       0.014     -           1         
stevec_RNI4NI91[10]     SB_CARRY     CI       In      -         3.623       -         
stevec_RNI4NI91[10]     SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10         Net          -        -       0.014     -           1         
stevec_RNI8FRM1[11]     SB_CARRY     CI       In      -         3.823       -         
stevec_RNI8FRM1[11]     SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11         Net          -        -       0.014     -           1         
stevec_RNID8442[12]     SB_CARRY     CI       In      -         4.023       -         
stevec_RNID8442[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12         Net          -        -       0.014     -           1         
stevec_RNIJ2DH2[13]     SB_CARRY     CI       In      -         4.223       -         
stevec_RNIJ2DH2[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13         Net          -        -       0.014     -           1         
stevec_RNIQTLU2[14]     SB_CARRY     CI       In      -         4.423       -         
stevec_RNIQTLU2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14         Net          -        -       0.014     -           1         
stevec_RNI2QUB3[15]     SB_CARRY     CI       In      -         4.623       -         
stevec_RNI2QUB3[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15         Net          -        -       0.014     -           1         
stevec_RNIBN7P3[16]     SB_CARRY     CI       In      -         4.823       -         
stevec_RNIBN7P3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16         Net          -        -       0.014     -           1         
stevec_RNILLG64[17]     SB_CARRY     CI       In      -         5.023       -         
stevec_RNILLG64[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17         Net          -        -       0.014     -           1         
stevec_RNI0LPJ4[18]     SB_CARRY     CI       In      -         5.223       -         
stevec_RNI0LPJ4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18         Net          -        -       0.014     -           1         
stevec_RNICL215[19]     SB_CARRY     CI       In      -         5.423       -         
stevec_RNICL215[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19         Net          -        -       0.014     -           1         
stevec_RNIGECE5[20]     SB_CARRY     CI       In      -         5.623       -         
stevec_RNIGECE5[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20         Net          -        -       0.014     -           1         
stevec_RNIL8MR5[21]     SB_CARRY     CI       In      -         5.823       -         
stevec_RNIL8MR5[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21         Net          -        -       0.014     -           1         
stevec_RNIR3096[22]     SB_CARRY     CI       In      -         6.023       -         
stevec_RNIR3096[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22         Net          -        -       0.386     -           1         
stevec_RNI20AM6[23]     SB_LUT4      I3       In      -         6.595       -         
stevec_RNI20AM6[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNI20AM6[23]     Net          -        -       1.507     -           5         
U1.q[2]                 SB_DFFER     E        In      -         8.568       -         
======================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          stevec[1] / Q
    Ending point:                            U1.q[1] / E
    The start point is clocked by            nco|clk [rising] on pin C
    The end   point is clocked by            nco|clk [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]               Net          -        -       0.834     -           3         
stevec_RNI5UK5[1]       SB_CARRY     I0       In      -         1.630       -         
stevec_RNI5UK5[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1          Net          -        -       0.014     -           1         
stevec_RNIPEF8[2]       SB_CARRY     CI       In      -         2.023       -         
stevec_RNIPEF8[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2          Net          -        -       0.014     -           1         
stevec_RNIE0AB[3]       SB_CARRY     CI       In      -         2.223       -         
stevec_RNIE0AB[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3          Net          -        -       0.014     -           1         
stevec_RNI4J4E[4]       SB_CARRY     CI       In      -         2.423       -         
stevec_RNI4J4E[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4          Net          -        -       0.014     -           1         
stevec_RNIR6VG[5]       SB_CARRY     CI       In      -         2.623       -         
stevec_RNIR6VG[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5          Net          -        -       0.014     -           1         
stevec_RNIJRPJ[6]       SB_CARRY     CI       In      -         2.823       -         
stevec_RNIJRPJ[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6          Net          -        -       0.014     -           1         
stevec_RNICHKM[7]       SB_CARRY     CI       In      -         3.023       -         
stevec_RNICHKM[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7          Net          -        -       0.014     -           1         
stevec_RNI68FP[8]       SB_CARRY     CI       In      -         3.223       -         
stevec_RNI68FP[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8          Net          -        -       0.014     -           1         
stevec_RNI10AS[9]       SB_CARRY     CI       In      -         3.423       -         
stevec_RNI10AS[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9          Net          -        -       0.014     -           1         
stevec_RNI4NI91[10]     SB_CARRY     CI       In      -         3.623       -         
stevec_RNI4NI91[10]     SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10         Net          -        -       0.014     -           1         
stevec_RNI8FRM1[11]     SB_CARRY     CI       In      -         3.823       -         
stevec_RNI8FRM1[11]     SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11         Net          -        -       0.014     -           1         
stevec_RNID8442[12]     SB_CARRY     CI       In      -         4.023       -         
stevec_RNID8442[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12         Net          -        -       0.014     -           1         
stevec_RNIJ2DH2[13]     SB_CARRY     CI       In      -         4.223       -         
stevec_RNIJ2DH2[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13         Net          -        -       0.014     -           1         
stevec_RNIQTLU2[14]     SB_CARRY     CI       In      -         4.423       -         
stevec_RNIQTLU2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14         Net          -        -       0.014     -           1         
stevec_RNI2QUB3[15]     SB_CARRY     CI       In      -         4.623       -         
stevec_RNI2QUB3[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15         Net          -        -       0.014     -           1         
stevec_RNIBN7P3[16]     SB_CARRY     CI       In      -         4.823       -         
stevec_RNIBN7P3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16         Net          -        -       0.014     -           1         
stevec_RNILLG64[17]     SB_CARRY     CI       In      -         5.023       -         
stevec_RNILLG64[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17         Net          -        -       0.014     -           1         
stevec_RNI0LPJ4[18]     SB_CARRY     CI       In      -         5.223       -         
stevec_RNI0LPJ4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18         Net          -        -       0.014     -           1         
stevec_RNICL215[19]     SB_CARRY     CI       In      -         5.423       -         
stevec_RNICL215[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19         Net          -        -       0.014     -           1         
stevec_RNIGECE5[20]     SB_CARRY     CI       In      -         5.623       -         
stevec_RNIGECE5[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20         Net          -        -       0.014     -           1         
stevec_RNIL8MR5[21]     SB_CARRY     CI       In      -         5.823       -         
stevec_RNIL8MR5[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21         Net          -        -       0.014     -           1         
stevec_RNIR3096[22]     SB_CARRY     CI       In      -         6.023       -         
stevec_RNIR3096[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22         Net          -        -       0.386     -           1         
stevec_RNI20AM6[23]     SB_LUT4      I3       In      -         6.595       -         
stevec_RNI20AM6[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNI20AM6[23]     Net          -        -       1.507     -           5         
U1.q[1]                 SB_DFFER     E        In      -         8.568       -         
======================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          stevec[1] / Q
    Ending point:                            U1.q[0] / E
    The start point is clocked by            nco|clk [rising] on pin C
    The end   point is clocked by            nco|clk [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]               Net          -        -       0.834     -           3         
stevec_RNI5UK5[1]       SB_CARRY     I0       In      -         1.630       -         
stevec_RNI5UK5[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1          Net          -        -       0.014     -           1         
stevec_RNIPEF8[2]       SB_CARRY     CI       In      -         2.023       -         
stevec_RNIPEF8[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2          Net          -        -       0.014     -           1         
stevec_RNIE0AB[3]       SB_CARRY     CI       In      -         2.223       -         
stevec_RNIE0AB[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3          Net          -        -       0.014     -           1         
stevec_RNI4J4E[4]       SB_CARRY     CI       In      -         2.423       -         
stevec_RNI4J4E[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4          Net          -        -       0.014     -           1         
stevec_RNIR6VG[5]       SB_CARRY     CI       In      -         2.623       -         
stevec_RNIR6VG[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5          Net          -        -       0.014     -           1         
stevec_RNIJRPJ[6]       SB_CARRY     CI       In      -         2.823       -         
stevec_RNIJRPJ[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6          Net          -        -       0.014     -           1         
stevec_RNICHKM[7]       SB_CARRY     CI       In      -         3.023       -         
stevec_RNICHKM[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7          Net          -        -       0.014     -           1         
stevec_RNI68FP[8]       SB_CARRY     CI       In      -         3.223       -         
stevec_RNI68FP[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8          Net          -        -       0.014     -           1         
stevec_RNI10AS[9]       SB_CARRY     CI       In      -         3.423       -         
stevec_RNI10AS[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9          Net          -        -       0.014     -           1         
stevec_RNI4NI91[10]     SB_CARRY     CI       In      -         3.623       -         
stevec_RNI4NI91[10]     SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10         Net          -        -       0.014     -           1         
stevec_RNI8FRM1[11]     SB_CARRY     CI       In      -         3.823       -         
stevec_RNI8FRM1[11]     SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11         Net          -        -       0.014     -           1         
stevec_RNID8442[12]     SB_CARRY     CI       In      -         4.023       -         
stevec_RNID8442[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12         Net          -        -       0.014     -           1         
stevec_RNIJ2DH2[13]     SB_CARRY     CI       In      -         4.223       -         
stevec_RNIJ2DH2[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13         Net          -        -       0.014     -           1         
stevec_RNIQTLU2[14]     SB_CARRY     CI       In      -         4.423       -         
stevec_RNIQTLU2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14         Net          -        -       0.014     -           1         
stevec_RNI2QUB3[15]     SB_CARRY     CI       In      -         4.623       -         
stevec_RNI2QUB3[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15         Net          -        -       0.014     -           1         
stevec_RNIBN7P3[16]     SB_CARRY     CI       In      -         4.823       -         
stevec_RNIBN7P3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16         Net          -        -       0.014     -           1         
stevec_RNILLG64[17]     SB_CARRY     CI       In      -         5.023       -         
stevec_RNILLG64[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17         Net          -        -       0.014     -           1         
stevec_RNI0LPJ4[18]     SB_CARRY     CI       In      -         5.223       -         
stevec_RNI0LPJ4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18         Net          -        -       0.014     -           1         
stevec_RNICL215[19]     SB_CARRY     CI       In      -         5.423       -         
stevec_RNICL215[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19         Net          -        -       0.014     -           1         
stevec_RNIGECE5[20]     SB_CARRY     CI       In      -         5.623       -         
stevec_RNIGECE5[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20         Net          -        -       0.014     -           1         
stevec_RNIL8MR5[21]     SB_CARRY     CI       In      -         5.823       -         
stevec_RNIL8MR5[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21         Net          -        -       0.014     -           1         
stevec_RNIR3096[22]     SB_CARRY     CI       In      -         6.023       -         
stevec_RNIR3096[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22         Net          -        -       0.386     -           1         
stevec_RNI20AM6[23]     SB_LUT4      I3       In      -         6.595       -         
stevec_RNI20AM6[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNI20AM6[23]     Net          -        -       1.507     -           5         
U1.q[0]                 SB_DFFER     E        In      -         8.568       -         
======================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for nco 

Mapping to part: ice40lp384qn32
Cell usage:
GND             1 use
SB_CARRY        43 uses
SB_DFF          24 uses
SB_DFFER        3 uses
SB_DFFES        1 use
VCC             1 use
SB_LUT4         27 uses

I/O ports: 18
I/O primitives: 7
SB_GB_IO       1 use
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (7%)
Total load per clock:
   nco|clk: 1

@S |Mapping Summary:
Total  LUTs: 27 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 27 = 27 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:13:08 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
Warning: pin BNC doesn't exist in the design netlist.ignoring the set_io command on line 9 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin BUTTON1 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin BUTTON2 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[4] doesn't exist in the design netlist.ignoring the set_io command on line 16 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[5] doesn't exist in the design netlist.ignoring the set_io command on line 17 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[6] doesn't exist in the design netlist.ignoring the set_io command on line 18 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[7] doesn't exist in the design netlist.ignoring the set_io command on line 19 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[8] doesn't exist in the design netlist.ignoring the set_io command on line 20 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[9] doesn't exist in the design netlist.ignoring the set_io command on line 21 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
parse file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf error. But they are ignored
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-nco...

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: nco

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-nco" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/nco_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-nco --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/nco_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-nco
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-nco/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	27
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	23
        LUT with CARRY   	:	0
    LogicCells                  :	52/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	7/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.1 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	52/384
    PLBs                        :	9/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	7/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: nco|clk | Frequency: 117.35 MHz | Target: 134.95 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-nco" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/nco_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/nco_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 51
used logic cells: 52
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-nco" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/nco_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/nco_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 51
used logic cells: 52
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/nco_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/nco_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-nco" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/nco_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/nco_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-nco /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/nco_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/nco_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design nco
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 53 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design nco
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133412K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/nco_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/nco_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-nco" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/nco_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/nco_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/nco_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/nco_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-nco" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/nco_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/nco_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/nco_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-nco --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/nco_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/nco_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/nco_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-nco" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 14:15:17 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:15:17 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:15:17 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:15:17 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 14:15:19 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:15:19 2023

multi_srs_gen completed
# Mon Dec 18 14:15:19 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:15:19 2023

premap completed with warnings
# Mon Dec 18 14:15:19 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:15:19 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:15:19 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 14:15:20 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 14:15:17 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000001010
	init_val=10'b1111111111
   Generated name = shift_reg_10s_1023

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":1:7:1:11|Synthesizing module cagen in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":14:18:14:18|Port-width mismatch for port t0. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":15:18:15:18|Port-width mismatch for port t1. The port definition is 4 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:15:17 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:15:18 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:15:18 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:15:19 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 14:15:19 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
TOP|clk                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
cagen|stevec_derived_clock[4]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     20   
========================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|Found inferred clock TOP|clk which controls 5 sequential elements including CA1.stevec[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance q[0] (in view: work.shift_reg_10s_1023_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:15:19 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 14:15:19 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":20:4:20:9|User-specified initial value defined for instance CA1.stevec[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Removing sequential instance G2.q[0] (in view: work.cagen(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  22 /        24



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_4.
@N: FX1017 :|SB_GB inserted on the net BUTTON2_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock cagen|stevec_derived_clock[4] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
19 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         CA1.stevec[3]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 14:15:20 2023
#


Top view:               TOP
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                    Starting                                           Arrival           
Instance            Reference     Type         Pin     Net             Time        Slack 
                    Clock                                                                
-----------------------------------------------------------------------------------------
CA1.G2.q[7]         TOP|clk       SB_DFFES     Q       q_G2[7]         0.796       -1.013
CA1.G2.q[8]         TOP|clk       SB_DFFES     Q       q_G2[8]         0.796       -0.940
CA1.G2.q[9]         TOP|clk       SB_DFFES     Q       q_G2[9]         0.796       -0.909
CA1.stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.157
CA1.stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.085
CA1.stevec[3]       TOP|clk       SB_DFF       Q       stevec[3]       0.796       -0.054
CA1.stevec_e[4]     TOP|clk       SB_DFFE      Q       stevec_i[4]     0.796       0.040 
CA1.G1.q[2]         TOP|clk       SB_DFFES     Q       q_G1[2]         0.796       1.020 
CA1.G2.q[1]         TOP|clk       SB_DFFES     Q       q_G2[1]         0.796       1.092 
CA1.G1.q[9]         TOP|clk       SB_DFFES     Q       q_G1[9]         0.796       1.092 
=========================================================================================


Ending Points with Worst Slack
******************************

                Starting                                     Required           
Instance        Reference     Type         Pin     Net       Time         Slack 
                Clock                                                           
--------------------------------------------------------------------------------
CA1.G2.q[9]     TOP|clk       SB_DFFES     D       data2     5.583        -1.013
CA1.G1.q[0]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[1]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[1]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[2]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[2]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[3]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[3]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G1.q[4]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
CA1.G2.q[4]     TOP|clk       SB_DFFES     E       N_4_g     5.738        -0.157
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[7] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[7]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[7]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I0       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.661     3.056       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.427       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.089       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.596       -         
====================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[8] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[8]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[8]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I1       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.589     2.984       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.355       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     5.017       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.524       -         
====================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          CA1.G2.q[9] / Q
    Ending point:                            CA1.G2.q[9] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
CA1.G2.q[9]           SB_DFFES     Q        Out     0.796     0.796       -         
q_G2[9]               Net          -        -       1.599     -           2         
CA1.G2.q_RNO_0[9]     SB_LUT4      I2       In      -         2.395       -         
CA1.G2.q_RNO_0[9]     SB_LUT4      O        Out     0.558     2.953       -         
data2_3               Net          -        -       1.371     -           1         
CA1.G2.q_RNO[9]       SB_LUT4      I0       In      -         4.324       -         
CA1.G2.q_RNO[9]       SB_LUT4      O        Out     0.661     4.986       -         
data2                 Net          -        -       1.507     -           1         
CA1.G2.q[9]           SB_DFFES     D        In      -         6.493       -         
====================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_4_g                       Net          -                                -       0.000     -           19        
CA1.G1.q[0]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.738

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.157

    Number of logic level(s):                3
    Starting point:                          CA1.stevec[0] / Q
    Ending point:                            CA1.G2.q[6] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                           Pin                              Pin               Arrival     No. of    
Name                        Type         Name                             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CA1.stevec[0]               SB_DFF       Q                                Out     0.796     0.796       -         
stevec[0]                   Net          -                                -       1.599     -           6         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      I0                               In      -         2.395       -         
CA1.stevec_e_RNI17CB[4]     SB_LUT4      O                                Out     0.661     3.056       -         
stevec_e_RNI17CB[4]         Net          -                                -       1.371     -           1         
CA1.stevec_RNINK4C[1]       SB_LUT4      I2                               In      -         4.427       -         
CA1.stevec_RNINK4C[1]       SB_LUT4      O                                Out     0.558     4.986       -         
stevec_RNINK4C[1]           Net          -                                -       0.000     -           1         
CA1.stevec_RNINK4C_0[1]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.986       -         
CA1.stevec_RNINK4C_0[1]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     5.895       -         
N_4_g                       Net          -                                -       0.000     -           19        
CA1.G2.q[6]                 SB_DFFES     E                                In      -         5.895       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 2.925(49.6%) logic and 2.970(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_DFF          4 uses
SB_DFFE         1 use
SB_DFFES        19 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 15
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 22 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:15:20 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
iCE40LP384_CA_code_generator_Implmnt: newer file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	17
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	17
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	15
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.2 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	39/384
    PLBs                        :	16/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 220.43 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 60
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 60
used logic cells: 39
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 44 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133216K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 14:18:05 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:18:05 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:18:05 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:18:05 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 14:18:07 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:18:07 2023

multi_srs_gen completed
# Mon Dec 18 14:18:07 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:18:07 2023

premap completed with warnings
# Mon Dec 18 14:18:07 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:18:07 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:18:07 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 14:18:08 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 14:18:05 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@W: CG289 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":36:24:36:51|Specified digits overflow the number's size
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":27:7:27:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":30:20:30:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":31:14:31:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:18:05 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:18:06 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:18:06 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:18:07 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 14:18:07 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                      Clock                     Clock
Clock                            Frequency     Period        Type                       Group                     Load 
-----------------------------------------------------------------------------------------------------------------------
TOP|clk                          1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     24   
nco|stevec_derived_clock[23]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
=======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":41:4:41:9|Found inferred clock TOP|clk which controls 24 sequential elements including NCO1.stevec[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:18:07 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 14:18:07 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":41:4:41:9|User-specified initial value defined for instance NCO1.stevec[23:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.86ns		  50 /        28
   2		0h:00m:00s		    -1.86ns		  50 /        28

   3		0h:00m:00s		    -1.86ns		  50 /        28

   4		0h:00m:00s		    -1.86ns		  50 /        28
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[23] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               28         NCO1.stevec[13]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 7.41ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 14:18:07 2023
#


Top view:               TOP
Requested Frequency:    134.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.308

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            134.9 MHz     114.6 MHz     7.414         8.723         -1.308     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  7.414       -1.308  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                       Arrival           
Instance           Reference     Type       Pin     Net           Time        Slack 
                   Clock                                                            
------------------------------------------------------------------------------------
NCO1.stevec[1]     TOP|clk       SB_DFF     Q       stevec[1]     0.796       -1.308
NCO1.stevec[0]     TOP|clk       SB_DFF     Q       stevec[0]     0.796       -1.115
NCO1.stevec[2]     TOP|clk       SB_DFF     Q       stevec[2]     0.796       -1.108
NCO1.stevec[3]     TOP|clk       SB_DFF     Q       stevec[3]     0.796       -0.908
NCO1.stevec[4]     TOP|clk       SB_DFF     Q       stevec[4]     0.796       -0.708
NCO1.stevec[5]     TOP|clk       SB_DFF     Q       stevec[5]     0.796       -0.508
NCO1.stevec[6]     TOP|clk       SB_DFF     Q       stevec[6]     0.796       -0.308
NCO1.stevec[7]     TOP|clk       SB_DFF     Q       stevec[7]     0.796       -0.108
NCO1.stevec[8]     TOP|clk       SB_DFF     Q       stevec[8]     0.796       0.092 
NCO1.stevec[9]     TOP|clk       SB_DFF     Q       stevec[9]     0.796       0.292 
====================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                   Required           
Instance            Reference     Type         Pin     Net                     Time         Slack 
                    Clock                                                                         
--------------------------------------------------------------------------------------------------
NCO1.stevec[23]     TOP|clk       SB_DFF       D       stevec_RNIA94S2[23]     7.259        -1.308
NCO1.U1.q[0]        TOP|clk       SB_DFFER     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.U1.q[1]        TOP|clk       SB_DFFER     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.U1.q[2]        TOP|clk       SB_DFFER     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.U1.q[3]        TOP|clk       SB_DFFES     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.stevec[22]     TOP|clk       SB_DFF       D       stevec_1[22]            7.259        -1.108
NCO1.stevec[21]     TOP|clk       SB_DFF       D       stevec_1[21]            7.259        -0.908
NCO1.stevec[20]     TOP|clk       SB_DFF       D       stevec_1[20]            7.259        -0.708
NCO1.stevec[19]     TOP|clk       SB_DFF       D       stevec_1[19]            7.259        -0.508
NCO1.stevec[18]     TOP|clk       SB_DFF       D       stevec_1[18]            7.259        -0.308
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.414
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.259

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.308

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[23] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.stevec[23]              SB_DFF       D        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[2] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.U1.q[2]                 SB_DFFER     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[1] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.U1.q[1]                 SB_DFFER     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.U1.q[0]                 SB_DFFER     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[3] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.U1.q[3]                 SB_DFFES     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_CARRY        43 uses
SB_DFF          24 uses
SB_DFFER        3 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         28 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (7%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 28 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 28 = 28 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:18:08 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

running placerI2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	28
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	30
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	23
        LUT with CARRY   	:	0
    LogicCells                  :	53/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.8 (sec)

Final Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	53/384
    PLBs                        :	9/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 123.18 MHz | Target: 134.95 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 55
used logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 55
used logic cells: 53
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 55 
I1212: Iteration  1 :     5 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133460K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 14:20:23 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:20:23 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:20:23 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:20:23 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 14:20:24 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:20:24 2023

multi_srs_gen completed
# Mon Dec 18 14:20:25 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:20:25 2023

premap completed with warnings
# Mon Dec 18 14:20:25 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:20:25 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:20:25 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 14:20:26 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 14:20:23 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@W: CG289 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":36:24:36:51|Specified digits overflow the number's size
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":27:7:27:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":30:20:30:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":31:14:31:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:20:23 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:20:23 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:20:23 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:20:25 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 14:20:25 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                      Clock                     Clock
Clock                            Frequency     Period        Type                       Group                     Load 
-----------------------------------------------------------------------------------------------------------------------
TOP|clk                          1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     24   
nco|stevec_derived_clock[23]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
=======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":41:4:41:9|Found inferred clock TOP|clk which controls 24 sequential elements including NCO1.stevec[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:20:25 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 14:20:25 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":41:4:41:9|User-specified initial value defined for instance NCO1.stevec[23:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.86ns		  51 /        28
   2		0h:00m:00s		    -1.86ns		  51 /        28

   3		0h:00m:00s		    -1.86ns		  51 /        28

   4		0h:00m:00s		    -1.86ns		  51 /        28
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[23] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               28         NCO1.stevec[13]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 7.41ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 14:20:25 2023
#


Top view:               TOP
Requested Frequency:    134.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.308

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            134.9 MHz     114.6 MHz     7.414         8.723         -1.308     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  7.414       -1.308  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                       Arrival           
Instance           Reference     Type       Pin     Net           Time        Slack 
                   Clock                                                            
------------------------------------------------------------------------------------
NCO1.stevec[1]     TOP|clk       SB_DFF     Q       stevec[1]     0.796       -1.308
NCO1.stevec[0]     TOP|clk       SB_DFF     Q       stevec[0]     0.796       -1.115
NCO1.stevec[2]     TOP|clk       SB_DFF     Q       stevec[2]     0.796       -1.108
NCO1.stevec[3]     TOP|clk       SB_DFF     Q       stevec[3]     0.796       -0.908
NCO1.stevec[4]     TOP|clk       SB_DFF     Q       stevec[4]     0.796       -0.708
NCO1.stevec[5]     TOP|clk       SB_DFF     Q       stevec[5]     0.796       -0.508
NCO1.stevec[6]     TOP|clk       SB_DFF     Q       stevec[6]     0.796       -0.308
NCO1.stevec[7]     TOP|clk       SB_DFF     Q       stevec[7]     0.796       -0.108
NCO1.stevec[8]     TOP|clk       SB_DFF     Q       stevec[8]     0.796       0.092 
NCO1.stevec[9]     TOP|clk       SB_DFF     Q       stevec[9]     0.796       0.292 
====================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                   Required           
Instance            Reference     Type         Pin     Net                     Time         Slack 
                    Clock                                                                         
--------------------------------------------------------------------------------------------------
NCO1.stevec[23]     TOP|clk       SB_DFF       D       stevec_RNIA94S2[23]     7.259        -1.308
NCO1.U1.q[0]        TOP|clk       SB_DFFER     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.U1.q[1]        TOP|clk       SB_DFFER     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.U1.q[2]        TOP|clk       SB_DFFER     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.U1.q[3]        TOP|clk       SB_DFFES     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.stevec[22]     TOP|clk       SB_DFF       D       stevec_1[22]            7.259        -1.108
NCO1.stevec[21]     TOP|clk       SB_DFF       D       stevec_1[21]            7.259        -0.908
NCO1.stevec[20]     TOP|clk       SB_DFF       D       stevec_1[20]            7.259        -0.708
NCO1.stevec[19]     TOP|clk       SB_DFF       D       stevec_1[19]            7.259        -0.508
NCO1.stevec[18]     TOP|clk       SB_DFF       D       stevec_1[18]            7.259        -0.308
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.414
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.259

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.308

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[23] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.stevec[23]              SB_DFF       D        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[2] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.U1.q[2]                 SB_DFFER     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[1] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.U1.q[1]                 SB_DFFER     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.U1.q[0]                 SB_DFFER     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[3] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.U1.q[3]                 SB_DFFES     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_CARRY        43 uses
SB_DFF          24 uses
SB_DFFER        3 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         29 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (7%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 29 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 29 = 29 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:20:25 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	30
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	23
        LUT with CARRY   	:	0
    LogicCells                  :	53/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.3 (sec)

Final Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	53/384
    PLBs                        :	9/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 123.18 MHz | Target: 134.95 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 52
running packerused logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 52
used logic cells: 53
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 55 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           133332K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 14:25:21 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:25:21 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:25:21 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:25:21 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 14:25:22 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:25:22 2023

multi_srs_gen completed
# Mon Dec 18 14:25:22 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:25:22 2023

premap completed with warnings
# Mon Dec 18 14:25:22 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:25:22 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:25:22 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 14:25:23 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 14:25:21 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@W: CG289 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":10:24:10:51|Specified digits overflow the number's size
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:25:21 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:25:21 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:25:21 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:25:22 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 14:25:22 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                      Clock                     Clock
Clock                            Frequency     Period        Type                       Group                     Load 
-----------------------------------------------------------------------------------------------------------------------
TOP|clk                          1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     24   
nco|stevec_derived_clock[23]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
=======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Found inferred clock TOP|clk which controls 24 sequential elements including NCO1.stevec[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:25:22 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 14:25:23 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|User-specified initial value defined for instance NCO1.stevec[23:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.86ns		  51 /        28
   2		0h:00m:00s		    -1.86ns		  51 /        28

   3		0h:00m:00s		    -1.86ns		  51 /        28

   4		0h:00m:00s		    -1.86ns		  51 /        28
@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[23] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               28         NCO1.stevec[13]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 7.41ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 14:25:23 2023
#


Top view:               TOP
Requested Frequency:    134.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.308

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            134.9 MHz     114.6 MHz     7.414         8.723         -1.308     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  7.414       -1.308  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                       Arrival           
Instance           Reference     Type       Pin     Net           Time        Slack 
                   Clock                                                            
------------------------------------------------------------------------------------
NCO1.stevec[1]     TOP|clk       SB_DFF     Q       stevec[1]     0.796       -1.308
NCO1.stevec[0]     TOP|clk       SB_DFF     Q       stevec[0]     0.796       -1.115
NCO1.stevec[2]     TOP|clk       SB_DFF     Q       stevec[2]     0.796       -1.108
NCO1.stevec[3]     TOP|clk       SB_DFF     Q       stevec[3]     0.796       -0.908
NCO1.stevec[4]     TOP|clk       SB_DFF     Q       stevec[4]     0.796       -0.708
NCO1.stevec[5]     TOP|clk       SB_DFF     Q       stevec[5]     0.796       -0.508
NCO1.stevec[6]     TOP|clk       SB_DFF     Q       stevec[6]     0.796       -0.308
NCO1.stevec[7]     TOP|clk       SB_DFF     Q       stevec[7]     0.796       -0.108
NCO1.stevec[8]     TOP|clk       SB_DFF     Q       stevec[8]     0.796       0.092 
NCO1.stevec[9]     TOP|clk       SB_DFF     Q       stevec[9]     0.796       0.292 
====================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                   Required           
Instance            Reference     Type         Pin     Net                     Time         Slack 
                    Clock                                                                         
--------------------------------------------------------------------------------------------------
NCO1.stevec[23]     TOP|clk       SB_DFF       D       stevec_RNIA94S2[23]     7.259        -1.308
NCO1.U1.q[0]        TOP|clk       SB_DFFER     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.U1.q[1]        TOP|clk       SB_DFFER     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.U1.q[2]        TOP|clk       SB_DFFER     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.U1.q[3]        TOP|clk       SB_DFFES     E       stevec_RNIA94S2[23]     7.414        -1.153
NCO1.stevec[22]     TOP|clk       SB_DFF       D       stevec_1[22]            7.259        -1.108
NCO1.stevec[21]     TOP|clk       SB_DFF       D       stevec_1[21]            7.259        -0.908
NCO1.stevec[20]     TOP|clk       SB_DFF       D       stevec_1[20]            7.259        -0.708
NCO1.stevec[19]     TOP|clk       SB_DFF       D       stevec_1[19]            7.259        -0.508
NCO1.stevec[18]     TOP|clk       SB_DFF       D       stevec_1[18]            7.259        -0.308
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.414
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.259

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.308

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[23] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.stevec[23]              SB_DFF       D        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[2] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.U1.q[2]                 SB_DFFER     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[1] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.U1.q[1]                 SB_DFFER     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[0] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.U1.q[0]                 SB_DFFER     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.414
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.414

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.154

    Number of logic level(s):                23
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.U1.q[3] / E
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
NCO1.stevec[1]               SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                    Net          -        -       0.834     -           3         
NCO1.stevec_RNI3064[1]       SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_RNI3064[1]       SB_CARRY     CO       Out     0.380     2.009       -         
stevec_2_cry_1               Net          -        -       0.014     -           1         
NCO1.stevec_RNIM196[2]       SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_RNIM196[2]       SB_CARRY     CO       Out     0.186     2.209       -         
stevec_2_cry_2               Net          -        -       0.014     -           1         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_RNIA4C8[3]       SB_CARRY     CO       Out     0.186     2.409       -         
stevec_2_cry_3               Net          -        -       0.014     -           1         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_RNIV7FA[4]       SB_CARRY     CO       Out     0.186     2.609       -         
stevec_2_cry_4               Net          -        -       0.014     -           1         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_RNILCIC[5]       SB_CARRY     CO       Out     0.186     2.809       -         
stevec_2_cry_5               Net          -        -       0.014     -           1         
NCO1.stevec_RNICILE[6]       SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_RNICILE[6]       SB_CARRY     CO       Out     0.186     3.009       -         
stevec_2_cry_6               Net          -        -       0.014     -           1         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_RNI4POG[7]       SB_CARRY     CO       Out     0.186     3.209       -         
stevec_2_cry_7               Net          -        -       0.014     -           1         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CI       In      -         3.223       -         
NCO1.stevec_RNIT0SI[8]       SB_CARRY     CO       Out     0.186     3.409       -         
stevec_2_cry_8               Net          -        -       0.014     -           1         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CI       In      -         3.423       -         
NCO1.stevec_RNIN9VK[9]       SB_CARRY     CO       Out     0.186     3.609       -         
stevec_2_cry_9               Net          -        -       0.014     -           1         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CI       In      -         3.623       -         
NCO1.stevec_RNIPG1Q[10]      SB_CARRY     CO       Out     0.186     3.809       -         
stevec_2_cry_10              Net          -        -       0.014     -           1         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CI       In      -         3.823       -         
NCO1.stevec_RNISO3V[11]      SB_CARRY     CO       Out     0.186     4.009       -         
stevec_2_cry_11              Net          -        -       0.014     -           1         
NCO1.stevec_RNI02641[12]     SB_CARRY     CI       In      -         4.023       -         
NCO1.stevec_RNI02641[12]     SB_CARRY     CO       Out     0.186     4.209       -         
stevec_2_cry_12              Net          -        -       0.014     -           1         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CI       In      -         4.223       -         
NCO1.stevec_RNI5C891[13]     SB_CARRY     CO       Out     0.186     4.409       -         
stevec_2_cry_13              Net          -        -       0.014     -           1         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CI       In      -         4.423       -         
NCO1.stevec_RNIBNAE1[14]     SB_CARRY     CO       Out     0.186     4.609       -         
stevec_2_cry_14              Net          -        -       0.014     -           1         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CI       In      -         4.623       -         
NCO1.stevec_RNII3DJ1[15]     SB_CARRY     CO       Out     0.186     4.809       -         
stevec_2_cry_15              Net          -        -       0.014     -           1         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CI       In      -         4.823       -         
NCO1.stevec_RNIQGFO1[16]     SB_CARRY     CO       Out     0.186     5.009       -         
stevec_2_cry_16              Net          -        -       0.014     -           1         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CI       In      -         5.023       -         
NCO1.stevec_RNI3VHT1[17]     SB_CARRY     CO       Out     0.186     5.209       -         
stevec_2_cry_17              Net          -        -       0.014     -           1         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CI       In      -         5.223       -         
NCO1.stevec_RNIDEK22[18]     SB_CARRY     CO       Out     0.186     5.409       -         
stevec_2_cry_18              Net          -        -       0.014     -           1         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CI       In      -         5.423       -         
NCO1.stevec_RNIOUM72[19]     SB_CARRY     CO       Out     0.186     5.609       -         
stevec_2_cry_19              Net          -        -       0.014     -           1         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CI       In      -         5.623       -         
NCO1.stevec_RNIR7QC2[20]     SB_CARRY     CO       Out     0.186     5.809       -         
stevec_2_cry_20              Net          -        -       0.014     -           1         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CI       In      -         5.823       -         
NCO1.stevec_RNIVHTH2[21]     SB_CARRY     CO       Out     0.186     6.009       -         
stevec_2_cry_21              Net          -        -       0.014     -           1         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CI       In      -         6.023       -         
NCO1.stevec_RNI4T0N2[22]     SB_CARRY     CO       Out     0.186     6.209       -         
stevec_2_cry_22              Net          -        -       0.386     -           1         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      I3       In      -         6.595       -         
NCO1.stevec_RNIA94S2[23]     SB_LUT4      O        Out     0.465     7.061       -         
stevec_RNIA94S2[23]          Net          -        -       1.507     -           5         
NCO1.U1.q[3]                 SB_DFFES     E        In      -         8.568       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.568 is 5.547(64.7%) logic and 3.021(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_CARRY        43 uses
SB_DFF          24 uses
SB_DFFER        3 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         29 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (7%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 29 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 29 = 29 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:25:23 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	30
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	23
        LUT with CARRY   	:	0
    LogicCells                  :	53/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.2 (sec)

Final Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	53/384
    PLBs                        :	9/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 123.18 MHz | Target: 134.95 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 52
used logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
running routerRead device time: 1
I1209: Started routing
I1223: Total Nets : 55 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133284K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio 
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 14:27:01 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:27:01 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:27:01 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:27:01 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 14:27:02 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:27:02 2023

multi_srs_gen completed
# Mon Dec 18 14:27:03 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:27:03 2023

premap completed with warnings
# Mon Dec 18 14:27:03 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:27:03 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:27:03 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 14:27:04 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 14:27:01 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:27:01 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:27:01 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:27:01 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:27:02 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 14:27:03 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     4    
nco|stevec_derived_clock[3]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Found inferred clock TOP|clk which controls 4 sequential elements including NCO1.stevec[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:27:03 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 14:27:03 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|User-specified initial value defined for instance NCO1.stevec[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   6 /         8



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[3] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               8          NCO1.stevec[3] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 14:27:03 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                           Arrival           
Instance           Reference     Type         Pin     Net             Time        Slack 
                   Clock                                                                
----------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       Q       stevec[1]       0.796       -0.636
NCO1.stevec[2]     TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.604
NCO1.stevec[3]     TOP|clk       SB_DFF       Q       stevec_i[3]     0.796       -0.511
NCO1.U1.q[0]       TOP|clk       SB_DFFER     Q       BNC_c           0.796       0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     Q       LED_c[1]        0.796       0.492 
NCO1.U1.q[2]       TOP|clk       SB_DFFER     Q       LED_c[2]        0.796       0.492 
NCO1.U1.q[3]       TOP|clk       SB_DFFES     Q       LED_c[3]        0.796       0.492 
========================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                 Required           
Instance           Reference     Type         Pin     Net                   Time         Slack 
                   Clock                                                                       
-----------------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec_i[0]           3.856        -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       D       stevec_1[1]           3.856        -0.708
NCO1.stevec[2]     TOP|clk       SB_DFF       D       stevec_1[2]           3.856        -0.708
NCO1.stevec[3]     TOP|clk       SB_DFF       D       stevec_RNO[3]         3.856        -0.708
NCO1.U1.q[0]       TOP|clk       SB_DFFER     E       stevec_RNIA4C8[3]     4.011        -0.553
NCO1.U1.q[1]       TOP|clk       SB_DFFER     E       stevec_RNIA4C8[3]     4.011        -0.553
NCO1.U1.q[2]       TOP|clk       SB_DFFER     E       stevec_RNIA4C8[3]     4.011        -0.553
NCO1.U1.q[3]       TOP|clk       SB_DFFES     E       stevec_RNIA4C8[3]     4.011        -0.553
NCO1.U1.q[0]       TOP|clk       SB_DFFER     D       LED_c[1]              3.856        0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     D       LED_c[2]              3.856        0.492 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[1]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[2]            Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[3] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[3]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[3]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_RNO[3]          Net         -        -       1.507     -           1         
NCO1.stevec[3]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[2]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[2]            Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          4 uses
SB_DFFER        3 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         6 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   8 (2%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 6 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 6 = 6 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:27:03 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	10
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	10/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.9 (sec)

Final Design Statistics
    Number of LUTs      	:	10
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	10/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 319.95 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 23
used logic cells: 10
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 23
used logic cells: 10
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 12 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           132936K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 14:34:25 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:34:25 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:34:25 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:34:25 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 14:34:27 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:34:27 2023

multi_srs_gen completed
# Mon Dec 18 14:34:27 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:34:27 2023

premap completed with warnings
# Mon Dec 18 14:34:27 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:34:27 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:34:27 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 14:34:28 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 14:34:25 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1100
   Generated name = shift_reg_4s_12

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:34:25 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:34:26 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:34:26 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:34:27 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 14:34:27 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     4    
nco|stevec_derived_clock[3]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Found inferred clock TOP|clk which controls 4 sequential elements including NCO1.stevec[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:34:27 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 14:34:27 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|User-specified initial value defined for instance NCO1.stevec[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   6 /         8



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[3] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               8          NCO1.stevec[3] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 14:34:28 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                           Arrival           
Instance           Reference     Type         Pin     Net             Time        Slack 
                   Clock                                                                
----------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       Q       stevec[1]       0.796       -0.636
NCO1.stevec[2]     TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.604
NCO1.stevec[3]     TOP|clk       SB_DFF       Q       stevec_i[3]     0.796       -0.511
NCO1.U1.q[0]       TOP|clk       SB_DFFER     Q       BNC_c           0.796       0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     Q       LED_c[1]        0.796       0.492 
NCO1.U1.q[2]       TOP|clk       SB_DFFES     Q       LED_c[2]        0.796       0.492 
NCO1.U1.q[3]       TOP|clk       SB_DFFES     Q       LED_c[3]        0.796       0.492 
========================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                 Required           
Instance           Reference     Type         Pin     Net                   Time         Slack 
                   Clock                                                                       
-----------------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec_i[0]           3.856        -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       D       stevec_1[1]           3.856        -0.708
NCO1.stevec[2]     TOP|clk       SB_DFF       D       stevec_1[2]           3.856        -0.708
NCO1.stevec[3]     TOP|clk       SB_DFF       D       stevec_RNO[3]         3.856        -0.708
NCO1.U1.q[0]       TOP|clk       SB_DFFER     E       stevec_RNIA4C8[3]     4.011        -0.553
NCO1.U1.q[1]       TOP|clk       SB_DFFER     E       stevec_RNIA4C8[3]     4.011        -0.553
NCO1.U1.q[2]       TOP|clk       SB_DFFES     E       stevec_RNIA4C8[3]     4.011        -0.553
NCO1.U1.q[3]       TOP|clk       SB_DFFES     E       stevec_RNIA4C8[3]     4.011        -0.553
NCO1.U1.q[0]       TOP|clk       SB_DFFER     D       LED_c[1]              3.856        0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     D       LED_c[2]              3.856        0.492 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[1]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[2]            Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[3] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[3]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[3]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_RNO[3]          Net         -        -       1.507     -           1         
NCO1.stevec[3]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[2]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[2]            Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          4 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             2 uses
SB_LUT4         6 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   8 (2%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 6 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 6 = 6 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:34:28 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	10
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	10/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.9 (sec)

Final Design Statistics
    Number of LUTs      	:	10
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	10/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 319.95 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 23
used logic cells: 10
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 23
used logic cells: 10
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 12 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           132936K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 14:37:18 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:37:18 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:37:18 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:37:18 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 14:37:19 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:37:19 2023

multi_srs_gen completed
# Mon Dec 18 14:37:19 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:37:19 2023

premap completed with warnings
# Mon Dec 18 14:37:19 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:37:19 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:37:19 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 14:37:20 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 14:37:18 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1100
   Generated name = shift_reg_4s_12

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:37:18 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:37:18 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:37:18 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:37:19 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 14:37:19 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     3    
nco|stevec_derived_clock[2]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Found inferred clock TOP|clk which controls 3 sequential elements including NCO1.stevec[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:37:19 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 14:37:19 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|User-specified initial value defined for instance NCO1.stevec[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   5 /         7



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               7          NCO1.stevec[2] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 14:37:20 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                           Arrival           
Instance           Reference     Type         Pin     Net             Time        Slack 
                   Clock                                                                
----------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       Q       stevec[1]       0.796       -0.636
NCO1.stevec[2]     TOP|clk       SB_DFF       Q       stevec_i[2]     0.796       -0.604
NCO1.U1.q[0]       TOP|clk       SB_DFFER     Q       BNC_c           0.796       0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     Q       LED_c[1]        0.796       0.492 
NCO1.U1.q[2]       TOP|clk       SB_DFFES     Q       LED_c[2]        0.796       0.492 
NCO1.U1.q[3]       TOP|clk       SB_DFFES     Q       LED_c[3]        0.796       0.492 
========================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                 Required           
Instance           Reference     Type         Pin     Net                   Time         Slack 
                   Clock                                                                       
-----------------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec_i[0]           3.856        -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       D       stevec_1[1]           3.856        -0.708
NCO1.stevec[2]     TOP|clk       SB_DFF       D       stevec_RNO[2]         3.856        -0.708
NCO1.U1.q[0]       TOP|clk       SB_DFFER     E       stevec_RNIM196[2]     4.011        -0.553
NCO1.U1.q[1]       TOP|clk       SB_DFFER     E       stevec_RNIM196[2]     4.011        -0.553
NCO1.U1.q[2]       TOP|clk       SB_DFFES     E       stevec_RNIM196[2]     4.011        -0.553
NCO1.U1.q[3]       TOP|clk       SB_DFFES     E       stevec_RNIM196[2]     4.011        -0.553
NCO1.U1.q[0]       TOP|clk       SB_DFFER     D       LED_c[1]              3.856        0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     D       LED_c[2]              3.856        0.492 
NCO1.U1.q[2]       TOP|clk       SB_DFFES     D       LED_c[3]              3.856        0.492 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[1]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_RNO[2]          Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           3         
NCO1.stevec_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           3         
NCO1.stevec_RNO[2]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_RNO[2]          Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.470
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.615

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[0] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[0]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[0]     SB_LUT4     O        Out     0.569     2.963       -         
stevec_i[0]            Net         -        -       1.507     -           1         
NCO1.stevec[0]         SB_DFF      D        In      -         4.470       -         
====================================================================================
Total path delay (propagation time + setup) of 4.625 is 1.519(32.8%) logic and 3.106(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          3 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             2 uses
SB_LUT4         5 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   7 (1%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 5 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 5 = 5 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:37:20 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

Parsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
running edif parseredif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	5
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	9
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	9/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.6 (sec)

Final Design Statistics
    Number of LUTs      	:	9
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	9/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 319.95 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 23
used logic cells: 9
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 23
used logic cells: 9
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 11 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           132928K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 14:42:52 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:42:52 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:42:52 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:42:52 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 14:42:53 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:42:53 2023

multi_srs_gen completed
# Mon Dec 18 14:42:53 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:42:53 2023

premap completed with warnings
# Mon Dec 18 14:42:54 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:42:54 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:42:54 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 14:42:54 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 14:42:52 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1100
   Generated name = shift_reg_4s_12

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:42:52 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:42:52 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:42:52 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:42:53 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 14:42:53 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     3    
nco|stevec_derived_clock[2]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Found inferred clock TOP|clk which controls 3 sequential elements including NCO1.stevec[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:42:54 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 14:42:54 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|User-specified initial value defined for instance NCO1.stevec[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   5 /         7



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               7          NCO1.stevec[2] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 14:42:54 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                           Arrival           
Instance           Reference     Type         Pin     Net             Time        Slack 
                   Clock                                                                
----------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       Q       stevec[1]       0.796       -0.636
NCO1.stevec[2]     TOP|clk       SB_DFF       Q       stevec_i[2]     0.796       -0.604
NCO1.U1.q[0]       TOP|clk       SB_DFFER     Q       LED_c[0]        0.796       0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     Q       LED_c[1]        0.796       0.492 
NCO1.U1.q[2]       TOP|clk       SB_DFFES     Q       LED_c[2]        0.796       0.492 
NCO1.U1.q[3]       TOP|clk       SB_DFFES     Q       BNC_c           0.796       0.492 
========================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                 Required           
Instance           Reference     Type         Pin     Net                   Time         Slack 
                   Clock                                                                       
-----------------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec_i[0]           3.856        -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       D       stevec_1[1]           3.856        -0.708
NCO1.stevec[2]     TOP|clk       SB_DFF       D       stevec_RNO[2]         3.856        -0.708
NCO1.U1.q[0]       TOP|clk       SB_DFFER     E       stevec_RNIM196[2]     4.011        -0.553
NCO1.U1.q[1]       TOP|clk       SB_DFFER     E       stevec_RNIM196[2]     4.011        -0.553
NCO1.U1.q[2]       TOP|clk       SB_DFFES     E       stevec_RNIM196[2]     4.011        -0.553
NCO1.U1.q[3]       TOP|clk       SB_DFFES     E       stevec_RNIM196[2]     4.011        -0.553
NCO1.U1.q[0]       TOP|clk       SB_DFFER     D       LED_c[1]              3.856        0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     D       LED_c[2]              3.856        0.492 
NCO1.U1.q[2]       TOP|clk       SB_DFFES     D       BNC_c                 3.856        0.492 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[1]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_RNO[2]          Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           3         
NCO1.stevec_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           3         
NCO1.stevec_RNO[2]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_RNO[2]          Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.470
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.615

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[0] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[0]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[0]     SB_LUT4     O        Out     0.569     2.963       -         
stevec_i[0]            Net         -        -       1.507     -           1         
NCO1.stevec[0]         SB_DFF      D        In      -         4.470       -         
====================================================================================
Total path delay (propagation time + setup) of 4.625 is 1.519(32.8%) logic and 3.106(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          3 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             2 uses
SB_LUT4         5 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   7 (1%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 5 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 5 = 5 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:42:54 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	5
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	9
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	9/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.7 (sec)

Final Design Statistics
    Number of LUTs      	:	9
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	9/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 319.95 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 22
used logic cells: 9
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 22
used logic cells: 9
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 11 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           132928K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

Generating Verilog & VHDL netlist files ...
running netlistWriting /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 14:50:24 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:50:24 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:50:24 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:50:24 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 14:50:26 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:50:26 2023

multi_srs_gen completed
# Mon Dec 18 14:50:26 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:50:26 2023

premap completed with warnings
# Mon Dec 18 14:50:26 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:50:26 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:50:26 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 14:50:27 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 14:50:24 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1010
   Generated name = shift_reg_4s_10

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:50:25 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:50:25 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:50:25 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:50:26 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 14:50:26 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     3    
nco|stevec_derived_clock[2]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Found inferred clock TOP|clk which controls 3 sequential elements including NCO1.stevec[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:50:26 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 14:50:26 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|User-specified initial value defined for instance NCO1.stevec[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   5 /         7



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               7          NCO1.stevec[2] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 14:50:27 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                           Arrival           
Instance           Reference     Type         Pin     Net             Time        Slack 
                   Clock                                                                
----------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       Q       stevec[1]       0.796       -0.636
NCO1.stevec[2]     TOP|clk       SB_DFF       Q       stevec_i[2]     0.796       -0.604
NCO1.U1.q[0]       TOP|clk       SB_DFFER     Q       LED_c[0]        0.796       0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFES     Q       LED_c[1]        0.796       0.492 
NCO1.U1.q[2]       TOP|clk       SB_DFFER     Q       LED_c[2]        0.796       0.492 
NCO1.U1.q[3]       TOP|clk       SB_DFFES     Q       BNC_c           0.796       0.492 
========================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                 Required           
Instance           Reference     Type         Pin     Net                   Time         Slack 
                   Clock                                                                       
-----------------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec_i[0]           3.856        -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       D       stevec_1[1]           3.856        -0.708
NCO1.stevec[2]     TOP|clk       SB_DFF       D       stevec_RNO[2]         3.856        -0.708
NCO1.U1.q[0]       TOP|clk       SB_DFFER     E       stevec_RNIM196[2]     4.011        -0.553
NCO1.U1.q[1]       TOP|clk       SB_DFFES     E       stevec_RNIM196[2]     4.011        -0.553
NCO1.U1.q[2]       TOP|clk       SB_DFFER     E       stevec_RNIM196[2]     4.011        -0.553
NCO1.U1.q[3]       TOP|clk       SB_DFFES     E       stevec_RNIM196[2]     4.011        -0.553
NCO1.U1.q[0]       TOP|clk       SB_DFFER     D       LED_c[1]              3.856        0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFES     D       LED_c[2]              3.856        0.492 
NCO1.U1.q[2]       TOP|clk       SB_DFFER     D       BNC_c                 3.856        0.492 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[1]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_RNO[2]          Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           3         
NCO1.stevec_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           3         
NCO1.stevec_RNO[2]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_RNO[2]          Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.470
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.615

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[0] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[0]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[0]     SB_LUT4     O        Out     0.569     2.963       -         
stevec_i[0]            Net         -        -       1.507     -           1         
NCO1.stevec[0]         SB_DFF      D        In      -         4.470       -         
====================================================================================
Total path delay (propagation time + setup) of 4.625 is 1.519(32.8%) logic and 3.106(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          3 uses
SB_DFFER        2 uses
SB_DFFES        2 uses
VCC             2 uses
SB_LUT4         5 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   7 (1%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 5 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 5 = 5 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:50:27 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	5
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	9
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	9/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.7 (sec)

Final Design Statistics
    Number of LUTs      	:	9
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	9/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 319.95 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 22
used logic cells: 9
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 22
used logic cells: 9
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 11 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           132928K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 14:54:09 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:54:09 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:54:09 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:54:09 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 14:54:10 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:54:10 2023

multi_srs_gen completed
# Mon Dec 18 14:54:11 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:54:11 2023

premap completed with warnings
# Mon Dec 18 14:54:11 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:54:11 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 14:54:11 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 14:54:12 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 14:54:09 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:54:09 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:54:09 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:54:09 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 14:54:11 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 14:54:11 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     3    
nco|stevec_derived_clock[2]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Found inferred clock TOP|clk which controls 3 sequential elements including NCO1.stevec[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:54:11 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 14:54:11 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|User-specified initial value defined for instance NCO1.stevec[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   5 /         7



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               7          NCO1.stevec[2] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 14:54:12 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                           Arrival           
Instance           Reference     Type         Pin     Net             Time        Slack 
                   Clock                                                                
----------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       Q       stevec[1]       0.796       -0.636
NCO1.stevec[2]     TOP|clk       SB_DFF       Q       stevec_i[2]     0.796       -0.604
NCO1.U1.q[0]       TOP|clk       SB_DFFER     Q       LED_c[0]        0.796       0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     Q       LED_c[1]        0.796       0.492 
NCO1.U1.q[2]       TOP|clk       SB_DFFER     Q       LED_c[2]        0.796       0.492 
NCO1.U1.q[3]       TOP|clk       SB_DFFES     Q       BNC_c           0.796       0.492 
========================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                 Required           
Instance           Reference     Type         Pin     Net                   Time         Slack 
                   Clock                                                                       
-----------------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec_i[0]           3.856        -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       D       stevec_1[1]           3.856        -0.708
NCO1.stevec[2]     TOP|clk       SB_DFF       D       stevec_RNO[2]         3.856        -0.708
NCO1.U1.q[0]       TOP|clk       SB_DFFER     E       stevec_RNIM196[2]     4.011        -0.553
NCO1.U1.q[1]       TOP|clk       SB_DFFER     E       stevec_RNIM196[2]     4.011        -0.553
NCO1.U1.q[2]       TOP|clk       SB_DFFER     E       stevec_RNIM196[2]     4.011        -0.553
NCO1.U1.q[3]       TOP|clk       SB_DFFES     E       stevec_RNIM196[2]     4.011        -0.553
NCO1.U1.q[0]       TOP|clk       SB_DFFER     D       LED_c[1]              3.856        0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     D       LED_c[2]              3.856        0.492 
NCO1.U1.q[2]       TOP|clk       SB_DFFER     D       BNC_c                 3.856        0.492 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[1]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_RNO[2]          Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           3         
NCO1.stevec_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           3         
NCO1.stevec_RNO[2]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_RNO[2]          Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.470
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.615

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[0] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[0]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[0]     SB_LUT4     O        Out     0.569     2.963       -         
stevec_i[0]            Net         -        -       1.507     -           1         
NCO1.stevec[0]         SB_DFF      D        In      -         4.470       -         
====================================================================================
Total path delay (propagation time + setup) of 4.625 is 1.519(32.8%) logic and 3.106(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          3 uses
SB_DFFER        3 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         5 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   7 (1%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 5 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 5 = 5 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 14:54:12 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	5
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	9
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	9/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.7 (sec)

Final Design Statistics
    Number of LUTs      	:	9
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	9/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 319.95 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 22
used logic cells: 9
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 22
used logic cells: 9
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 11 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           132928K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 15:03:40 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:03:40 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:03:40 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:03:40 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 15:03:42 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:03:42 2023

multi_srs_gen completed
# Mon Dec 18 15:03:42 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:03:42 2023

premap completed with warnings
# Mon Dec 18 15:03:42 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:03:42 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:03:42 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 15:03:43 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 15:03:40 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@W: CS101 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":12:18:12:18|Index 4 is out of range for variable q
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:03:40 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:03:41 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:03:41 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:03:42 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 15:03:42 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     3    
nco|stevec_derived_clock[2]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Found inferred clock TOP|clk which controls 3 sequential elements including NCO1.stevec[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:03:42 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 15:03:42 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|User-specified initial value defined for instance NCO1.stevec[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   5 /         7



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               7          NCO1.stevec[2] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 15:03:43 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                           Arrival           
Instance           Reference     Type         Pin     Net             Time        Slack 
                   Clock                                                                
----------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       Q       stevec[1]       0.796       -0.636
NCO1.stevec[2]     TOP|clk       SB_DFF       Q       stevec_i[2]     0.796       -0.604
NCO1.U1.q[0]       TOP|clk       SB_DFFER     Q       LED_c[0]        0.796       0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     Q       LED_c[1]        0.796       0.492 
NCO1.U1.q[2]       TOP|clk       SB_DFFER     Q       LED_c[2]        0.796       0.492 
NCO1.U1.q[3]       TOP|clk       SB_DFFES     Q       LED_c[3]        0.796       0.492 
========================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                 Required           
Instance           Reference     Type         Pin     Net                   Time         Slack 
                   Clock                                                                       
-----------------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec_i[0]           3.856        -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       D       stevec_1[1]           3.856        -0.708
NCO1.stevec[2]     TOP|clk       SB_DFF       D       stevec_RNO[2]         3.856        -0.708
NCO1.U1.q[0]       TOP|clk       SB_DFFER     E       stevec_RNIM196[2]     4.011        -0.553
NCO1.U1.q[1]       TOP|clk       SB_DFFER     E       stevec_RNIM196[2]     4.011        -0.553
NCO1.U1.q[2]       TOP|clk       SB_DFFER     E       stevec_RNIM196[2]     4.011        -0.553
NCO1.U1.q[3]       TOP|clk       SB_DFFES     E       stevec_RNIM196[2]     4.011        -0.553
NCO1.U1.q[0]       TOP|clk       SB_DFFER     D       LED_c[1]              3.856        0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     D       LED_c[2]              3.856        0.492 
NCO1.U1.q[2]       TOP|clk       SB_DFFER     D       LED_c[3]              3.856        0.492 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[1]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_RNO[2]          Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           3         
NCO1.stevec_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           3         
NCO1.stevec_RNO[2]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_RNO[2]          Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.470
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.615

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[0] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[0]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[0]     SB_LUT4     O        Out     0.569     2.963       -         
stevec_i[0]            Net         -        -       1.507     -           1         
NCO1.stevec[0]         SB_DFF      D        In      -         4.470       -         
====================================================================================
Total path delay (propagation time + setup) of 4.625 is 1.519(32.8%) logic and 3.106(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          3 uses
SB_DFFER        3 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         5 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   7 (1%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 5 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 5 = 5 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:03:43 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	5
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	9
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	9/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.6 (sec)

Final Design Statistics
    Number of LUTs      	:	9
    Number of DFFs      	:	7
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	9/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 319.95 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 12
used logic cells: 9
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 12
used logic cells: 9
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 11 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           132928K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 15:06:25 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:06:25 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:06:25 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:06:25 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 15:06:26 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:06:26 2023

multi_srs_gen completed
# Mon Dec 18 15:06:27 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:06:27 2023

premap completed with warnings
# Mon Dec 18 15:06:27 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:06:27 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:06:27 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 15:06:28 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 15:06:25 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:06:25 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:06:25 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:06:25 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:06:27 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 15:06:27 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested     Requested     Clock                      Clock                     Clock
Clock                           Frequency     Period        Type                       Group                     Load 
----------------------------------------------------------------------------------------------------------------------
TOP|clk                         1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     4    
nco|stevec_derived_clock[3]     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
======================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Found inferred clock TOP|clk which controls 4 sequential elements including NCO1.stevec[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:06:27 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 15:06:27 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|User-specified initial value defined for instance NCO1.stevec[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   6 /         8



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|stevec_derived_clock[3] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               8          NCO1.stevec[3] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 15:06:28 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                           Arrival           
Instance           Reference     Type         Pin     Net             Time        Slack 
                   Clock                                                                
----------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]       0.796       -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       Q       stevec[1]       0.796       -0.636
NCO1.stevec[2]     TOP|clk       SB_DFF       Q       stevec[2]       0.796       -0.604
NCO1.stevec[3]     TOP|clk       SB_DFF       Q       stevec_i[3]     0.796       -0.511
NCO1.U1.q[0]       TOP|clk       SB_DFFER     Q       LED_c[0]        0.796       0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     Q       LED_c[1]        0.796       0.492 
NCO1.U1.q[2]       TOP|clk       SB_DFFER     Q       LED_c[2]        0.796       0.492 
NCO1.U1.q[3]       TOP|clk       SB_DFFES     Q       BNC_c           0.796       0.492 
========================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                 Required           
Instance           Reference     Type         Pin     Net                   Time         Slack 
                   Clock                                                                       
-----------------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec_i[0]           3.856        -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       D       stevec_1[1]           3.856        -0.708
NCO1.stevec[2]     TOP|clk       SB_DFF       D       stevec_1[2]           3.856        -0.708
NCO1.stevec[3]     TOP|clk       SB_DFF       D       stevec_RNO[3]         3.856        -0.708
NCO1.U1.q[0]       TOP|clk       SB_DFFER     E       stevec_RNIA4C8[3]     4.011        -0.553
NCO1.U1.q[1]       TOP|clk       SB_DFFER     E       stevec_RNIA4C8[3]     4.011        -0.553
NCO1.U1.q[2]       TOP|clk       SB_DFFER     E       stevec_RNIA4C8[3]     4.011        -0.553
NCO1.U1.q[3]       TOP|clk       SB_DFFES     E       stevec_RNIA4C8[3]     4.011        -0.553
NCO1.U1.q[0]       TOP|clk       SB_DFFER     D       LED_c[1]              3.856        0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     D       LED_c[2]              3.856        0.492 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[1]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[2]            Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[3] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           5         
NCO1.stevec_RNO[3]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[3]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_RNO[3]          Net         -        -       1.507     -           1         
NCO1.stevec[3]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[2]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[2]            Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          4 uses
SB_DFFER        3 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         6 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   8 (2%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 6 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 6 = 6 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:06:28 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	10
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	10/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.9 (sec)

Final Design Statistics
    Number of LUTs      	:	10
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	10/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 319.95 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 22
used logic cells: 10
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 22
used logic cells: 10
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 12 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           132936K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 15:10:33 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:10:33 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:10:33 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:10:33 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 15:10:34 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:10:34 2023

multi_srs_gen completed
# Mon Dec 18 15:10:34 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:10:34 2023

premap completed with warnings
# Mon Dec 18 15:10:35 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:10:35 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:10:35 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 15:10:35 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 15:10:33 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:10:33 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:10:33 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:10:33 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:10:34 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 15:10:34 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested      Requested     Clock        Clock                     Clock
Clock                           Frequency      Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------
TOP|clk                         465.5 MHz      2.148         inferred     Autoconstr_clkgroup_0     4    
nco|clk_frac_inferred_clock     1327.0 MHz     0.754         inferred     Autoconstr_clkgroup_1     4    
=========================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Found inferred clock TOP|clk which controls 4 sequential elements including NCO1.stevec[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Found inferred clock nco|clk_frac_inferred_clock which controls 4 sequential elements including NCO1.U1.q[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:10:35 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 15:10:35 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Removing sequential instance NCO1.stevec[3] (in view: work.TOP(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Removing sequential instance NCO1.stevec[1] (in view: work.TOP(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   7 /         9



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|clk_frac_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               9          NCO1.stevec_ret
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 15:10:35 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                          Arrival           
Instance             Reference     Type         Pin     Net            Time        Slack 
                     Clock                                                               
-----------------------------------------------------------------------------------------
NCO1.stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]      0.796       -0.708
NCO1.stevec_0[1]     TOP|clk       SB_DFF       Q       stevec[1]      0.796       -0.636
NCO1.stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]      0.796       -0.604
NCO1.stevec_0[3]     TOP|clk       SB_DFF       Q       stevec[3]      0.796       -0.604
NCO1.stevec_ret      TOP|clk       SB_DFF       Q       clk_frac_0     0.796       -0.553
NCO1.U1.q[0]         TOP|clk       SB_DFFER     Q       LED_c[0]       0.796       0.492 
NCO1.U1.q[1]         TOP|clk       SB_DFFER     Q       LED_c[1]       0.796       0.492 
NCO1.U1.q[2]         TOP|clk       SB_DFFER     Q       LED_c[2]       0.796       0.492 
NCO1.U1.q[3]         TOP|clk       SB_DFFES     Q       BNC_c          0.796       0.492 
=========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                  Required           
Instance             Reference     Type         Pin     Net                    Time         Slack 
                     Clock                                                                        
--------------------------------------------------------------------------------------------------
NCO1.stevec[0]       TOP|clk       SB_DFF       D       stevec_i[0]            3.856        -0.708
NCO1.stevec[2]       TOP|clk       SB_DFF       D       stevec_1[2]            3.856        -0.708
NCO1.stevec_0[1]     TOP|clk       SB_DFF       D       stevec_1[1]            3.856        -0.708
NCO1.stevec_0[3]     TOP|clk       SB_DFF       D       stevec_1[3]            3.856        -0.708
NCO1.stevec_ret      TOP|clk       SB_DFF       D       stevec_ret_RNO         3.856        -0.708
NCO1.U1.q[0]         TOP|clk       SB_DFFER     E       stevec_ret_RNI8MEU     4.011        -0.553
NCO1.U1.q[1]         TOP|clk       SB_DFFER     E       stevec_ret_RNI8MEU     4.011        -0.553
NCO1.U1.q[2]         TOP|clk       SB_DFFER     E       stevec_ret_RNI8MEU     4.011        -0.553
NCO1.U1.q[3]         TOP|clk       SB_DFFES     E       stevec_ret_RNI8MEU     4.011        -0.553
NCO1.U1.q[0]         TOP|clk       SB_DFFER     D       LED_c[1]               3.856        0.492 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec_0[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
NCO1.stevec[0]           SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]                Net         -        -       1.599     -           6         
NCO1.stevec_0_RNO[1]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_0_RNO[1]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[1]              Net         -        -       1.507     -           1         
NCO1.stevec_0[1]         SB_DFF      D        In      -         4.563       -         
======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           6         
NCO1.stevec_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[2]            Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec_0[3] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
NCO1.stevec[0]           SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]                Net         -        -       1.599     -           6         
NCO1.stevec_0_RNO[3]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_0_RNO[3]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[3]              Net         -        -       1.507     -           1         
NCO1.stevec_0[3]         SB_DFF      D        In      -         4.563       -         
======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec_ret / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
NCO1.stevec[0]          SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]               Net         -        -       1.599     -           6         
NCO1.stevec_ret_RNO     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_ret_RNO     SB_LUT4     O        Out     0.661     3.056       -         
stevec_ret_RNO          Net         -        -       1.507     -           1         
NCO1.stevec_ret         SB_DFF      D        In      -         4.563       -         
=====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec_0[1] / Q
    Ending point:                            NCO1.stevec_0[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
NCO1.stevec_0[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]                Net         -        -       1.599     -           5         
NCO1.stevec_0_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_0_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[1]              Net         -        -       1.507     -           1         
NCO1.stevec_0[1]         SB_DFF      D        In      -         4.491       -         
======================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          5 uses
SB_DFFER        3 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         7 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   9 (2%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 7 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:10:35 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	11/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.1 (sec)

Final Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	11/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 319.95 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 22
used logic cells: 11
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 22
used logic cells: 11
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 13 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           132940K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 1 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 15:12:03 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:12:03 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:12:03 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:12:03 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 15:12:04 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:12:04 2023

multi_srs_gen completed
# Mon Dec 18 15:12:05 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:12:05 2023

premap completed with warnings
# Mon Dec 18 15:12:05 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:12:05 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:12:05 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 15:12:06 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 15:12:03 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:12:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:12:03 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:12:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:12:05 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 15:12:05 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested      Requested     Clock        Clock                     Clock
Clock                           Frequency      Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------
TOP|clk                         465.5 MHz      2.148         inferred     Autoconstr_clkgroup_0     4    
nco|clk_frac_inferred_clock     1327.0 MHz     0.754         inferred     Autoconstr_clkgroup_1     4    
=========================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Found inferred clock TOP|clk which controls 4 sequential elements including NCO1.stevec[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Found inferred clock nco|clk_frac_inferred_clock which controls 4 sequential elements including NCO1.U1.q[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:12:05 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 15:12:05 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Removing sequential instance NCO1.stevec[3] (in view: work.TOP(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Removing sequential instance NCO1.stevec[1] (in view: work.TOP(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   7 /         9



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|clk_frac_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               9          NCO1.stevec_ret
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 15:12:06 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                          Arrival           
Instance             Reference     Type         Pin     Net            Time        Slack 
                     Clock                                                               
-----------------------------------------------------------------------------------------
NCO1.stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]      0.796       -0.708
NCO1.stevec_0[1]     TOP|clk       SB_DFF       Q       stevec[1]      0.796       -0.636
NCO1.stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]      0.796       -0.604
NCO1.stevec_0[3]     TOP|clk       SB_DFF       Q       stevec[3]      0.796       -0.604
NCO1.stevec_ret      TOP|clk       SB_DFF       Q       clk_frac_0     0.796       -0.553
NCO1.U1.q[0]         TOP|clk       SB_DFFER     Q       LED_c[0]       0.796       0.492 
NCO1.U1.q[1]         TOP|clk       SB_DFFER     Q       LED_c[1]       0.796       0.492 
NCO1.U1.q[2]         TOP|clk       SB_DFFER     Q       LED_c[2]       0.796       0.492 
NCO1.U1.q[3]         TOP|clk       SB_DFFES     Q       BNC_c          0.796       0.492 
=========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                  Required           
Instance             Reference     Type         Pin     Net                    Time         Slack 
                     Clock                                                                        
--------------------------------------------------------------------------------------------------
NCO1.stevec[0]       TOP|clk       SB_DFF       D       stevec_i[0]            3.856        -0.708
NCO1.stevec[2]       TOP|clk       SB_DFF       D       stevec_1[2]            3.856        -0.708
NCO1.stevec_0[1]     TOP|clk       SB_DFF       D       stevec_1[1]            3.856        -0.708
NCO1.stevec_0[3]     TOP|clk       SB_DFF       D       stevec_1[3]            3.856        -0.708
NCO1.stevec_ret      TOP|clk       SB_DFF       D       stevec_ret_RNO         3.856        -0.708
NCO1.U1.q[0]         TOP|clk       SB_DFFER     E       stevec_ret_RNI8MEU     4.011        -0.553
NCO1.U1.q[1]         TOP|clk       SB_DFFER     E       stevec_ret_RNI8MEU     4.011        -0.553
NCO1.U1.q[2]         TOP|clk       SB_DFFER     E       stevec_ret_RNI8MEU     4.011        -0.553
NCO1.U1.q[3]         TOP|clk       SB_DFFES     E       stevec_ret_RNI8MEU     4.011        -0.553
NCO1.U1.q[0]         TOP|clk       SB_DFFER     D       LED_c[1]               3.856        0.492 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec_0[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
NCO1.stevec[0]           SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]                Net         -        -       1.599     -           6         
NCO1.stevec_0_RNO[1]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_0_RNO[1]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[1]              Net         -        -       1.507     -           1         
NCO1.stevec_0[1]         SB_DFF      D        In      -         4.563       -         
======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           6         
NCO1.stevec_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[2]            Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec_0[3] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
NCO1.stevec[0]           SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]                Net         -        -       1.599     -           6         
NCO1.stevec_0_RNO[3]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_0_RNO[3]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[3]              Net         -        -       1.507     -           1         
NCO1.stevec_0[3]         SB_DFF      D        In      -         4.563       -         
======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec_ret / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
NCO1.stevec[0]          SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]               Net         -        -       1.599     -           6         
NCO1.stevec_ret_RNO     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_ret_RNO     SB_LUT4     O        Out     0.661     3.056       -         
stevec_ret_RNO          Net         -        -       1.507     -           1         
NCO1.stevec_ret         SB_DFF      D        In      -         4.563       -         
=====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec_0[1] / Q
    Ending point:                            NCO1.stevec_0[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
NCO1.stevec_0[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]                Net         -        -       1.599     -           5         
NCO1.stevec_0_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_0_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[1]              Net         -        -       1.507     -           1         
NCO1.stevec_0[1]         SB_DFF      D        In      -         4.491       -         
======================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          5 uses
SB_DFFER        3 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         7 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   9 (2%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 7 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:12:06 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	11/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.1 (sec)

Final Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	11/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 319.95 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 22
used logic cells: 11
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 22
used logic cells: 11
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 13 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           132940K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 15:14:46 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:14:46 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:14:46 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:14:46 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 15:14:47 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:14:47 2023

multi_srs_gen completed
# Mon Dec 18 15:14:48 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:14:48 2023

premap completed with warnings
# Mon Dec 18 15:14:48 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:14:48 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:14:48 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 15:14:49 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 15:14:46 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:14:46 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:14:46 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:14:46 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:14:47 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 15:14:48 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                           Requested      Requested     Clock        Clock                     Clock
Clock                           Frequency      Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------
TOP|clk                         465.5 MHz      2.148         inferred     Autoconstr_clkgroup_0     4    
nco|clk_frac_inferred_clock     1327.0 MHz     0.754         inferred     Autoconstr_clkgroup_1     4    
=========================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Found inferred clock TOP|clk which controls 4 sequential elements including NCO1.stevec[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Found inferred clock nco|clk_frac_inferred_clock which controls 4 sequential elements including NCO1.U1.q[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:14:48 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 15:14:48 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Removing sequential instance NCO1.stevec[3] (in view: work.TOP(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":15:4:15:9|Removing sequential instance NCO1.stevec[1] (in view: work.TOP(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   7 /         9



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|clk_frac_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               9          NCO1.stevec_ret
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 15:14:49 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                          Arrival           
Instance             Reference     Type         Pin     Net            Time        Slack 
                     Clock                                                               
-----------------------------------------------------------------------------------------
NCO1.stevec[0]       TOP|clk       SB_DFF       Q       stevec[0]      0.796       -0.708
NCO1.stevec_0[1]     TOP|clk       SB_DFF       Q       stevec[1]      0.796       -0.636
NCO1.stevec[2]       TOP|clk       SB_DFF       Q       stevec[2]      0.796       -0.604
NCO1.stevec_0[3]     TOP|clk       SB_DFF       Q       stevec[3]      0.796       -0.604
NCO1.stevec_ret      TOP|clk       SB_DFF       Q       clk_frac_0     0.796       -0.553
NCO1.U1.q[0]         TOP|clk       SB_DFFER     Q       LED_c[0]       0.796       0.492 
NCO1.U1.q[1]         TOP|clk       SB_DFFER     Q       LED_c[1]       0.796       0.492 
NCO1.U1.q[2]         TOP|clk       SB_DFFER     Q       LED_c[2]       0.796       0.492 
NCO1.U1.q[3]         TOP|clk       SB_DFFES     Q       BNC_c          0.796       0.492 
=========================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                  Required           
Instance             Reference     Type         Pin     Net                    Time         Slack 
                     Clock                                                                        
--------------------------------------------------------------------------------------------------
NCO1.stevec[0]       TOP|clk       SB_DFF       D       stevec_i[0]            3.856        -0.708
NCO1.stevec[2]       TOP|clk       SB_DFF       D       stevec_1[2]            3.856        -0.708
NCO1.stevec_0[1]     TOP|clk       SB_DFF       D       stevec_1[1]            3.856        -0.708
NCO1.stevec_0[3]     TOP|clk       SB_DFF       D       stevec_1[3]            3.856        -0.708
NCO1.stevec_ret      TOP|clk       SB_DFF       D       stevec_ret_RNO         3.856        -0.708
NCO1.U1.q[0]         TOP|clk       SB_DFFER     E       stevec_ret_RNI8MEU     4.011        -0.553
NCO1.U1.q[1]         TOP|clk       SB_DFFER     E       stevec_ret_RNI8MEU     4.011        -0.553
NCO1.U1.q[2]         TOP|clk       SB_DFFER     E       stevec_ret_RNI8MEU     4.011        -0.553
NCO1.U1.q[3]         TOP|clk       SB_DFFES     E       stevec_ret_RNI8MEU     4.011        -0.553
NCO1.U1.q[0]         TOP|clk       SB_DFFER     D       LED_c[1]               3.856        0.492 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec_0[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
NCO1.stevec[0]           SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]                Net         -        -       1.599     -           6         
NCO1.stevec_0_RNO[1]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_0_RNO[1]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[1]              Net         -        -       1.507     -           1         
NCO1.stevec_0[1]         SB_DFF      D        In      -         4.563       -         
======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           6         
NCO1.stevec_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[2]            Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec_0[3] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
NCO1.stevec[0]           SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]                Net         -        -       1.599     -           6         
NCO1.stevec_0_RNO[3]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_0_RNO[3]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_1[3]              Net         -        -       1.507     -           1         
NCO1.stevec_0[3]         SB_DFF      D        In      -         4.563       -         
======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec_ret / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
NCO1.stevec[0]          SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]               Net         -        -       1.599     -           6         
NCO1.stevec_ret_RNO     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_ret_RNO     SB_LUT4     O        Out     0.661     3.056       -         
stevec_ret_RNO          Net         -        -       1.507     -           1         
NCO1.stevec_ret         SB_DFF      D        In      -         4.563       -         
=====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec_0[1] / Q
    Ending point:                            NCO1.stevec_0[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
NCO1.stevec_0[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]                Net         -        -       1.599     -           5         
NCO1.stevec_0_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_0_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_1[1]              Net         -        -       1.507     -           1         
NCO1.stevec_0[1]         SB_DFF      D        In      -         4.491       -         
======================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          5 uses
SB_DFFER        3 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         7 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   9 (2%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 7 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:14:49 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	11/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.1 (sec)

Final Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	11/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 319.95 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 22
used logic cells: 11
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 22
used logic cells: 11
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 13 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           132940K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 15:29:59 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:29:59 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:29:59 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:29:59 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 15:29:59 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 15:29:59 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CG103 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":22:20:22:20|Expecting expression
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":28:0:28:8|Expecting endmodule
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:29:59 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:29:59 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 15:30:17 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:30:17 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:30:17 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:30:17 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 15:30:17 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 15:30:17 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CG426 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":24:12:24:19|Assignment target clk_frac must be of type reg or genvar
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:30:17 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:30:17 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 15:30:42 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:30:42 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:30:42 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:30:42 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 15:30:44 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:30:44 2023

multi_srs_gen completed
# Mon Dec 18 15:30:44 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:30:44 2023

premap completed
# Mon Dec 18 15:30:44 2023

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:30:44 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:30:44 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 15:30:45 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 15:30:42 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Pruning unused register stevec[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":2:14:2:16|Input clk is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:30:43 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:30:43 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:30:43 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:30:44 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 15:30:44 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:30:44 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 15:30:44 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Sequential instance NCO1.U1.q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Sequential instance NCO1.U1.q[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Sequential instance NCO1.U1.q[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":38:4:38:9|Sequential instance NCO1.U1.q[3] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 15:30:45 2023
#


Top view:               TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 15
I/O primitives: 11
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:30:45 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for clk, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/384
    PLBs                        :	1/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	11/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	1/384
    PLBs                        :	1/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	11/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 10
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 10
used logic cells: 1
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           132736K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

Generating Verilog & VHDL netlist files ...
running netlistWriting /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 15:35:33 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:35:33 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:35:33 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:35:33 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 15:35:35 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:35:35 2023

multi_srs_gen completed
# Mon Dec 18 15:35:35 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:35:35 2023

premap completed with warnings
# Mon Dec 18 15:35:35 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:35:35 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:35:35 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 15:35:36 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 15:35:33 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[4] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[5] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[6] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[7] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[8] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[9] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[10] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[11] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[12] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[13] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[14] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[15] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[16] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[17] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[18] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[19] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[20] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[21] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[22] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[23] is always 0.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Pruning register bits 23 to 4 of stevec[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:35:34 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:35:34 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:35:34 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:35:35 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 15:35:35 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                          Requested     Requested     Clock                      Clock                     Clock
Clock                          Frequency     Period        Type                       Group                     Load 
---------------------------------------------------------------------------------------------------------------------
TOP|clk                        1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
nco|clk_frac_derived_clock     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
=====================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Found inferred clock TOP|clk which controls 5 sequential elements including NCO1.stevec[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:35:35 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 15:35:35 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|User-specified initial value defined for instance NCO1.clk_frac is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   7 /         9



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|clk_frac_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               9          NCO1.clk_frac  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 15:35:36 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                          Arrival           
Instance           Reference     Type         Pin     Net            Time        Slack 
                   Clock                                                               
---------------------------------------------------------------------------------------
NCO1.clk_frac      TOP|clk       SB_DFF       Q       clk_frac_i     0.796       -0.708
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]      0.796       -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       Q       stevec[1]      0.796       -0.636
NCO1.stevec[2]     TOP|clk       SB_DFF       Q       stevec[2]      0.796       -0.604
NCO1.stevec[3]     TOP|clk       SB_DFF       Q       stevec[3]      0.796       -0.511
NCO1.U1.q[0]       TOP|clk       SB_DFFER     Q       LED_c[0]       0.796       0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     Q       LED_c[1]       0.796       0.492 
NCO1.U1.q[2]       TOP|clk       SB_DFFER     Q       LED_c[2]       0.796       0.492 
NCO1.U1.q[3]       TOP|clk       SB_DFFES     Q       BNC_c          0.796       0.492 
=======================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                Required           
Instance           Reference     Type         Pin     Net                  Time         Slack 
                   Clock                                                                      
----------------------------------------------------------------------------------------------
NCO1.clk_frac      TOP|clk       SB_DFF       D       clk_frac_RNO         3.856        -0.708
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec_4[0]          3.856        -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       D       stevec_4[1]          3.856        -0.708
NCO1.stevec[2]     TOP|clk       SB_DFF       D       stevec_RNO[2]        3.856        -0.708
NCO1.stevec[3]     TOP|clk       SB_DFF       D       stevec_4[3]          3.856        -0.708
NCO1.U1.q[0]       TOP|clk       SB_DFFER     E       clk_frac_RNIDNPE     4.011        -0.553
NCO1.U1.q[1]       TOP|clk       SB_DFFER     E       clk_frac_RNIDNPE     4.011        -0.553
NCO1.U1.q[2]       TOP|clk       SB_DFFER     E       clk_frac_RNIDNPE     4.011        -0.553
NCO1.U1.q[3]       TOP|clk       SB_DFFES     E       clk_frac_RNIDNPE     4.011        -0.553
NCO1.U1.q[0]       TOP|clk       SB_DFFER     D       LED_c[1]             3.856        0.492 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.clk_frac / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
NCO1.clk_frac         SB_DFF      Q        Out     0.796     0.796       -         
clk_frac_i            Net         -        -       1.599     -           2         
NCO1.clk_frac_RNO     SB_LUT4     I0       In      -         2.395       -         
NCO1.clk_frac_RNO     SB_LUT4     O        Out     0.661     3.056       -         
clk_frac_RNO          Net         -        -       1.507     -           1         
NCO1.clk_frac         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[1]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_4[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_RNO[2]          Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[3] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[3]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[3]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_4[3]            Net         -        -       1.507     -           1         
NCO1.stevec[3]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
NCO1.stevec[1]        SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]             Net         -        -       1.599     -           6         
NCO1.clk_frac_RNO     SB_LUT4     I1       In      -         2.395       -         
NCO1.clk_frac_RNO     SB_LUT4     O        Out     0.589     2.984       -         
clk_frac_RNO          Net         -        -       1.507     -           1         
NCO1.clk_frac         SB_DFF      D        In      -         4.491       -         
===================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          5 uses
SB_DFFER        3 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         7 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   9 (2%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 7 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:35:36 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

running placerI2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	11/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.2 (sec)

Final Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	11/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 319.95 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 22
used logic cells: 11
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 22
used logic cells: 11
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
running routerRead device time: 0
I1209: Started routing
I1223: Total Nets : 13 
I1212: Iteration  1 :     5 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           132936K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 15:38:05 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:38:05 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:38:05 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:38:05 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 15:38:06 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:38:06 2023

multi_srs_gen completed
# Mon Dec 18 15:38:07 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:38:07 2023

premap completed with warnings
# Mon Dec 18 15:38:07 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:38:07 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:38:07 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 15:38:08 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 15:38:05 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[4] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[5] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[6] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[7] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[8] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[9] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[10] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[11] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[12] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[13] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[14] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[15] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[16] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[17] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[18] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[19] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[20] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[21] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[22] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[23] is always 0.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Pruning register bits 23 to 4 of stevec[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:38:05 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:38:05 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:38:05 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:38:07 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 15:38:07 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                          Requested     Requested     Clock                      Clock                     Clock
Clock                          Frequency     Period        Type                       Group                     Load 
---------------------------------------------------------------------------------------------------------------------
TOP|clk                        1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
nco|clk_frac_derived_clock     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
=====================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Found inferred clock TOP|clk which controls 5 sequential elements including NCO1.stevec[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:38:07 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 15:38:07 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|User-specified initial value defined for instance NCO1.clk_frac is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.23ns		   9 /         9


@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|clk_frac_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               9          NCO1.clk_frac  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.68ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 15:38:08 2023
#


Top view:               TOP
Requested Frequency:    176.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.002

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            176.2 MHz     149.7 MHz     5.677         6.679         -1.002     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.677       -1.002  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                          Arrival           
Instance           Reference     Type         Pin     Net            Time        Slack 
                   Clock                                                               
---------------------------------------------------------------------------------------
NCO1.clk_frac      TOP|clk       SB_DFF       Q       clk_frac_i     0.796       -1.002
NCO1.stevec[2]     TOP|clk       SB_DFF       Q       stevec[2]      0.796       -0.929
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]      0.796       -0.898
NCO1.stevec[3]     TOP|clk       SB_DFF       Q       stevec[3]      0.796       -0.898
NCO1.stevec[1]     TOP|clk       SB_DFF       Q       stevec[1]      0.796       -0.775
NCO1.U1.q[0]       TOP|clk       SB_DFFER     Q       LED_c[0]       0.796       2.158 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     Q       LED_c[1]       0.796       2.158 
NCO1.U1.q[2]       TOP|clk       SB_DFFER     Q       LED_c[2]       0.796       2.158 
NCO1.U1.q[3]       TOP|clk       SB_DFFES     Q       BNC_c          0.796       2.158 
=======================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                Required           
Instance           Reference     Type         Pin     Net                  Time         Slack 
                   Clock                                                                      
----------------------------------------------------------------------------------------------
NCO1.clk_frac      TOP|clk       SB_DFF       D       clk_frac_RNO         5.522        -1.002
NCO1.U1.q[0]       TOP|clk       SB_DFFER     E       clk_frac_RNIUMSG     5.677        -0.847
NCO1.U1.q[1]       TOP|clk       SB_DFFER     E       clk_frac_RNIUMSG     5.677        -0.847
NCO1.U1.q[2]       TOP|clk       SB_DFFER     E       clk_frac_RNIUMSG     5.677        -0.847
NCO1.U1.q[3]       TOP|clk       SB_DFFES     E       clk_frac_RNIUMSG     5.677        -0.847
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec_i[0]          5.522        0.958 
NCO1.stevec[1]     TOP|clk       SB_DFF       D       stevec_RNO[1]        5.522        0.958 
NCO1.stevec[2]     TOP|clk       SB_DFF       D       stevec_4[2]          5.522        0.958 
NCO1.stevec[3]     TOP|clk       SB_DFF       D       stevec_4[3]          5.522        0.958 
NCO1.U1.q[0]       TOP|clk       SB_DFFER     D       LED_c[1]             5.522        2.158 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.002

    Number of logic level(s):                2
    Starting point:                          NCO1.clk_frac / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
NCO1.clk_frac           SB_DFF      Q        Out     0.796     0.796       -         
clk_frac_i              Net         -        -       1.599     -           3         
NCO1.clk_frac_RNO_0     SB_LUT4     I0       In      -         2.395       -         
NCO1.clk_frac_RNO_0     SB_LUT4     O        Out     0.661     3.056       -         
clk_frac_RNO_0          Net         -        -       1.371     -           1         
NCO1.clk_frac_RNO       SB_LUT4     I1       In      -         4.427       -         
NCO1.clk_frac_RNO       SB_LUT4     O        Out     0.589     5.017       -         
clk_frac_RNO            Net         -        -       1.507     -           1         
NCO1.clk_frac           SB_DFF      D        In      -         6.524       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.971

    Number of logic level(s):                2
    Starting point:                          NCO1.clk_frac / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
NCO1.clk_frac           SB_DFF      Q        Out     0.796     0.796       -         
clk_frac_i              Net         -        -       1.599     -           3         
NCO1.clk_frac_RNO_1     SB_LUT4     I0       In      -         2.395       -         
NCO1.clk_frac_RNO_1     SB_LUT4     O        Out     0.661     3.056       -         
clk_frac_RNO_1          Net         -        -       1.371     -           1         
NCO1.clk_frac_RNO       SB_LUT4     I2       In      -         4.427       -         
NCO1.clk_frac_RNO       SB_LUT4     O        Out     0.558     4.986       -         
clk_frac_RNO            Net         -        -       1.507     -           1         
NCO1.clk_frac           SB_DFF      D        In      -         6.493       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.647 is 2.170(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          NCO1.stevec[2] / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
NCO1.stevec[2]          SB_DFF      Q        Out     0.796     0.796       -         
stevec[2]               Net         -        -       1.599     -           5         
NCO1.clk_frac_RNO_0     SB_LUT4     I1       In      -         2.395       -         
NCO1.clk_frac_RNO_0     SB_LUT4     O        Out     0.589     2.984       -         
clk_frac_RNO_0          Net         -        -       1.371     -           1         
NCO1.clk_frac_RNO       SB_LUT4     I1       In      -         4.355       -         
NCO1.clk_frac_RNO       SB_LUT4     O        Out     0.589     4.944       -         
clk_frac_RNO            Net         -        -       1.507     -           1         
NCO1.clk_frac           SB_DFF      D        In      -         6.451       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.898

    Number of logic level(s):                2
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
NCO1.stevec[0]          SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]               Net         -        -       1.599     -           6         
NCO1.clk_frac_RNO_1     SB_LUT4     I1       In      -         2.395       -         
NCO1.clk_frac_RNO_1     SB_LUT4     O        Out     0.589     2.984       -         
clk_frac_RNO_1          Net         -        -       1.371     -           1         
NCO1.clk_frac_RNO       SB_LUT4     I2       In      -         4.355       -         
NCO1.clk_frac_RNO       SB_LUT4     O        Out     0.558     4.913       -         
clk_frac_RNO            Net         -        -       1.507     -           1         
NCO1.clk_frac           SB_DFF      D        In      -         6.420       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.898

    Number of logic level(s):                2
    Starting point:                          NCO1.stevec[3] / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
NCO1.stevec[3]          SB_DFF      Q        Out     0.796     0.796       -         
stevec[3]               Net         -        -       1.599     -           5         
NCO1.clk_frac_RNO_0     SB_LUT4     I2       In      -         2.395       -         
NCO1.clk_frac_RNO_0     SB_LUT4     O        Out     0.558     2.953       -         
clk_frac_RNO_0          Net         -        -       1.371     -           1         
NCO1.clk_frac_RNO       SB_LUT4     I1       In      -         4.324       -         
NCO1.clk_frac_RNO       SB_LUT4     O        Out     0.589     4.913       -         
clk_frac_RNO            Net         -        -       1.507     -           1         
NCO1.clk_frac           SB_DFF      D        In      -         6.420       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          5 uses
SB_DFFER        3 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         10 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   9 (2%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 10 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 10 = 10 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:38:08 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

Parsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
running edif parser
EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	10
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	14
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	5
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	14/384
    PLBs                        :	3/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.6 (sec)

Final Design Statistics
    Number of LUTs      	:	14
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	14/384
    PLBs                        :	3/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 269.20 MHz | Target: 176.06 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 27
used logic cells: 14
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 27
used logic cells: 14
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 16 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           132956K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 15:41:03 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:41:03 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:41:03 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:41:03 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 15:41:05 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:41:05 2023

multi_srs_gen completed
# Mon Dec 18 15:41:05 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:41:05 2023

premap completed with warnings
# Mon Dec 18 15:41:05 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:41:05 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:41:05 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 15:41:06 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 15:41:03 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[4] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[5] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[6] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[7] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[8] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[9] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[10] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[11] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[12] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[13] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[14] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[15] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[16] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[17] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[18] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[19] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[20] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[21] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[22] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[23] is always 0.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Pruning register bits 23 to 4 of stevec[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:41:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:41:04 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:41:04 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:41:05 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 15:41:05 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                          Requested     Requested     Clock                      Clock                     Clock
Clock                          Frequency     Period        Type                       Group                     Load 
---------------------------------------------------------------------------------------------------------------------
TOP|clk                        1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
nco|clk_frac_derived_clock     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
=====================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Found inferred clock TOP|clk which controls 5 sequential elements including NCO1.stevec[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:41:05 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 15:41:05 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|User-specified initial value defined for instance NCO1.clk_frac is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.23ns		   9 /         9


@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|clk_frac_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               9          NCO1.clk_frac  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.68ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 15:41:06 2023
#


Top view:               TOP
Requested Frequency:    176.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.002

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            176.2 MHz     149.7 MHz     5.677         6.679         -1.002     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.677       -1.002  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                          Arrival           
Instance           Reference     Type         Pin     Net            Time        Slack 
                   Clock                                                               
---------------------------------------------------------------------------------------
NCO1.clk_frac      TOP|clk       SB_DFF       Q       clk_frac_i     0.796       -1.002
NCO1.stevec[2]     TOP|clk       SB_DFF       Q       stevec[2]      0.796       -0.929
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]      0.796       -0.898
NCO1.stevec[3]     TOP|clk       SB_DFF       Q       stevec[3]      0.796       -0.898
NCO1.stevec[1]     TOP|clk       SB_DFF       Q       stevec[1]      0.796       -0.775
NCO1.U1.q[0]       TOP|clk       SB_DFFER     Q       LED_c[0]       0.796       2.158 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     Q       LED_c[1]       0.796       2.158 
NCO1.U1.q[2]       TOP|clk       SB_DFFER     Q       LED_c[2]       0.796       2.158 
NCO1.U1.q[3]       TOP|clk       SB_DFFES     Q       BNC_c          0.796       2.158 
=======================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                Required           
Instance           Reference     Type         Pin     Net                  Time         Slack 
                   Clock                                                                      
----------------------------------------------------------------------------------------------
NCO1.clk_frac      TOP|clk       SB_DFF       D       clk_frac_RNO         5.522        -1.002
NCO1.U1.q[0]       TOP|clk       SB_DFFER     E       clk_frac_RNIUMSG     5.677        -0.847
NCO1.U1.q[1]       TOP|clk       SB_DFFER     E       clk_frac_RNIUMSG     5.677        -0.847
NCO1.U1.q[2]       TOP|clk       SB_DFFER     E       clk_frac_RNIUMSG     5.677        -0.847
NCO1.U1.q[3]       TOP|clk       SB_DFFES     E       clk_frac_RNIUMSG     5.677        -0.847
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec_i[0]          5.522        0.958 
NCO1.stevec[1]     TOP|clk       SB_DFF       D       stevec_1[1]          5.522        0.958 
NCO1.stevec[2]     TOP|clk       SB_DFF       D       stevec_3[2]          5.522        0.958 
NCO1.stevec[3]     TOP|clk       SB_DFF       D       stevec_3[3]          5.522        0.958 
NCO1.U1.q[0]       TOP|clk       SB_DFFER     D       LED_c[1]             5.522        2.158 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.002

    Number of logic level(s):                2
    Starting point:                          NCO1.clk_frac / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
NCO1.clk_frac           SB_DFF      Q        Out     0.796     0.796       -         
clk_frac_i              Net         -        -       1.599     -           3         
NCO1.clk_frac_RNO_0     SB_LUT4     I0       In      -         2.395       -         
NCO1.clk_frac_RNO_0     SB_LUT4     O        Out     0.661     3.056       -         
clk_frac_RNO_0          Net         -        -       1.371     -           1         
NCO1.clk_frac_RNO       SB_LUT4     I1       In      -         4.427       -         
NCO1.clk_frac_RNO       SB_LUT4     O        Out     0.589     5.017       -         
clk_frac_RNO            Net         -        -       1.507     -           1         
NCO1.clk_frac           SB_DFF      D        In      -         6.524       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.971

    Number of logic level(s):                2
    Starting point:                          NCO1.clk_frac / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
NCO1.clk_frac           SB_DFF      Q        Out     0.796     0.796       -         
clk_frac_i              Net         -        -       1.599     -           3         
NCO1.clk_frac_RNO_1     SB_LUT4     I0       In      -         2.395       -         
NCO1.clk_frac_RNO_1     SB_LUT4     O        Out     0.661     3.056       -         
clk_frac_RNO_1          Net         -        -       1.371     -           1         
NCO1.clk_frac_RNO       SB_LUT4     I2       In      -         4.427       -         
NCO1.clk_frac_RNO       SB_LUT4     O        Out     0.558     4.986       -         
clk_frac_RNO            Net         -        -       1.507     -           1         
NCO1.clk_frac           SB_DFF      D        In      -         6.493       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.647 is 2.170(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          NCO1.stevec[2] / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
NCO1.stevec[2]          SB_DFF      Q        Out     0.796     0.796       -         
stevec[2]               Net         -        -       1.599     -           5         
NCO1.clk_frac_RNO_0     SB_LUT4     I1       In      -         2.395       -         
NCO1.clk_frac_RNO_0     SB_LUT4     O        Out     0.589     2.984       -         
clk_frac_RNO_0          Net         -        -       1.371     -           1         
NCO1.clk_frac_RNO       SB_LUT4     I1       In      -         4.355       -         
NCO1.clk_frac_RNO       SB_LUT4     O        Out     0.589     4.944       -         
clk_frac_RNO            Net         -        -       1.507     -           1         
NCO1.clk_frac           SB_DFF      D        In      -         6.451       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.898

    Number of logic level(s):                2
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
NCO1.stevec[0]          SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]               Net         -        -       1.599     -           6         
NCO1.clk_frac_RNO_1     SB_LUT4     I1       In      -         2.395       -         
NCO1.clk_frac_RNO_1     SB_LUT4     O        Out     0.589     2.984       -         
clk_frac_RNO_1          Net         -        -       1.371     -           1         
NCO1.clk_frac_RNO       SB_LUT4     I2       In      -         4.355       -         
NCO1.clk_frac_RNO       SB_LUT4     O        Out     0.558     4.913       -         
clk_frac_RNO            Net         -        -       1.507     -           1         
NCO1.clk_frac           SB_DFF      D        In      -         6.420       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.898

    Number of logic level(s):                2
    Starting point:                          NCO1.stevec[3] / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
NCO1.stevec[3]          SB_DFF      Q        Out     0.796     0.796       -         
stevec[3]               Net         -        -       1.599     -           5         
NCO1.clk_frac_RNO_0     SB_LUT4     I2       In      -         2.395       -         
NCO1.clk_frac_RNO_0     SB_LUT4     O        Out     0.558     2.953       -         
clk_frac_RNO_0          Net         -        -       1.371     -           1         
NCO1.clk_frac_RNO       SB_LUT4     I1       In      -         4.324       -         
NCO1.clk_frac_RNO       SB_LUT4     O        Out     0.589     4.913       -         
clk_frac_RNO            Net         -        -       1.507     -           1         
NCO1.clk_frac           SB_DFF      D        In      -         6.420       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          5 uses
SB_DFFER        3 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         10 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   9 (2%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 10 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 10 = 10 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:41:06 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	10
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	14
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	5
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	14/384
    PLBs                        :	3/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.6 (sec)

Final Design Statistics
    Number of LUTs      	:	14
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	14/384
    PLBs                        :	3/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 269.20 MHz | Target: 176.06 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 27
used logic cells: 14
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 27
used logic cells: 14
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 16 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           132956K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 15:45:21 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:45:21 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:45:21 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:45:21 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 15:45:23 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:45:23 2023

multi_srs_gen completed
# Mon Dec 18 15:45:23 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:45:23 2023

premap completed with warnings
# Mon Dec 18 15:45:23 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:45:23 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:45:23 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 15:45:24 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 15:45:21 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[4] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[5] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[6] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[7] is always 0.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Pruning register bits 7 to 4 of stevec[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:45:22 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:45:22 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:45:22 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:45:23 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 15:45:23 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                          Requested     Requested     Clock                      Clock                     Clock
Clock                          Frequency     Period        Type                       Group                     Load 
---------------------------------------------------------------------------------------------------------------------
TOP|clk                        1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
nco|clk_frac_derived_clock     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
=====================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Found inferred clock TOP|clk which controls 5 sequential elements including NCO1.stevec[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:45:23 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 15:45:23 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|User-specified initial value defined for instance NCO1.clk_frac is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.23ns		   9 /         9


@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|clk_frac_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               9          NCO1.clk_frac  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 5.68ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 15:45:24 2023
#


Top view:               TOP
Requested Frequency:    176.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.002

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            176.2 MHz     149.7 MHz     5.677         6.679         -1.002     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  5.677       -1.002  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                          Arrival           
Instance           Reference     Type         Pin     Net            Time        Slack 
                   Clock                                                               
---------------------------------------------------------------------------------------
NCO1.clk_frac      TOP|clk       SB_DFF       Q       clk_frac_i     0.796       -1.002
NCO1.stevec[2]     TOP|clk       SB_DFF       Q       stevec[2]      0.796       -0.929
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]      0.796       -0.898
NCO1.stevec[3]     TOP|clk       SB_DFF       Q       stevec[3]      0.796       -0.898
NCO1.stevec[1]     TOP|clk       SB_DFF       Q       stevec[1]      0.796       -0.775
NCO1.U1.q[0]       TOP|clk       SB_DFFER     Q       LED_c[0]       0.796       2.158 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     Q       LED_c[1]       0.796       2.158 
NCO1.U1.q[2]       TOP|clk       SB_DFFER     Q       LED_c[2]       0.796       2.158 
NCO1.U1.q[3]       TOP|clk       SB_DFFES     Q       BNC_c          0.796       2.158 
=======================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                Required           
Instance           Reference     Type         Pin     Net                  Time         Slack 
                   Clock                                                                      
----------------------------------------------------------------------------------------------
NCO1.clk_frac      TOP|clk       SB_DFF       D       clk_frac_RNO         5.522        -1.002
NCO1.U1.q[0]       TOP|clk       SB_DFFER     E       clk_frac_RNIUMSG     5.677        -0.847
NCO1.U1.q[1]       TOP|clk       SB_DFFER     E       clk_frac_RNIUMSG     5.677        -0.847
NCO1.U1.q[2]       TOP|clk       SB_DFFER     E       clk_frac_RNIUMSG     5.677        -0.847
NCO1.U1.q[3]       TOP|clk       SB_DFFES     E       clk_frac_RNIUMSG     5.677        -0.847
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec_i[0]          5.522        0.958 
NCO1.stevec[1]     TOP|clk       SB_DFF       D       stevec_1[1]          5.522        0.958 
NCO1.stevec[2]     TOP|clk       SB_DFF       D       stevec_3[2]          5.522        0.958 
NCO1.stevec[3]     TOP|clk       SB_DFF       D       stevec_3[3]          5.522        0.958 
NCO1.U1.q[0]       TOP|clk       SB_DFFER     D       LED_c[1]             5.522        2.158 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.002

    Number of logic level(s):                2
    Starting point:                          NCO1.clk_frac / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
NCO1.clk_frac           SB_DFF      Q        Out     0.796     0.796       -         
clk_frac_i              Net         -        -       1.599     -           3         
NCO1.clk_frac_RNO_0     SB_LUT4     I0       In      -         2.395       -         
NCO1.clk_frac_RNO_0     SB_LUT4     O        Out     0.661     3.056       -         
clk_frac_RNO_0          Net         -        -       1.371     -           1         
NCO1.clk_frac_RNO       SB_LUT4     I1       In      -         4.427       -         
NCO1.clk_frac_RNO       SB_LUT4     O        Out     0.589     5.017       -         
clk_frac_RNO            Net         -        -       1.507     -           1         
NCO1.clk_frac           SB_DFF      D        In      -         6.524       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.971

    Number of logic level(s):                2
    Starting point:                          NCO1.clk_frac / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
NCO1.clk_frac           SB_DFF      Q        Out     0.796     0.796       -         
clk_frac_i              Net         -        -       1.599     -           3         
NCO1.clk_frac_RNO_1     SB_LUT4     I0       In      -         2.395       -         
NCO1.clk_frac_RNO_1     SB_LUT4     O        Out     0.661     3.056       -         
clk_frac_RNO_1          Net         -        -       1.371     -           1         
NCO1.clk_frac_RNO       SB_LUT4     I2       In      -         4.427       -         
NCO1.clk_frac_RNO       SB_LUT4     O        Out     0.558     4.986       -         
clk_frac_RNO            Net         -        -       1.507     -           1         
NCO1.clk_frac           SB_DFF      D        In      -         6.493       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.647 is 2.170(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          NCO1.stevec[2] / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
NCO1.stevec[2]          SB_DFF      Q        Out     0.796     0.796       -         
stevec[2]               Net         -        -       1.599     -           5         
NCO1.clk_frac_RNO_0     SB_LUT4     I1       In      -         2.395       -         
NCO1.clk_frac_RNO_0     SB_LUT4     O        Out     0.589     2.984       -         
clk_frac_RNO_0          Net         -        -       1.371     -           1         
NCO1.clk_frac_RNO       SB_LUT4     I1       In      -         4.355       -         
NCO1.clk_frac_RNO       SB_LUT4     O        Out     0.589     4.944       -         
clk_frac_RNO            Net         -        -       1.507     -           1         
NCO1.clk_frac           SB_DFF      D        In      -         6.451       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.898

    Number of logic level(s):                2
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
NCO1.stevec[0]          SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]               Net         -        -       1.599     -           6         
NCO1.clk_frac_RNO_1     SB_LUT4     I1       In      -         2.395       -         
NCO1.clk_frac_RNO_1     SB_LUT4     O        Out     0.589     2.984       -         
clk_frac_RNO_1          Net         -        -       1.371     -           1         
NCO1.clk_frac_RNO       SB_LUT4     I2       In      -         4.355       -         
NCO1.clk_frac_RNO       SB_LUT4     O        Out     0.558     4.913       -         
clk_frac_RNO            Net         -        -       1.507     -           1         
NCO1.clk_frac           SB_DFF      D        In      -         6.420       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.898

    Number of logic level(s):                2
    Starting point:                          NCO1.stevec[3] / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
NCO1.stevec[3]          SB_DFF      Q        Out     0.796     0.796       -         
stevec[3]               Net         -        -       1.599     -           5         
NCO1.clk_frac_RNO_0     SB_LUT4     I2       In      -         2.395       -         
NCO1.clk_frac_RNO_0     SB_LUT4     O        Out     0.558     2.953       -         
clk_frac_RNO_0          Net         -        -       1.371     -           1         
NCO1.clk_frac_RNO       SB_LUT4     I1       In      -         4.324       -         
NCO1.clk_frac_RNO       SB_LUT4     O        Out     0.589     4.913       -         
clk_frac_RNO            Net         -        -       1.507     -           1         
NCO1.clk_frac           SB_DFF      D        In      -         6.420       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          5 uses
SB_DFFER        3 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         10 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   9 (2%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 10 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 10 = 10 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:45:24 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	10
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	14
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	5
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	14/384
    PLBs                        :	3/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.6 (sec)

Final Design Statistics
    Number of LUTs      	:	14
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	14/384
    PLBs                        :	3/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 269.20 MHz | Target: 176.06 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 27
used logic cells: 14
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 27
used logic cells: 14
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 16 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           132956K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 15:57:22 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:57:22 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:57:22 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:57:22 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 15:57:23 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:57:23 2023

multi_srs_gen completed
# Mon Dec 18 15:57:23 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:57:23 2023

premap completed with warnings
# Mon Dec 18 15:57:23 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:57:23 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 15:57:23 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 15:57:24 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 15:57:22 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[4] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[5] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[6] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[7] is always 0.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Pruning register bits 7 to 4 of stevec[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:57:22 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:57:22 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:57:22 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 15:57:23 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 15:57:23 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                          Requested     Requested     Clock                      Clock                     Clock
Clock                          Frequency     Period        Type                       Group                     Load 
---------------------------------------------------------------------------------------------------------------------
TOP|clk                        1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     5    
nco|clk_frac_derived_clock     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
=====================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Found inferred clock TOP|clk which controls 5 sequential elements including NCO1.clk_frac. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:57:23 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 15:57:24 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|User-specified initial value defined for instance NCO1.clk_frac is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.82ns		   7 /         9



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|clk_frac_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               9          NCO1.clk_frac  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 15:57:24 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                          Arrival           
Instance           Reference     Type         Pin     Net            Time        Slack 
                   Clock                                                               
---------------------------------------------------------------------------------------
NCO1.clk_frac      TOP|clk       SB_DFF       Q       clk_frac_i     0.796       -0.708
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]      0.796       -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       Q       stevec[1]      0.796       -0.636
NCO1.stevec[3]     TOP|clk       SB_DFF       Q       stevec[3]      0.796       -0.636
NCO1.stevec[2]     TOP|clk       SB_DFF       Q       stevec[2]      0.796       -0.604
NCO1.U1.q[0]       TOP|clk       SB_DFFER     Q       LED_c[0]       0.796       0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     Q       LED_c[1]       0.796       0.492 
NCO1.U1.q[2]       TOP|clk       SB_DFFER     Q       LED_c[2]       0.796       0.492 
NCO1.U1.q[3]       TOP|clk       SB_DFFES     Q       BNC_c          0.796       0.492 
=======================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                Required           
Instance           Reference     Type         Pin     Net                  Time         Slack 
                   Clock                                                                      
----------------------------------------------------------------------------------------------
NCO1.clk_frac      TOP|clk       SB_DFF       D       clk_frac_RNO         3.856        -0.708
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec_3[0]          3.856        -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       D       stevec_2[1]          3.856        -0.708
NCO1.stevec[2]     TOP|clk       SB_DFF       D       stevec_2[2]          3.856        -0.708
NCO1.stevec[3]     TOP|clk       SB_DFF       D       stevec_3[3]          3.856        -0.708
NCO1.U1.q[0]       TOP|clk       SB_DFFER     E       clk_frac_RNI8LJA     4.011        -0.553
NCO1.U1.q[1]       TOP|clk       SB_DFFER     E       clk_frac_RNI8LJA     4.011        -0.553
NCO1.U1.q[2]       TOP|clk       SB_DFFER     E       clk_frac_RNI8LJA     4.011        -0.553
NCO1.U1.q[3]       TOP|clk       SB_DFFES     E       clk_frac_RNI8LJA     4.011        -0.553
NCO1.U1.q[0]       TOP|clk       SB_DFFER     D       LED_c[1]             3.856        0.492 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.clk_frac / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
NCO1.clk_frac         SB_DFF      Q        Out     0.796     0.796       -         
clk_frac_i            Net         -        -       1.599     -           2         
NCO1.clk_frac_RNO     SB_LUT4     I0       In      -         2.395       -         
NCO1.clk_frac_RNO     SB_LUT4     O        Out     0.661     3.056       -         
clk_frac_RNO          Net         -        -       1.507     -           1         
NCO1.clk_frac         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[1]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_2[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[3] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[3]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[3]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_3[3]            Net         -        -       1.507     -           1         
NCO1.stevec[3]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           4         
NCO1.stevec_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_2[2]            Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           3         
NCO1.stevec_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_2[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          5 uses
SB_DFFER        3 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         7 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   9 (2%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 7 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 15:57:24 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	11/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.0 (sec)

Final Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	11/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 319.95 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 22
used logic cells: 11
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 22
used logic cells: 11
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 13 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           132940K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 1 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 16:00:51 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:00:51 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:00:51 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:00:51 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 16:00:53 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:00:53 2023

multi_srs_gen completed
# Mon Dec 18 16:00:53 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:00:53 2023

premap completed with warnings
# Mon Dec 18 16:00:53 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:00:53 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:00:53 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 16:00:54 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 16:00:51 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[3] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[4] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[5] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[6] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[7] is always 0.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Pruning register bits 7 to 3 of stevec[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 16:00:51 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 16:00:52 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 16:00:52 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 16:00:53 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 16:00:53 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                          Requested     Requested     Clock                      Clock                     Clock
Clock                          Frequency     Period        Type                       Group                     Load 
---------------------------------------------------------------------------------------------------------------------
TOP|clk                        1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     4    
nco|clk_frac_derived_clock     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
=====================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Found inferred clock TOP|clk which controls 4 sequential elements including NCO1.stevec[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 16:00:53 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 16:00:53 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|User-specified initial value defined for instance NCO1.clk_frac is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   7 /         8



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|clk_frac_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               8          NCO1.stevec[0] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 16:00:54 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                          Arrival           
Instance           Reference     Type         Pin     Net            Time        Slack 
                   Clock                                                               
---------------------------------------------------------------------------------------
NCO1.clk_frac      TOP|clk       SB_DFF       Q       clk_frac_i     0.796       -0.708
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]      0.796       -0.708
NCO1.stevec[1]     TOP|clk       SB_DFFSR     Q       stevec[1]      0.796       -0.708
NCO1.stevec[2]     TOP|clk       SB_DFFSR     Q       stevec[2]      0.796       -0.636
NCO1.U1.q[0]       TOP|clk       SB_DFFER     Q       LED_c[0]       0.796       0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     Q       LED_c[1]       0.796       0.492 
NCO1.U1.q[2]       TOP|clk       SB_DFFER     Q       LED_c[2]       0.796       0.492 
NCO1.U1.q[3]       TOP|clk       SB_DFFES     Q       BNC_c          0.796       0.492 
=======================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                Required           
Instance           Reference     Type         Pin     Net                  Time         Slack 
                   Clock                                                                      
----------------------------------------------------------------------------------------------
NCO1.clk_frac      TOP|clk       SB_DFF       D       clk_frac_RNO         3.856        -0.708
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec               3.856        -0.708
NCO1.stevec[1]     TOP|clk       SB_DFFSR     D       stevec_1[1]          3.856        -0.708
NCO1.stevec[1]     TOP|clk       SB_DFFSR     R       stevec11_i           3.856        -0.708
NCO1.stevec[2]     TOP|clk       SB_DFFSR     D       stevec_1[2]          3.856        -0.708
NCO1.stevec[2]     TOP|clk       SB_DFFSR     R       stevec11_i           3.856        -0.708
NCO1.U1.q[0]       TOP|clk       SB_DFFER     E       clk_frac_RNIPKMC     4.011        -0.553
NCO1.U1.q[1]       TOP|clk       SB_DFFER     E       clk_frac_RNIPKMC     4.011        -0.553
NCO1.U1.q[2]       TOP|clk       SB_DFFER     E       clk_frac_RNIPKMC     4.011        -0.553
NCO1.U1.q[3]       TOP|clk       SB_DFFES     E       clk_frac_RNIPKMC     4.011        -0.553
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.clk_frac / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
NCO1.clk_frac         SB_DFF      Q        Out     0.796     0.796       -         
clk_frac_i            Net         -        -       1.599     -           2         
NCO1.clk_frac_RNO     SB_LUT4     I0       In      -         2.395       -         
NCO1.clk_frac_RNO     SB_LUT4     O        Out     0.661     3.056       -         
clk_frac_RNO          Net         -        -       1.507     -           1         
NCO1.clk_frac         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF       Q        Out     0.796     0.796       -         
stevec[0]              Net          -        -       1.599     -           3         
NCO1.stevec_RNO[1]     SB_LUT4      I0       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4      O        Out     0.661     3.056       -         
stevec_1[1]            Net          -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFFSR     D        In      -         4.563       -         
=====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[1] / R
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
NCO1.stevec[1]             SB_DFFSR     Q        Out     0.796     0.796       -         
stevec[1]                  Net          -        -       1.599     -           6         
NCO1.stevec_RNI5264[2]     SB_LUT4      I0       In      -         2.395       -         
NCO1.stevec_RNI5264[2]     SB_LUT4      O        Out     0.661     3.056       -         
stevec11_i                 Net          -        -       1.507     -           2         
NCO1.stevec[1]             SB_DFFSR     R        In      -         4.563       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF       Q        Out     0.796     0.796       -         
stevec[0]              Net          -        -       1.599     -           3         
NCO1.stevec_RNO[2]     SB_LUT4      I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4      O        Out     0.661     3.056       -         
stevec_1[2]            Net          -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFFSR     D        In      -         4.563       -         
=====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[2] / R
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
NCO1.stevec[1]             SB_DFFSR     Q        Out     0.796     0.796       -         
stevec[1]                  Net          -        -       1.599     -           6         
NCO1.stevec_RNI5264[2]     SB_LUT4      I0       In      -         2.395       -         
NCO1.stevec_RNI5264[2]     SB_LUT4      O        Out     0.661     3.056       -         
stevec11_i                 Net          -        -       1.507     -           2         
NCO1.stevec[2]             SB_DFFSR     R        In      -         4.563       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          2 uses
SB_DFFER        3 uses
SB_DFFES        1 use
SB_DFFSR        2 uses
VCC             2 uses
SB_LUT4         7 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   8 (2%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 7 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 7 = 7 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 16:00:54 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	7
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	11
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	11/384
    PLBs                        :	3/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.7 (sec)

Final Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	11/384
    PLBs                        :	4/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 291.95 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 26
used logic cells: 11
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 26
used logic cells: 11
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 13 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           132940K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 16:03:13 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:03:13 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:03:13 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:03:13 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 16:03:15 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:03:15 2023

multi_srs_gen completed
# Mon Dec 18 16:03:15 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:03:15 2023

premap completed with warnings
# Mon Dec 18 16:03:15 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:03:15 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:03:15 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 16:03:16 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 16:03:13 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[3] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[4] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[5] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[6] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Register bit stevec[7] is always 0.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Pruning register bits 7 to 3 of stevec[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 16:03:13 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 16:03:13 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 16:03:13 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 16:03:15 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 16:03:15 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                          Requested     Requested     Clock                      Clock                     Clock
Clock                          Frequency     Period        Type                       Group                     Load 
---------------------------------------------------------------------------------------------------------------------
TOP|clk                        1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     4    
nco|clk_frac_derived_clock     1.0 MHz       1000.000      derived (from TOP|clk)     Autoconstr_clkgroup_0     4    
=====================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|Found inferred clock TOP|clk which controls 4 sequential elements including NCO1.clk_frac. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 16:03:15 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 16:03:15 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":17:4:17:9|User-specified initial value defined for instance NCO1.clk_frac is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.82ns		   6 /         8



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|clk_frac_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               8          NCO1.clk_frac  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.01ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 16:03:16 2023
#


Top view:               TOP
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                          Arrival           
Instance           Reference     Type         Pin     Net            Time        Slack 
                   Clock                                                               
---------------------------------------------------------------------------------------
NCO1.clk_frac      TOP|clk       SB_DFF       Q       clk_frac_i     0.796       -0.708
NCO1.stevec[0]     TOP|clk       SB_DFF       Q       stevec[0]      0.796       -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       Q       stevec[1]      0.796       -0.636
NCO1.stevec[2]     TOP|clk       SB_DFF       Q       stevec[2]      0.796       -0.636
NCO1.U1.q[0]       TOP|clk       SB_DFFER     Q       LED_c[0]       0.796       0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     Q       LED_c[1]       0.796       0.492 
NCO1.U1.q[2]       TOP|clk       SB_DFFER     Q       LED_c[2]       0.796       0.492 
NCO1.U1.q[3]       TOP|clk       SB_DFFES     Q       BNC_c          0.796       0.492 
=======================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                Required           
Instance           Reference     Type         Pin     Net                  Time         Slack 
                   Clock                                                                      
----------------------------------------------------------------------------------------------
NCO1.clk_frac      TOP|clk       SB_DFF       D       clk_frac_RNO         3.856        -0.708
NCO1.stevec[0]     TOP|clk       SB_DFF       D       stevec_3[0]          3.856        -0.708
NCO1.stevec[1]     TOP|clk       SB_DFF       D       stevec_2[1]          3.856        -0.708
NCO1.stevec[2]     TOP|clk       SB_DFF       D       stevec_3[2]          3.856        -0.708
NCO1.U1.q[0]       TOP|clk       SB_DFFER     E       clk_frac_RNI7KJA     4.011        -0.553
NCO1.U1.q[1]       TOP|clk       SB_DFFER     E       clk_frac_RNI7KJA     4.011        -0.553
NCO1.U1.q[2]       TOP|clk       SB_DFFER     E       clk_frac_RNI7KJA     4.011        -0.553
NCO1.U1.q[3]       TOP|clk       SB_DFFES     E       clk_frac_RNI7KJA     4.011        -0.553
NCO1.U1.q[0]       TOP|clk       SB_DFFER     D       LED_c[1]             3.856        0.492 
NCO1.U1.q[1]       TOP|clk       SB_DFFER     D       LED_c[2]             3.856        0.492 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.clk_frac / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
NCO1.clk_frac         SB_DFF      Q        Out     0.796     0.796       -         
clk_frac_i            Net         -        -       1.599     -           2         
NCO1.clk_frac_RNO     SB_LUT4     I0       In      -         2.395       -         
NCO1.clk_frac_RNO     SB_LUT4     O        Out     0.661     3.056       -         
clk_frac_RNO          Net         -        -       1.507     -           1         
NCO1.clk_frac         SB_DFF      D        In      -         4.563       -         
===================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           3         
NCO1.stevec_RNO[1]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_2[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[0]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[0]              Net         -        -       1.599     -           3         
NCO1.stevec_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
NCO1.stevec_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
stevec_3[2]            Net         -        -       1.507     -           1         
NCO1.stevec[2]         SB_DFF      D        In      -         4.563       -         
====================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
NCO1.stevec[1]         SB_DFF      Q        Out     0.796     0.796       -         
stevec[1]              Net         -        -       1.599     -           2         
NCO1.stevec_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
NCO1.stevec_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
stevec_2[1]            Net         -        -       1.507     -           1         
NCO1.stevec[1]         SB_DFF      D        In      -         4.491       -         
====================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.635

    Number of logic level(s):                1
    Starting point:                          NCO1.stevec[2] / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
NCO1.stevec[2]        SB_DFF      Q        Out     0.796     0.796       -         
stevec[2]             Net         -        -       1.599     -           4         
NCO1.clk_frac_RNO     SB_LUT4     I1       In      -         2.395       -         
NCO1.clk_frac_RNO     SB_LUT4     O        Out     0.589     2.984       -         
clk_frac_RNO          Net         -        -       1.507     -           1         
NCO1.clk_frac         SB_DFF      D        In      -         4.491       -         
===================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_DFF          4 uses
SB_DFFER        3 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         6 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   8 (2%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 6 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 6 = 6 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 16:03:16 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	6
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	10
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	10/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.8 (sec)

Final Design Statistics
    Number of LUTs      	:	10
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	10/384
    PLBs                        :	2/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 319.95 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 22
used logic cells: 10
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 22
used logic cells: 10
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 12 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           132932K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 16:18:29 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:18:29 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:18:29 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:18:29 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 16:18:29 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 16:18:29 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@E: CS179 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":23:11:23:22|Assignment target clk_internal must be a net type
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 16:18:29 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 16:18:29 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 16:19:09 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:19:09 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:19:09 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:19:09 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Mon Dec 18 16:19:10 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:19:10 2023

multi_srs_gen completed
# Mon Dec 18 16:19:10 2023

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:19:10 2023

premap completed with warnings
# Mon Dec 18 16:19:11 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:19:11 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:19:11 2023
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Mon Dec 18 16:19:12 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 16:19:09 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":4:20:4:31|Input in_f_correct is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":5:14:5:18|Input phase is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 16:19:09 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 16:19:09 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 16:19:09 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 18 16:19:10 2023

###########################################################]
Pre-mapping Report

# Mon Dec 18 16:19:10 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                    Requested     Requested     Clock                                                   Clock                     Clock
Clock                                    Frequency     Period        Type                                                    Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------
TOP|clk                                  396.2 MHz     2.524         inferred                                                Autoconstr_clkgroup_0     8    
nco|clk_frac_derived_clock               1.0 MHz       1000.000      derived (from nco|un13_clk_internal_inferred_clock)     Autoconstr_clkgroup_1     4    
nco|un13_clk_internal_inferred_clock     1.0 MHz       1000.000      inferred                                                Autoconstr_clkgroup_1     1    
============================================================================================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Found inferred clock TOP|clk which controls 8 sequential elements including NCO1.stevec[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":24:4:24:9|Found inferred clock nco|un13_clk_internal_inferred_clock which controls 1 sequential elements including NCO1.clk_frac. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 16:19:11 2023

###########################################################]
Map & Optimize Report

# Mon Dec 18 16:19:11 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:18:23:26|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":24:4:24:9|User-specified initial value defined for instance NCO1.clk_frac is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Found counter in view:work.TOP(verilog) instance NCO1.stevec[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		  12 /        13



@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock nco|clk_frac_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
0 instances converted, 5 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       clk_ibuf_gb_io      SB_GB_IO               8          NCO1.stevec[7] 
=======================================================================================
=========================================================== Gated/Generated Clocks ============================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance     Explanation              
-----------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       NCO1.un13_clk_internal_inferred_clock_RNO     SB_LUT4                5          NCO1.clk_frac       No clocks found on inputs
===============================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock TOP|clk with period 4.86ns. Please declare a user-defined clock on object "p:clk"
@W: MT420 |Found inferred clock nco|un13_clk_internal_inferred_clock with period 4.01ns. Please declare a user-defined clock on object "n:NCO1.un13_clk_internal"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec 18 16:19:11 2023
#


Top view:               TOP
Requested Frequency:    205.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.858

                                         Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                           Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------------------------
TOP|clk                                  205.6 MHz     174.7 MHz     4.864         5.723         -0.858     inferred     Autoconstr_clkgroup_0
nco|un13_clk_internal_inferred_clock     249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_1
==============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                              Ending                                |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
TOP|clk                               TOP|clk                               |  4.864       -0.858  |  No paths    -      |  No paths    -      |  No paths    -    
nco|un13_clk_internal_inferred_clock  nco|un13_clk_internal_inferred_clock  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                       Arrival           
Instance           Reference     Type       Pin     Net           Time        Slack 
                   Clock                                                            
------------------------------------------------------------------------------------
NCO1.stevec[0]     TOP|clk       SB_DFF     Q       stevec[0]     0.796       -0.858
NCO1.stevec[1]     TOP|clk       SB_DFF     Q       stevec[1]     0.796       -0.658
NCO1.stevec[2]     TOP|clk       SB_DFF     Q       stevec[2]     0.796       -0.458
NCO1.stevec[3]     TOP|clk       SB_DFF     Q       stevec[3]     0.796       -0.258
NCO1.stevec[4]     TOP|clk       SB_DFF     Q       stevec[4]     0.796       -0.058
NCO1.stevec[5]     TOP|clk       SB_DFF     Q       stevec[5]     0.796       0.142 
NCO1.stevec[7]     TOP|clk       SB_DFF     Q       stevec[7]     0.796       0.146 
NCO1.stevec[6]     TOP|clk       SB_DFF     Q       stevec[6]     0.796       0.218 
====================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                         Required           
Instance           Reference     Type       Pin     Net             Time         Slack 
                   Clock                                                               
---------------------------------------------------------------------------------------
NCO1.stevec[7]     TOP|clk       SB_DFF     D       stevec_s[7]     4.709        -0.858
NCO1.stevec[6]     TOP|clk       SB_DFF     D       stevec_s[6]     4.709        -0.658
NCO1.stevec[5]     TOP|clk       SB_DFF     D       stevec_s[5]     4.709        -0.458
NCO1.stevec[4]     TOP|clk       SB_DFF     D       stevec_s[4]     4.709        -0.258
NCO1.stevec[3]     TOP|clk       SB_DFF     D       stevec_s[3]     4.709        -0.058
NCO1.stevec[2]     TOP|clk       SB_DFF     D       stevec_s[2]     4.709        0.142 
NCO1.stevec[0]     TOP|clk       SB_DFF     D       stevec_s[0]     4.709        0.218 
NCO1.stevec[1]     TOP|clk       SB_DFF     D       stevec_s[1]     4.709        0.218 
=======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.864
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.709

    - Propagation time:                      5.567
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.858

    Number of logic level(s):                8
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[7] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
NCO1.stevec[0]           SB_DFF       Q        Out     0.796     0.796       -         
stevec[0]                Net          -        -       0.834     -           3         
NCO1.stevec_cry_c[0]     SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_cry_c[0]     SB_CARRY     CO       Out     0.380     2.009       -         
stevec_cry[0]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[1]     SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_cry_c[1]     SB_CARRY     CO       Out     0.186     2.209       -         
stevec_cry[1]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[2]     SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_cry_c[2]     SB_CARRY     CO       Out     0.186     2.409       -         
stevec_cry[2]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[3]     SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_cry_c[3]     SB_CARRY     CO       Out     0.186     2.609       -         
stevec_cry[3]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[4]     SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_cry_c[4]     SB_CARRY     CO       Out     0.186     2.809       -         
stevec_cry[4]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[5]     SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_cry_c[5]     SB_CARRY     CO       Out     0.186     3.009       -         
stevec_cry[5]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[6]     SB_CARRY     CI       In      -         3.023       -         
NCO1.stevec_cry_c[6]     SB_CARRY     CO       Out     0.186     3.209       -         
stevec_cry[6]            Net          -        -       0.386     -           1         
NCO1.stevec_RNO[7]       SB_LUT4      I3       In      -         3.595       -         
NCO1.stevec_RNO[7]       SB_LUT4      O        Out     0.465     4.061       -         
stevec_s[7]              Net          -        -       1.507     -           1         
NCO1.stevec[7]           SB_DFF       D        In      -         5.567       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.723 is 2.912(50.9%) logic and 2.811(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.864
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.709

    - Propagation time:                      5.368
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.658

    Number of logic level(s):                7
    Starting point:                          NCO1.stevec[1] / Q
    Ending point:                            NCO1.stevec[7] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
NCO1.stevec[1]           SB_DFF       Q        Out     0.796     0.796       -         
stevec[1]                Net          -        -       0.834     -           3         
NCO1.stevec_cry_c[1]     SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_cry_c[1]     SB_CARRY     CO       Out     0.380     2.009       -         
stevec_cry[1]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[2]     SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_cry_c[2]     SB_CARRY     CO       Out     0.186     2.209       -         
stevec_cry[2]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[3]     SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_cry_c[3]     SB_CARRY     CO       Out     0.186     2.409       -         
stevec_cry[3]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[4]     SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_cry_c[4]     SB_CARRY     CO       Out     0.186     2.609       -         
stevec_cry[4]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[5]     SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_cry_c[5]     SB_CARRY     CO       Out     0.186     2.809       -         
stevec_cry[5]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[6]     SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_cry_c[6]     SB_CARRY     CO       Out     0.186     3.009       -         
stevec_cry[6]            Net          -        -       0.386     -           1         
NCO1.stevec_RNO[7]       SB_LUT4      I3       In      -         3.395       -         
NCO1.stevec_RNO[7]       SB_LUT4      O        Out     0.465     3.861       -         
stevec_s[7]              Net          -        -       1.507     -           1         
NCO1.stevec[7]           SB_DFF       D        In      -         5.368       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.523 is 2.726(49.4%) logic and 2.797(50.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.864
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.709

    - Propagation time:                      5.368
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.658

    Number of logic level(s):                7
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[6] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
NCO1.stevec[0]           SB_DFF       Q        Out     0.796     0.796       -         
stevec[0]                Net          -        -       0.834     -           3         
NCO1.stevec_cry_c[0]     SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_cry_c[0]     SB_CARRY     CO       Out     0.380     2.009       -         
stevec_cry[0]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[1]     SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_cry_c[1]     SB_CARRY     CO       Out     0.186     2.209       -         
stevec_cry[1]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[2]     SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_cry_c[2]     SB_CARRY     CO       Out     0.186     2.409       -         
stevec_cry[2]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[3]     SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_cry_c[3]     SB_CARRY     CO       Out     0.186     2.609       -         
stevec_cry[3]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[4]     SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_cry_c[4]     SB_CARRY     CO       Out     0.186     2.809       -         
stevec_cry[4]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[5]     SB_CARRY     CI       In      -         2.823       -         
NCO1.stevec_cry_c[5]     SB_CARRY     CO       Out     0.186     3.009       -         
stevec_cry[5]            Net          -        -       0.386     -           2         
NCO1.stevec_RNO[6]       SB_LUT4      I3       In      -         3.395       -         
NCO1.stevec_RNO[6]       SB_LUT4      O        Out     0.465     3.861       -         
stevec_s[6]              Net          -        -       1.507     -           1         
NCO1.stevec[6]           SB_DFF       D        In      -         5.368       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.523 is 2.726(49.4%) logic and 2.797(50.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.864
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.709

    - Propagation time:                      5.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.458

    Number of logic level(s):                6
    Starting point:                          NCO1.stevec[2] / Q
    Ending point:                            NCO1.stevec[7] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
NCO1.stevec[2]           SB_DFF       Q        Out     0.796     0.796       -         
stevec[2]                Net          -        -       0.834     -           3         
NCO1.stevec_cry_c[2]     SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_cry_c[2]     SB_CARRY     CO       Out     0.380     2.009       -         
stevec_cry[2]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[3]     SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_cry_c[3]     SB_CARRY     CO       Out     0.186     2.209       -         
stevec_cry[3]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[4]     SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_cry_c[4]     SB_CARRY     CO       Out     0.186     2.409       -         
stevec_cry[4]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[5]     SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_cry_c[5]     SB_CARRY     CO       Out     0.186     2.609       -         
stevec_cry[5]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[6]     SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_cry_c[6]     SB_CARRY     CO       Out     0.186     2.809       -         
stevec_cry[6]            Net          -        -       0.386     -           1         
NCO1.stevec_RNO[7]       SB_LUT4      I3       In      -         3.195       -         
NCO1.stevec_RNO[7]       SB_LUT4      O        Out     0.465     3.661       -         
stevec_s[7]              Net          -        -       1.507     -           1         
NCO1.stevec[7]           SB_DFF       D        In      -         5.168       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.323 is 2.539(47.7%) logic and 2.783(52.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.864
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.709

    - Propagation time:                      5.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.458

    Number of logic level(s):                6
    Starting point:                          NCO1.stevec[0] / Q
    Ending point:                            NCO1.stevec[5] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
NCO1.stevec[0]           SB_DFF       Q        Out     0.796     0.796       -         
stevec[0]                Net          -        -       0.834     -           3         
NCO1.stevec_cry_c[0]     SB_CARRY     I0       In      -         1.630       -         
NCO1.stevec_cry_c[0]     SB_CARRY     CO       Out     0.380     2.009       -         
stevec_cry[0]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[1]     SB_CARRY     CI       In      -         2.023       -         
NCO1.stevec_cry_c[1]     SB_CARRY     CO       Out     0.186     2.209       -         
stevec_cry[1]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[2]     SB_CARRY     CI       In      -         2.223       -         
NCO1.stevec_cry_c[2]     SB_CARRY     CO       Out     0.186     2.409       -         
stevec_cry[2]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[3]     SB_CARRY     CI       In      -         2.423       -         
NCO1.stevec_cry_c[3]     SB_CARRY     CO       Out     0.186     2.609       -         
stevec_cry[3]            Net          -        -       0.014     -           2         
NCO1.stevec_cry_c[4]     SB_CARRY     CI       In      -         2.623       -         
NCO1.stevec_cry_c[4]     SB_CARRY     CO       Out     0.186     2.809       -         
stevec_cry[4]            Net          -        -       0.386     -           2         
NCO1.stevec_RNO[5]       SB_LUT4      I3       In      -         3.195       -         
NCO1.stevec_RNO[5]       SB_LUT4      O        Out     0.465     3.661       -         
stevec_s[5]              Net          -        -       1.507     -           1         
NCO1.stevec[5]           SB_DFF       D        In      -         5.168       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.323 is 2.539(47.7%) logic and 2.783(52.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: nco|un13_clk_internal_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                                   Arrival           
Instance          Reference                                Type         Pin     Net          Time        Slack 
                  Clock                                                                                        
---------------------------------------------------------------------------------------------------------------
NCO1.clk_frac     nco|un13_clk_internal_inferred_clock     SB_DFF       Q       BNC_c        0.796       -0.708
NCO1.U1.q[0]      nco|un13_clk_internal_inferred_clock     SB_DFFER     Q       LED_c[0]     0.796       0.492 
NCO1.U1.q[1]      nco|un13_clk_internal_inferred_clock     SB_DFFER     Q       LED_c[1]     0.796       0.492 
NCO1.U1.q[2]      nco|un13_clk_internal_inferred_clock     SB_DFFER     Q       LED_c[2]     0.796       0.492 
NCO1.U1.q[3]      nco|un13_clk_internal_inferred_clock     SB_DFFES     Q       LED_c[3]     0.796       0.492 
===============================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                   Required           
Instance          Reference                                Type         Pin     Net          Time         Slack 
                  Clock                                                                                         
----------------------------------------------------------------------------------------------------------------
NCO1.clk_frac     nco|un13_clk_internal_inferred_clock     SB_DFF       D       BNC_c_i      3.856        -0.708
NCO1.U1.q[0]      nco|un13_clk_internal_inferred_clock     SB_DFFER     E       BNC_c_i      4.011        -0.553
NCO1.U1.q[1]      nco|un13_clk_internal_inferred_clock     SB_DFFER     E       BNC_c_i      4.011        -0.553
NCO1.U1.q[2]      nco|un13_clk_internal_inferred_clock     SB_DFFER     E       BNC_c_i      4.011        -0.553
NCO1.U1.q[3]      nco|un13_clk_internal_inferred_clock     SB_DFFES     E       BNC_c_i      4.011        -0.553
NCO1.U1.q[0]      nco|un13_clk_internal_inferred_clock     SB_DFFER     D       LED_c[1]     3.856        0.492 
NCO1.U1.q[1]      nco|un13_clk_internal_inferred_clock     SB_DFFER     D       LED_c[2]     3.856        0.492 
NCO1.U1.q[2]      nco|un13_clk_internal_inferred_clock     SB_DFFER     D       LED_c[3]     3.856        0.492 
NCO1.U1.q[3]      nco|un13_clk_internal_inferred_clock     SB_DFFES     D       LED_c[0]     3.856        0.492 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.708

    Number of logic level(s):                1
    Starting point:                          NCO1.clk_frac / Q
    Ending point:                            NCO1.clk_frac / D
    The start point is clocked by            nco|un13_clk_internal_inferred_clock [rising] on pin C
    The end   point is clocked by            nco|un13_clk_internal_inferred_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
NCO1.clk_frac             SB_DFF      Q        Out     0.796     0.796       -         
BNC_c                     Net         -        -       1.599     -           2         
NCO1.clk_frac_RNIKIG8     SB_LUT4     I0       In      -         2.395       -         
NCO1.clk_frac_RNIKIG8     SB_LUT4     O        Out     0.661     3.056       -         
BNC_c_i                   Net         -        -       1.507     -           5         
NCO1.clk_frac             SB_DFF      D        In      -         4.563       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.011

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.553

    Number of logic level(s):                1
    Starting point:                          NCO1.clk_frac / Q
    Ending point:                            NCO1.U1.q[3] / E
    The start point is clocked by            nco|un13_clk_internal_inferred_clock [rising] on pin C
    The end   point is clocked by            nco|un13_clk_internal_inferred_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
NCO1.clk_frac             SB_DFF       Q        Out     0.796     0.796       -         
BNC_c                     Net          -        -       1.599     -           2         
NCO1.clk_frac_RNIKIG8     SB_LUT4      I0       In      -         2.395       -         
NCO1.clk_frac_RNIKIG8     SB_LUT4      O        Out     0.661     3.056       -         
BNC_c_i                   Net          -        -       1.507     -           5         
NCO1.U1.q[3]              SB_DFFES     E        In      -         4.563       -         
========================================================================================
Total path delay (propagation time + setup) of 4.564 is 1.457(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.011

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.553

    Number of logic level(s):                1
    Starting point:                          NCO1.clk_frac / Q
    Ending point:                            NCO1.U1.q[2] / E
    The start point is clocked by            nco|un13_clk_internal_inferred_clock [rising] on pin C
    The end   point is clocked by            nco|un13_clk_internal_inferred_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
NCO1.clk_frac             SB_DFF       Q        Out     0.796     0.796       -         
BNC_c                     Net          -        -       1.599     -           2         
NCO1.clk_frac_RNIKIG8     SB_LUT4      I0       In      -         2.395       -         
NCO1.clk_frac_RNIKIG8     SB_LUT4      O        Out     0.661     3.056       -         
BNC_c_i                   Net          -        -       1.507     -           5         
NCO1.U1.q[2]              SB_DFFER     E        In      -         4.563       -         
========================================================================================
Total path delay (propagation time + setup) of 4.564 is 1.457(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.011

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.553

    Number of logic level(s):                1
    Starting point:                          NCO1.clk_frac / Q
    Ending point:                            NCO1.U1.q[1] / E
    The start point is clocked by            nco|un13_clk_internal_inferred_clock [rising] on pin C
    The end   point is clocked by            nco|un13_clk_internal_inferred_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
NCO1.clk_frac             SB_DFF       Q        Out     0.796     0.796       -         
BNC_c                     Net          -        -       1.599     -           2         
NCO1.clk_frac_RNIKIG8     SB_LUT4      I0       In      -         2.395       -         
NCO1.clk_frac_RNIKIG8     SB_LUT4      O        Out     0.661     3.056       -         
BNC_c_i                   Net          -        -       1.507     -           5         
NCO1.U1.q[1]              SB_DFFER     E        In      -         4.563       -         
========================================================================================
Total path delay (propagation time + setup) of 4.564 is 1.457(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.011

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.553

    Number of logic level(s):                1
    Starting point:                          NCO1.clk_frac / Q
    Ending point:                            NCO1.U1.q[0] / E
    The start point is clocked by            nco|un13_clk_internal_inferred_clock [rising] on pin C
    The end   point is clocked by            nco|un13_clk_internal_inferred_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
NCO1.clk_frac             SB_DFF       Q        Out     0.796     0.796       -         
BNC_c                     Net          -        -       1.599     -           2         
NCO1.clk_frac_RNIKIG8     SB_LUT4      I0       In      -         2.395       -         
NCO1.clk_frac_RNIKIG8     SB_LUT4      O        Out     0.661     3.056       -         
BNC_c_i                   Net          -        -       1.507     -           5         
NCO1.U1.q[0]              SB_DFFER     E        In      -         4.563       -         
========================================================================================
Total path delay (propagation time + setup) of 4.564 is 1.457(31.9%) logic and 3.106(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_CARRY        7 uses
SB_DFF          9 uses
SB_DFFER        3 uses
SB_DFFES        1 use
VCC             2 uses
SB_LUT4         13 uses

I/O ports: 15
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   13 (3%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 13 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 13 = 13 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 16:19:11 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	13
    Number of DFFs      	:	13
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	18
    Number of DFFs      	:	13
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	5
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	18/384
    PLBs                        :	3/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.8 (sec)

Final Design Statistics
    Number of LUTs      	:	18
    Number of DFFs      	:	13
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	18/384
    PLBs                        :	5/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	13/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: TOP|clk | Frequency: 257.51 MHz | Target: 205.76 MHz
Clock: nco|un13_clk_internal_inferred_clock | Frequency: 380.88 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 34
used logic cells: 18
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 34
used logic cells: 18
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 28 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133132K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Mon Dec 18 16:29:09 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:29:09 2023

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:29:09 2023

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Mon Dec 18 16:29:09 2023
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Mon Dec 18 16:29:09 2023

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 16:29:09 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":32:7:32:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":1:7:1:9|Synthesizing module nco in library work.

@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Pruning unused register stevec[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":24:4:24:9|Register bit stevec[7] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":24:4:24:9|Register bit stevec[6] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":24:4:24:9|Register bit stevec[5] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":24:4:24:9|Register bit stevec[4] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":24:4:24:9|Register bit stevec[3] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":24:4:24:9|Register bit stevec[2] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":24:4:24:9|Register bit stevec[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":24:4:24:9|Register bit stevec[0] is always 0.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":20:8:20:11|Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@E: CL172 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":11:14:11:19|Only one always block can assign a given variable stevec[7:0]
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 16:29:09 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 16:29:09 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds23:22
