{
    "fileIDs": {
        "1": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1434/./rtl/asym_ram_tdp_read_first_dc.v"
    },
    "hierTree": [
        {
            "file": "1",
            "internalSignals": [
                {
                    "name": "RAM",
                    "range": {
                        "lsb": 1023,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "readA",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "REG"
                },
                {
                    "name": "readB",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 154,
            "parameters": [
                {
                    "name": "WIDTHB",
                    "value": 4
                },
                {
                    "name": "SIZEB",
                    "value": 1024
                },
                {
                    "name": "ADDRWIDTHB",
                    "value": 10
                },
                {
                    "name": "WIDTHA",
                    "value": 16
                },
                {
                    "name": "SIZEA",
                    "value": 256
                },
                {
                    "name": "ADDRWIDTHA",
                    "value": 8
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clkA",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "clkB",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "enaA",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "weA",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "enaB",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "weB",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "addrA",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "addrB",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "diA",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "doA",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "diB",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "doB",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                }
            ],
            "topModule": "asym_ram_tdp_read_first_dc"
        }
    ],
    "modules": null
}
