{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 10:32:19 2015 " "Info: Processing started: Sun Nov 08 10:32:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off barrel -c barrel --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off barrel -c barrel --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register data_out\[2\]~reg0 register data_out\[5\]~reg0 271.15 MHz 3.688 ns Internal " "Info: Clock \"clk\" has Internal fmax of 271.15 MHz between source register \"data_out\[2\]~reg0\" and destination register \"data_out\[5\]~reg0\" (period= 3.688 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.450 ns + Longest register register " "Info: + Longest register to register delay is 3.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_out\[2\]~reg0 1 REG LCFF_X1_Y20_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y20_N21; Fanout = 2; REG Node = 'data_out\[2\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[2]~reg0 } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.178 ns) 0.778 ns Mux7~1180 2 COMB LCCOMB_X1_Y20_N16 2 " "Info: 2: + IC(0.600 ns) + CELL(0.178 ns) = 0.778 ns; Loc. = LCCOMB_X1_Y20_N16; Fanout = 2; COMB Node = 'Mux7~1180'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { data_out[2]~reg0 Mux7~1180 } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.319 ns) 1.410 ns Mux7~1188 3 COMB LCCOMB_X1_Y20_N4 2 " "Info: 3: + IC(0.313 ns) + CELL(0.319 ns) = 1.410 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 2; COMB Node = 'Mux7~1188'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { Mux7~1180 Mux7~1188 } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.516 ns) 2.239 ns data_out\[1\]~99 4 COMB LCCOMB_X1_Y20_N26 2 " "Info: 4: + IC(0.313 ns) + CELL(0.516 ns) = 2.239 ns; Loc. = LCCOMB_X1_Y20_N26; Fanout = 2; COMB Node = 'data_out\[1\]~99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { Mux7~1188 data_out[1]~99 } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.413 ns) 3.450 ns data_out\[5\]~reg0 5 REG LCFF_X2_Y20_N11 2 " "Info: 5: + IC(0.798 ns) + CELL(0.413 ns) = 3.450 ns; Loc. = LCFF_X2_Y20_N11; Fanout = 2; REG Node = 'data_out\[5\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { data_out[1]~99 data_out[5]~reg0 } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.426 ns ( 41.33 % ) " "Info: Total cell delay = 1.426 ns ( 41.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.024 ns ( 58.67 % ) " "Info: Total interconnect delay = 2.024 ns ( 58.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.450 ns" { data_out[2]~reg0 Mux7~1180 Mux7~1188 data_out[1]~99 data_out[5]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.450 ns" { data_out[2]~reg0 {} Mux7~1180 {} Mux7~1188 {} data_out[1]~99 {} data_out[5]~reg0 {} } { 0.000ns 0.600ns 0.313ns 0.313ns 0.798ns } { 0.000ns 0.178ns 0.319ns 0.516ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.836 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns data_out\[5\]~reg0 3 REG LCFF_X2_Y20_N11 2 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X2_Y20_N11; Fanout = 2; REG Node = 'data_out\[5\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl data_out[5]~reg0 } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl data_out[5]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} data_out[5]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.835 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.602 ns) 2.835 ns data_out\[2\]~reg0 3 REG LCFF_X1_Y20_N21 2 " "Info: 3: + IC(0.969 ns) + CELL(0.602 ns) = 2.835 ns; Loc. = LCFF_X1_Y20_N21; Fanout = 2; REG Node = 'data_out\[2\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk~clkctrl data_out[2]~reg0 } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.43 % ) " "Info: Total cell delay = 1.628 ns ( 57.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.207 ns ( 42.57 % ) " "Info: Total interconnect delay = 1.207 ns ( 42.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { clk clk~clkctrl data_out[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { clk {} clk~combout {} clk~clkctrl {} data_out[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl data_out[5]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} data_out[5]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { clk clk~clkctrl data_out[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { clk {} clk~combout {} clk~clkctrl {} data_out[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 25 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 25 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.450 ns" { data_out[2]~reg0 Mux7~1180 Mux7~1188 data_out[1]~99 data_out[5]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.450 ns" { data_out[2]~reg0 {} Mux7~1180 {} Mux7~1188 {} data_out[1]~99 {} data_out[5]~reg0 {} } { 0.000ns 0.600ns 0.313ns 0.313ns 0.798ns } { 0.000ns 0.178ns 0.319ns 0.516ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl data_out[5]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} data_out[5]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { clk clk~clkctrl data_out[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { clk {} clk~combout {} clk~clkctrl {} data_out[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "data_out\[5\]~reg0 data_in\[4\] clk 7.326 ns register " "Info: tsu for register \"data_out\[5\]~reg0\" (data pin = \"data_in\[4\]\", clock pin = \"clk\") is 7.326 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.200 ns + Longest pin register " "Info: + Longest pin to register delay is 10.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns data_in\[4\] 1 PIN PIN_F21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_F21; Fanout = 1; PIN Node = 'data_in\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[4] } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.447 ns) + CELL(0.319 ns) 7.640 ns Mux7~1183 2 COMB LCCOMB_X1_Y20_N12 2 " "Info: 2: + IC(6.447 ns) + CELL(0.319 ns) = 7.640 ns; Loc. = LCCOMB_X1_Y20_N12; Fanout = 2; COMB Node = 'Mux7~1183'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.766 ns" { data_in[4] Mux7~1183 } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.319 ns) 8.500 ns Mux7~1189 3 COMB LCCOMB_X1_Y20_N22 2 " "Info: 3: + IC(0.541 ns) + CELL(0.319 ns) = 8.500 ns; Loc. = LCCOMB_X1_Y20_N22; Fanout = 2; COMB Node = 'Mux7~1189'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { Mux7~1183 Mux7~1189 } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 8.989 ns data_out\[1\]~99 4 COMB LCCOMB_X1_Y20_N26 2 " "Info: 4: + IC(0.311 ns) + CELL(0.178 ns) = 8.989 ns; Loc. = LCCOMB_X1_Y20_N26; Fanout = 2; COMB Node = 'data_out\[1\]~99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { Mux7~1189 data_out[1]~99 } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.413 ns) 10.200 ns data_out\[5\]~reg0 5 REG LCFF_X2_Y20_N11 2 " "Info: 5: + IC(0.798 ns) + CELL(0.413 ns) = 10.200 ns; Loc. = LCFF_X2_Y20_N11; Fanout = 2; REG Node = 'data_out\[5\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { data_out[1]~99 data_out[5]~reg0 } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.103 ns ( 20.62 % ) " "Info: Total cell delay = 2.103 ns ( 20.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.097 ns ( 79.38 % ) " "Info: Total interconnect delay = 8.097 ns ( 79.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { data_in[4] Mux7~1183 Mux7~1189 data_out[1]~99 data_out[5]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { data_in[4] {} data_in[4]~combout {} Mux7~1183 {} Mux7~1189 {} data_out[1]~99 {} data_out[5]~reg0 {} } { 0.000ns 0.000ns 6.447ns 0.541ns 0.311ns 0.798ns } { 0.000ns 0.874ns 0.319ns 0.319ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 25 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.836 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns data_out\[5\]~reg0 3 REG LCFF_X2_Y20_N11 2 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X2_Y20_N11; Fanout = 2; REG Node = 'data_out\[5\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl data_out[5]~reg0 } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl data_out[5]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} data_out[5]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { data_in[4] Mux7~1183 Mux7~1189 data_out[1]~99 data_out[5]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { data_in[4] {} data_in[4]~combout {} Mux7~1183 {} Mux7~1189 {} data_out[1]~99 {} data_out[5]~reg0 {} } { 0.000ns 0.000ns 6.447ns 0.541ns 0.311ns 0.798ns } { 0.000ns 0.874ns 0.319ns 0.319ns 0.178ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl data_out[5]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} data_out[5]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data_out\[3\] data_out\[3\]~reg0 7.805 ns register " "Info: tco from clock \"clk\" to destination pin \"data_out\[3\]\" through register \"data_out\[3\]~reg0\" is 7.805 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.836 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns data_out\[3\]~reg0 3 REG LCFF_X2_Y20_N1 2 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X2_Y20_N1; Fanout = 2; REG Node = 'data_out\[3\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl data_out[3]~reg0 } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl data_out[3]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} data_out[3]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 25 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.692 ns + Longest register pin " "Info: + Longest register to pin delay is 4.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_out\[3\]~reg0 1 REG LCFF_X2_Y20_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y20_N1; Fanout = 2; REG Node = 'data_out\[3\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[3]~reg0 } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(2.996 ns) 4.692 ns data_out\[3\] 2 PIN PIN_F8 0 " "Info: 2: + IC(1.696 ns) + CELL(2.996 ns) = 4.692 ns; Loc. = PIN_F8; Fanout = 0; PIN Node = 'data_out\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { data_out[3]~reg0 data_out[3] } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.996 ns ( 63.85 % ) " "Info: Total cell delay = 2.996 ns ( 63.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.696 ns ( 36.15 % ) " "Info: Total interconnect delay = 1.696 ns ( 36.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { data_out[3]~reg0 data_out[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { data_out[3]~reg0 {} data_out[3] {} } { 0.000ns 1.696ns } { 0.000ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl data_out[3]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} data_out[3]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { data_out[3]~reg0 data_out[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { data_out[3]~reg0 {} data_out[3] {} } { 0.000ns 1.696ns } { 0.000ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "data_out\[1\]~reg0 sel\[1\] clk -3.279 ns register " "Info: th for register \"data_out\[1\]~reg0\" (data pin = \"sel\[1\]\", clock pin = \"clk\") is -3.279 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.835 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.602 ns) 2.835 ns data_out\[1\]~reg0 3 REG LCFF_X1_Y20_N27 2 " "Info: 3: + IC(0.969 ns) + CELL(0.602 ns) = 2.835 ns; Loc. = LCFF_X1_Y20_N27; Fanout = 2; REG Node = 'data_out\[1\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk~clkctrl data_out[1]~reg0 } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.43 % ) " "Info: Total cell delay = 1.628 ns ( 57.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.207 ns ( 42.57 % ) " "Info: Total interconnect delay = 1.207 ns ( 42.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { clk clk~clkctrl data_out[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { clk {} clk~combout {} clk~clkctrl {} data_out[1]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 25 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.400 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns sel\[1\] 1 PIN PIN_E1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_E1; Fanout = 8; PIN Node = 'sel\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.907 ns) + CELL(0.513 ns) 6.304 ns data_out\[1\]~99 2 COMB LCCOMB_X1_Y20_N26 2 " "Info: 2: + IC(4.907 ns) + CELL(0.513 ns) = 6.304 ns; Loc. = LCCOMB_X1_Y20_N26; Fanout = 2; COMB Node = 'data_out\[1\]~99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.420 ns" { sel[1] data_out[1]~99 } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.400 ns data_out\[1\]~reg0 3 REG LCFF_X1_Y20_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.400 ns; Loc. = LCFF_X1_Y20_N27; Fanout = 2; REG Node = 'data_out\[1\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { data_out[1]~99 data_out[1]~reg0 } "NODE_NAME" } } { "barrel.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/ASIC_FPGA_Tutorial_5/barrel.v" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.493 ns ( 23.33 % ) " "Info: Total cell delay = 1.493 ns ( 23.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.907 ns ( 76.67 % ) " "Info: Total interconnect delay = 4.907 ns ( 76.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { sel[1] data_out[1]~99 data_out[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { sel[1] {} sel[1]~combout {} data_out[1]~99 {} data_out[1]~reg0 {} } { 0.000ns 0.000ns 4.907ns 0.000ns } { 0.000ns 0.884ns 0.513ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { clk clk~clkctrl data_out[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { clk {} clk~combout {} clk~clkctrl {} data_out[1]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { sel[1] data_out[1]~99 data_out[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { sel[1] {} sel[1]~combout {} data_out[1]~99 {} data_out[1]~reg0 {} } { 0.000ns 0.000ns 4.907ns 0.000ns } { 0.000ns 0.884ns 0.513ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 10:32:19 2015 " "Info: Processing ended: Sun Nov 08 10:32:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
