<HTML>
<HEAD>
<TITLE>VHDL Reference Guide - Architecture</TITLE>
</HEAD>
<BODY BGCOLOR="mintcream">
<a href="aliasdec.html"><img border=0 src="../../images/left.gif" align=left></a>
<a href="arrays.html"><img border=0 src="../../images/right.gif" align=right></a>

<DIV ALIGN=CENTER>
<TABLE BORDER=0 CELLPADDING=5>
<CAPTION><B>Architecture</B></CAPTION>
<TR><TD COLSPAN=3><HR></TD></TR>
<TR>
<TD BGCOLOR="lightcyan">Secondary Unit</TD>
<TD></TD>
<TD BGCOLOR="lightgreen"></TD>
</TR>
</TABLE>

<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=80%>
<TR>
<TD><pre>
<b>architecture</b> architecture_name <b>of</b> entity_name is
	declarations
<b>begin</b>
	concurrent statements
<b>end</b> architecture_name;
</pre></TD>
</TR>
</TABLE><p>
</DIV>

<DIV ALIGN=CENTER>
See LRM section 1.2

<P><TABLE BORDER=0 align=center>
<TR><TD align=right><HR width=200></TD><TD>Rules and Examples</TD><TD><HR align=left width=200></TD></TR>
<tr><td colspan=3>&nbsp;</td></tr>
<TR>
<TD colspan=3>
<table border=1>
<tr><td>Declarations may typically be any of the following: type, subtype, signal,
constant, file, alias, component, attribute, function, procedure,
configuration specification.
<pre>
architecture TB of TB_CPU is
	component CPU_IF
		port   -- port list
	end component;
	signal CPU_DATA_VALID: std_ulogic;
	signal CLK, RESET: std_ulogic := '0';
	constant PERIOD : time := 10 ns;
	constant MAX_SIM: time := 50 * PERIOD;
begin
	-- concurrent statements
end TB;
</pre></td></tr></table></TD>
</TR>
<TR>
<TD colspan=2>
<table border=1>
<tr><td>The order of concurrent statements is not important -
behaviour is defined by data dependencies only:
<pre>
architecture EX1 of CONC is
	signal Z, A, B, C, D : integer;
begin
	D <= A + B;
	Z <= C + D;
end EX1;
</pre>
</td></tr></table></TD>
<TD valign=top>
<table border=1>
<tr><td>Items declared in an architecture are visible in any process or block within it.
</td></tr></table
</TD></TR>
<TR>
<TD></TD>
<TD colspan=2><table border=1 width=100%><tr><td>An equivalent architecture:
<pre>
architecture EX2 of CONC is
	signal Z, A, B, C, D : integer;
begin
	Z <= C + D;
	D <= A + B;
end EX2;
</pre></td></tr></table></TD>
</TR>
</TABLE><p>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=0 CELLPADDING=5 WIDTH=100%>
<TR>
<TD rowspan=6><table border=1><tr><td>An architecture can contain any mix of component instances, processes or other
concurrent statements:
<pre>
architecture TEST of TB_DFF is
	component DFF port (CLK, D: in  std_ulogic;
			    Q     : out std_ulogic);
	end component;
	signal CLK, D, Q : std_ulogic := '0';
begin
	UUT: DFF port map (CLK, D, Q);
	CLK <= not (CLK) after 25 ns;
	STIMULUS: process
	begin
		wait for 50 ns;
		D <= '1';
		wait for 100 ns;
		D <= '0';
		wait for 50 ns;
	end process STIMULUS;
end TEST;
</pre></td></tr></table></TD>
<td rowspan=3></td>
<td>&nbsp;</td>
</tr>
<tr><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td></tr>
<tr>
<td rowspan=2><table border=1><tr><td>An entity can have one or more architectures. which one is used (or "bound")
depends on the <b>configuration</b></td></tr></table></td>
<td>&nbsp;</td></tr>
<tr><td>&nbsp;</td></tr>
<tr>
<td>&nbsp;</td>
<td>&nbsp;</td>
</tr>
<tr>
</TR>
</TABLE>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=80%>
<TR>
<TD align=center>An architecture cannot be analysed unless the entity it refers to exists in the same design library</TD>
</TR>
</TABLE>
</DIV>

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

Architectures are fully supported by synthesis tools, provided the declarations and
statements they contain are compatible with synthesis.
<p>
Configuration is not usualy supported by synthesis tools, so only one architecture
per entity may be analysed. With some tools, this architecture must be in the same
design file as the entity.

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>
</TABLE><P>

In VHDL-93, the keyword <b>end</b> may be followed by the keyword
<b>architecture</b>, for clarity and consistency.
<p>
In VHDL-93, <b>shared variables</b> may be declared within an architecture.
Shared variables may be accessed by more than one process. However, the language
does not define what happens if two or more processes make conflicting accesses to
a shared variable at the same time.
</DIV>

<HR WIDTH="80%">
<div align=center>
<a href="aliasdec.html"><img border=0 src="../../images/left.gif"></a>
<a href="index.html"><img border=0 src="../../images/up.gif"></a>
<a href="arrays.html"><img border=0 src="../../images/right.gif"></a>
</div>

<HR WIDTH="80%">
<ADDRESS>
<CENTER>
This page maintained by <A HREF="mailto:dave@truechap.demon.co.uk">
<IMG SRC="/images/emailed.gif" BORDER=0>
Dave Trueman</A>
</CENTER>
</ADDRESS>
<HR WIDTH="80%">
</BODY>
</HTML>
