# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../practice1.srcs/sources_1/new/lfsr9_9bit.sv" \
"../../../../practice1.srcs/sim_1/new/stimul_lfsr_9bit.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
