	component nios_system is
		port (
			clk_clk                           : in    std_logic                     := 'X';             -- clk
			new_sdram_controller_0_wire_addr  : out   std_logic_vector(12 downto 0);                    -- addr
			new_sdram_controller_0_wire_ba    : out   std_logic_vector(1 downto 0);                     -- ba
			new_sdram_controller_0_wire_cas_n : out   std_logic;                                        -- cas_n
			new_sdram_controller_0_wire_cke   : out   std_logic;                                        -- cke
			new_sdram_controller_0_wire_cs_n  : out   std_logic;                                        -- cs_n
			new_sdram_controller_0_wire_dq    : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			new_sdram_controller_0_wire_dqm   : out   std_logic_vector(3 downto 0);                     -- dqm
			new_sdram_controller_0_wire_ras_n : out   std_logic;                                        -- ras_n
			new_sdram_controller_0_wire_we_n  : out   std_logic;                                        -- we_n
			reset_reset_n                     : in    std_logic                     := 'X';             -- reset_n
			sdram_clk_clk                     : out   std_logic;                                        -- clk
			sram_DQ                           : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			sram_ADDR                         : out   std_logic_vector(19 downto 0);                    -- ADDR
			sram_LB_N                         : out   std_logic;                                        -- LB_N
			sram_UB_N                         : out   std_logic;                                        -- UB_N
			sram_CE_N                         : out   std_logic;                                        -- CE_N
			sram_OE_N                         : out   std_logic;                                        -- OE_N
			sram_WE_N                         : out   std_logic;                                        -- WE_N
			vga_CLK                           : out   std_logic;                                        -- CLK
			vga_HS                            : out   std_logic;                                        -- HS
			vga_VS                            : out   std_logic;                                        -- VS
			vga_BLANK                         : out   std_logic;                                        -- BLANK
			vga_SYNC                          : out   std_logic;                                        -- SYNC
			vga_R                             : out   std_logic_vector(7 downto 0);                     -- R
			vga_G                             : out   std_logic_vector(7 downto 0);                     -- G
			vga_B                             : out   std_logic_vector(7 downto 0)                      -- B
		);
	end component nios_system;

