#-----------------------------------------------------------
# PlanAhead v14.6 (64-bit)
# Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
# Start of session at: Fri Oct 14 11:33:51 2022
# Process ID: 7232
# Log file: C:/Users/st75026/Downloads/FPGA/FPGA/Lab_1/planAhead_run_4/planAhead.log
# Journal file: C:/Users/st75026/Downloads/FPGA/FPGA/Lab_1/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -2935 day(s)
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/st75026/Downloads/FPGA/FPGA/Lab_1/pa.fromNetlist.tcl
# create_project -name Lab_1 -dir "C:/Users/st75026/Downloads/FPGA/FPGA/Lab_1/planAhead_run_4" -part xc3s500eft256-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/st75026/Downloads/FPGA/FPGA/Lab_1/main.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/st75026/Downloads/FPGA/FPGA/Lab_1} }
# set_property target_constrs_file "pinOut.ucf" [current_fileset -constrset]
Adding file 'C:/Users/st75026/Downloads/FPGA/FPGA/Lab_1/pinOut.ucf' to fileset 'constrs_1'
# add_files [list {pinOut.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500eft256-5
Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 78456 kilobytes

Parsing EDIF File [./planAhead_run_4/Lab_1.data/cache/main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/Lab_1.data/cache/main_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library D:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [D:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [D:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from D:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from D:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ft256/Package.xml
Loading io standards from D:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ft256/SSORules.xml
Loading list of drcs for the architecture : D:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library D:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library D:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [C:/Users/st75026/Downloads/FPGA/FPGA/Lab_1/pinOut.ucf]
Finished Parsing UCF File [C:/Users/st75026/Downloads/FPGA/FPGA/Lab_1/pinOut.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 9254f6dc
link_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 529.668 ; gain = 145.078
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/st75026/Downloads/FPGA/FPGA/Lab_1\planAhead_pid7232.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Oct 14 11:34:19 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
