<!DOCTYPE html>
<html lang="en-us">
  <head>
    <meta charset="UTF-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />

    <title>Shang-Che Liu - Resume</title>
    <link rel="icon" type="image/png" href="/static/images/favicon.png" />
    <meta
      name="description"
      content="國立陽明交通大學碩士生Shang-Che Liu的個人履歷網站。"
    />

    <link rel="stylesheet" href="/static/css/style.css" />
    <link
      rel="stylesheet"
      href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.1.1/css/all.min.css"
    />
    <script src="/static/js/theme-toggle.js" defer></script>
  </head>
  <body>
    <header>
      <div class="container">
        <div class="language-switcher">
          <a href="/zh_tw/" class="lang-link">繁體中文</a>
        </div>

        <img src="/static/profile.jpg" alt="個人照片" class="profile-pic" />

        <h1>Shang-Che Liu</h1>
        <h2>
          M.S. Student at NYCU | Focused on Embedded AI &amp; HW/SW Co-design
        </h2>

        <button id="theme-toggle" title="切換深色模式">
          <i id="theme-icon" class="fas fa-moon"></i>
        </button>

        <p class="intro">
          I am a Master&#39;s student at the Institute of Intelligent Systems
          and Applications at NYCU, currently with the iVS Lab in the Institute
          of Electronics. My undergraduate background in Computer Science has
          provided me with a solid software foundation. I am passionate about
          bridging the gap between hardware and software, and my current
          research focuses on Edge AI, Embedded Systems, and FPGA
          Hardware/Software Co-design.
        </p>

        <div class="social-links">
          <a href="https://github.com/shang-che" target="_blank" title="GitHub"
            ><i class="fab fa-github"></i> GitHub</a
          >

          <a
            href="https://www.linkedin.com/in/shangche"
            target="_blank"
            title="LinkedIn"
            ><i class="fab fa-linkedin"></i> LinkedIn</a
          >

          <a href="mailto:sche.ai14@nycu.edu.tw" target="_blank" title="Email"
            ><i class="fas fa-envelope"></i> Email</a
          >

          <a href="https://ivs.ee.nycu.edu.tw/" target="_blank" title="iVS Lab"
            ><i class="fas fa-flask"></i> iVS Lab</a
          >
        </div>
      </div>
    </header>

    <main class="container">
      <section id="education">
        <h2>Education</h2>

        <div class="edu-item">
          <h3>National Yang Ming Chiao Tung University</h3>
          <p>
            <strong
              >M.S., Institute of Intelligent Systems and Applications (iVS
              Lab)</strong
            >
            | 2025 - Present
          </p>
        </div>

        <div class="edu-item">
          <h3>Feng Chia University</h3>
          <p>
            <strong
              >B.S., Department of Computer Science and Information
              Engineering</strong
            >
            | 2021 - 2025
          </p>
        </div>
      </section>

      <section id="experience">
        <h2>Experience</h2>

        <div class="exp-item">
          <h3>
            Institute of Atmospheric Pollution Research, Council of National
            Research, Italy (CNR-IIA) (National Research Council of Italy)
          </h3>
          <p><strong>Summer Intern</strong> | 2025/04 - 2025/06</p>
          <ul>
            <li>
              Participated in the development of an embedded sensing module,
              using the device to collect air quality data for research.
            </li>

            <li>
              Integrated the embedded device with Web and Mobile Apps for remote
              control and data acquisition.
            </li>

            <li>
              Collaborated on writing technical documentation and presented
              project results at the end of the internship.
            </li>
          </ul>
        </div>

        <div class="exp-item">
          <h3>Mae Fah Luang University, School of Health Science (Thailand)</h3>
          <p><strong>Summer Exchange Intern</strong> | 2024/07 - 2024/08</p>
          <ul>
            <li>Developed an automated, Arduino-based trash sorting bin.</li>

            <li>
              Presented the project results at the conclusion of the exchange
              internship.
            </li>
          </ul>
        </div>

        <div class="exp-item">
          <h3>Feng Chia University, Dept. of CSIE</h3>
          <p><strong>Teaching Assistant</strong> | 2024/09 - 2025/06</p>
          <ul>
            <li>
              Assisted with labs and graded assignments for courses including
              &#39;Embedded Systems&#39;, &#39;Logic Design&#39;, and
              &#39;System Programming&#39;.
            </li>
          </ul>
        </div>
      </section>

      <section id="skills">
        <h2>Skills</h2>

        <div class="skill-category">
          <h3>Hardware &amp; Embedded Systems</h3>
          <div class="skills-grid">
            <span class="skill-item">FPGA (Verilog/HLS)</span>

            <span class="skill-item">SoC (System-on-Chip)</span>

            <span class="skill-item">ARM Architecture</span>

            <span class="skill-item">Embedded Linux</span>

            <span class="skill-item">C / C++</span>

            <span class="skill-item">RTOS</span>
          </div>
        </div>

        <div class="skill-category">
          <h3>AI &amp; Algorithms</h3>
          <div class="skills-grid">
            <span class="skill-item">Edge AI</span>

            <span class="skill-item">TensorFlow Lite</span>

            <span class="skill-item">Computer Vision (CNN)</span>

            <span class="skill-item">EDA Algorithms</span>

            <span class="skill-item">SystemVerilog</span>

            <span class="skill-item">Pytorch</span>
          </div>
        </div>

        <div class="skill-category">
          <h3>Software &amp; Tools</h3>
          <div class="skills-grid">
            <span class="skill-item">Python</span>

            <span class="skill-item">Git / GitHub</span>

            <span class="skill-item">Docker</span>

            <span class="skill-item">Shell Script</span>

            <span class="skill-item">GDB Debugger</span>
          </div>
        </div>
      </section>

      <section id="projects">
        <h2>Undergraduate Research Projects (NSTC)</h2>

        <div class="project">
          <h3>
            Simulation and Analysis of Boid Algorithm for Crowd Management in
            Venues Guided by Audio Input
          </h3>

          <div class="project-meta">
            <span class="meta-item">
              <i class="fas fa-calendar-alt"></i> 2024/07/01 - 2025/02/28
            </span>

            <span class="meta-item">
              <i class="fas fa-hashtag"></i> NSTC 113-2813-C-035-135-E
            </span>
          </div>
          <p class="project-desc">
            This project aimed to research the use of SoC FPGA technology for
            audio visualization and hardware/software co-design, with the Boids
            algorithm as a practical application. The study involved receiving
            audio signals and processing them on a DE1-SoC FPGA to alter the
            behavioral parameters of &#39;boids&#39; (a simulated flock),
            thereby simulating and observing the impact of audio on group
            behavior, such as crowd evacuation using sound during emergencies.
          </p>
          <ul>
            <li>
              Adopted a hardware/software co-design approach, implementing
              high-speed computations like audio processing and VGA display on
              the FPGA, while the Boid algorithm's control logic was implemented
              on the HPS (ARM processor).
            </li>

            <li>
              Utilized five FIR band-pass filters on the FPGA to process the
              input audio, passing the resulting amplitude or frequency
              parameters to the HPS for real-time adjustment of the Boid
              algorithm's separation, alignment, and cohesion rules.
            </li>

            <li>
              Successfully rendered the Boid algorithm simulation in both 2D and
              3D on a VGA monitor, with keyboard controls for 3D view rotation.
            </li>

            <li>
              <strong>Results:</strong> In audio processing, the FPGA
              implementation was 51 times faster than a pure software (C
              language) implementation.
            </li>

            <li>
              <strong>Results:</strong> For graphics rendering, the average
              drawing speed of the DE1-SoC was approximately 6 times faster than
              using a Windows system library.
            </li>
          </ul>

          <div class="project-links">
            <a
              href="https://github.com/shang-che/boid-algorithm-on-DE1-SoC"
              target="_blank"
              >View Source on GitHub →</a
            >
          </div>
        </div>

        <div class="project">
          <h3>
            A Study on the Application of Multi-Patterning Lithography
            Technology
          </h3>

          <div class="project-meta">
            <span class="meta-item">
              <i class="fas fa-calendar-alt"></i> 2023/07/01 - 2024/02/29
            </span>

            <span class="meta-item">
              <i class="fas fa-hashtag"></i> NSTC 112-2813-C-035-080-E
            </span>
          </div>
          <p class="project-desc">
            As the semiconductor industry pursues advanced processes,
            single-exposure lithography fails to meet precision requirements,
            leading to defects like short circuits. This research focuses on
            multi-patterning technology, which partitions a circuit layout into
            different layers for sequential exposure and etching. The
            project&#39;s core is to utilize a Simulated Annealing algorithm to
            effectively and optimally partition a complete circuit layout into
            distinct layers.
          </p>
          <ul>
            <li>
              Abstracted the circuit layout into a conflict graph, where
              components with spacing smaller than the lithography limit are
              represented as connected nodes.
            </li>

            <li>
              Framed the layer-partitioning task as a 2-coloring problem, where
              adjacent nodes must have different colors (representing different
              exposure masks), leveraging Bipartite Graph concepts for
              validation.
            </li>

            <li>
              Applied a Simulated Annealing algorithm with a fitness function
              based on color density balance to find the globally optimal
              coloring (partitioning) solution.
            </li>

            <li>
              <strong>Result:</strong> The developed algorithm achieved a high
              score of 99.46 on the `iccad2015_input.case1` test case from the
              ICCAD 2015 Contest.
            </li>
          </ul>

          <div class="project-links">
            <a
              href="https://github.com/shang-che/iccad-graphcoloring"
              target="_blank"
              >View Source on GitHub →</a
            >
          </div>
        </div>
      </section>
    </main>

    <footer>
      <p>&copy; 2025 Shang-Che Liu. All Rights Reserved.</p>
    </footer>
  </body>
</html>
