/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Apr 22 17:21:18 2010
 *                 MD5 Checksum         e645cb91be669b614b9400e5da71f4fa
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_SCTE_1_H__
#define BCHP_SCTE_1_H__

/***************************************************************************
 *SCTE_1 - SCTE_1 registers
 ***************************************************************************/
#define BCHP_SCTE_1_REVID                        0x007ab000 /* Revision ID Register */
#define BCHP_SCTE_1_BANK_CONTROL                 0x007ab008 /* Bank Control Register */
#define BCHP_SCTE_1_CONFIG                       0x007ab00c /* Configuration Register */
#define BCHP_SCTE_1_RD_PTR                       0x007ab010 /* Read Pointer Set Register */
#define BCHP_SCTE_1_PADDING_BLANK                0x007ab014 /* Y Cb Cr Padding Blank Value Register */
#define BCHP_SCTE_1_CC_GAIN_OFFSET               0x007ab018 /* CC Gain and Offset Register */
#define BCHP_SCTE_1_PAM_ADD_GAIN_OFFSET          0x007ab01c /* PAM Gain and Offset Register */
#define BCHP_SCTE_1_CSC_MODE                     0x007ab020 /* Color space converter mode register */
#define BCHP_SCTE_1_CSC_MIN_MAX                  0x007ab024 /* Color space converter min_max clamp register */
#define BCHP_SCTE_1_CSC_COEFF_C03_C00            0x007ab028 /* Color space converter Channel 0 Color Matrix coefficients c03 and c00 */
#define BCHP_SCTE_1_CSC_COEFF_C12_C11            0x007ab02c /* Color space converter Channel 1 Color Matrix coefficients c02 and c01 */
#define BCHP_SCTE_1_CSC_COEFF_C13                0x007ab030 /* Color space converter Channel 1 Color Matrix coefficient c03 */
#define BCHP_SCTE_1_CSC_COEFF_C22_C21            0x007ab034 /* Color space converter Channel 2 Color Matrix coefficients c02 and c01 */
#define BCHP_SCTE_1_CSC_COEFF_C23                0x007ab038 /* Color space converter Channel 2 Color Matrix coefficient c03 */
#define BCHP_SCTE_1_CSC_CO_MODE                  0x007ab03c /* Color space converter mode register */
#define BCHP_SCTE_1_CSC_CO_MIN_MAX               0x007ab040 /* Component only color space converter min_max clamp register */
#define BCHP_SCTE_1_CSC_CO_COEFF_C03_C00         0x007ab044 /* Component only color space converter Channel 0 Color Matrix coefficients c03 and c00 */
#define BCHP_SCTE_1_CSC_CO_COEFF_C12_C11         0x007ab048 /* Component only color space converter Channel 1 Color Matrix coefficients c02 and c01 */
#define BCHP_SCTE_1_CSC_CO_COEFF_C13             0x007ab04c /* Component only color space converter Channel 1 Color Matrix coefficient c03 */
#define BCHP_SCTE_1_CSC_CO_COEFF_C22_C21         0x007ab050 /* Component only color space converter Channel 2 Color Matrix coefficients c02 and c01 */
#define BCHP_SCTE_1_CSC_CO_COEFF_C23             0x007ab054 /* Component only color space converter Channel 2 Color Matrix coefficient c03 */
#define BCHP_SCTE_1_SHAPER_LUMA_COEFF_0_2        0x007ab058 /* Shaper Luma Coefficient 0 to Coefficient 2 Register */
#define BCHP_SCTE_1_SHAPER_LUMA_COEFF_3_5        0x007ab05c /* Shaper Luma Coefficient 3 to Coefficient 5 Register */
#define BCHP_SCTE_1_SHAPER_LUMA_COEFF_6_8        0x007ab060 /* Shaper Luma Coefficient 6 to Coefficient 8 Register */
#define BCHP_SCTE_1_SHAPER_CHROMA_COEFF_0_2      0x007ab064 /* Shaper Chroma Coefficient 0 to Coefficient 2 Register */
#define BCHP_SCTE_1_SHAPER_CHROMA_COEFF_3_5      0x007ab068 /* Shaper Chroma Coefficient 3 to Coefficient 5 Register */
#define BCHP_SCTE_1_SHAPER_CHROMA_COEFF_6_8      0x007ab06c /* Shaper Chroma Coefficient 6 to Coefficient 8 Register */
#define BCHP_SCTE_1_SHAPER_BLANK_VALUE           0x007ab070 /* Shaper Blank Value  Register */
#define BCHP_SCTE_1_SHAPER_CO_BLANK_VALUE        0x007ab074 /* Component Only Shaper Blank Value  Register */
#define BCHP_SCTE_1_SHAPER_CONTROL               0x007ab078 /* Shaper Control Register */
#define BCHP_SCTE_1_NRTV_SAMPLE_ORDER            0x007ab07c /* NRTV Samples order */
#define BCHP_SCTE_1_FIFO_STATUS                  0x007ab080 /* Bank Status Register */
#define BCHP_SCTE_1_CH0_STATUS                   0x007ab084 /* CH0 Status Register */
#define BCHP_SCTE_1_CH1_STATUS                   0x007ab088 /* CH1 Status Register */
#define BCHP_SCTE_1_NRTV_STATUS                  0x007ab08c /* NRTV Status Register */
#define BCHP_SCTE_1_UNDERFLOW_LINECOUNT          0x007ab090 /* FIFO Underflow Line Count Register */
#define BCHP_SCTE_1_LINE_LENGTH                  0x007ab094 /* Line Length Register */
#define BCHP_SCTE_1_SCRATCH                      0x007ab098 /* Scratch Register */
#define BCHP_SCTE_1_BANK_BASE_BANK0              0x007ab6b0 /* Base Register Bank 0 */
#define BCHP_SCTE_1_LCR_ENABLE_BANK0             0x007ab6b4 /* LCR Enable  Register Bank 0 */
#define BCHP_SCTE_1_CC_NULL_BANK0                0x007ab6b8 /* Closed Caption NULL Register Bank 0 */
#define BCHP_SCTE_1_CH0_DMA_ADDR_BANK0           0x007ab6bc /* Channel 0 DMA Address Register Bank 0 */
#define BCHP_SCTE_1_CH0_DMA_LENGTH_BANK0         0x007ab6c0 /* Channel 0 DMA Data Length Register Bank 0 */
#define BCHP_SCTE_1_CH1_DMA_ADDR_BANK0           0x007ab6c4 /* Channel 1 DMA Address Register Bank 0 */
#define BCHP_SCTE_1_CH1_DMA_LENGTH_BANK0         0x007ab6c8 /* Channel 1 DMA Data Length Register Bank 0 */
#define BCHP_SCTE_1_NRTV_WRITE_PTR_BANK0         0x007ab6cc /* NRTV Write Pointer Register Bank 0 */
#define BCHP_SCTE_1_BANK_STATUS_BANK0            0x007ab6d0 /* Bank Status Register Bank 0 */
#define BCHP_SCTE_1_BANK_BASE_BANK1              0x007ab854 /* Base Register Bank 1 */
#define BCHP_SCTE_1_LCR_ENABLE_BANK1             0x007ab858 /* LCR Enable  Register Bank 1 */
#define BCHP_SCTE_1_CC_NULL_BANK1                0x007ab85c /* Closed Caption NULL Register Bank 1 */
#define BCHP_SCTE_1_CH0_DMA_ADDR_BANK1           0x007ab860 /* Channel 0 DMA Address Register Bank 1 */
#define BCHP_SCTE_1_CH0_DMA_LENGTH_BANK1         0x007ab864 /* Channel 0 DMA Data Length Register Bank 1 */
#define BCHP_SCTE_1_CH1_DMA_ADDR_BANK1           0x007ab868 /* Channel 1 DMA Address Register Bank 1 */
#define BCHP_SCTE_1_CH1_DMA_LENGTH_BANK1         0x007ab86c /* Channel 1 DMA Data Length Register Bank 1 */
#define BCHP_SCTE_1_NRTV_WRITE_PTR_BANK1         0x007ab870 /* NRTV Write Pointer Register Bank 1 */
#define BCHP_SCTE_1_BANK_STATUS_BANK1            0x007ab874 /* Bank Status Register Bank 1 */
#define BCHP_SCTE_1_BANK_BASE_BANK2              0x007ab9f8 /* Base Register Bank 2 */
#define BCHP_SCTE_1_LCR_ENABLE_BANK2             0x007ab9fc /* LCR Enable  Register Bank 2 */
#define BCHP_SCTE_1_CC_NULL_BANK2                0x007aba00 /* Closed Caption NULL Register Bank 2 */
#define BCHP_SCTE_1_CH0_DMA_ADDR_BANK2           0x007aba04 /* Channel 0 DMA Address Register Bank 2 */
#define BCHP_SCTE_1_CH0_DMA_LENGTH_BANK2         0x007aba08 /* Channel 0 DMA Data Length Register Bank 2 */
#define BCHP_SCTE_1_CH1_DMA_ADDR_BANK2           0x007aba0c /* Channel 1 DMA Address Register Bank 2 */
#define BCHP_SCTE_1_CH1_DMA_LENGTH_BANK2         0x007aba10 /* Channel 1 DMA Data Length Register Bank 2 */
#define BCHP_SCTE_1_NRTV_WRITE_PTR_BANK2         0x007aba14 /* NRTV Write Pointer Register Bank 2 */
#define BCHP_SCTE_1_BANK_STATUS_BANK2            0x007aba18 /* Bank Status Register Bank 2 */
#define BCHP_SCTE_1_BANK_BASE_BANK3              0x007abb9c /* Base Register Bank 3 */
#define BCHP_SCTE_1_LCR_ENABLE_BANK3             0x007abba0 /* LCR Enable  Register Bank 3 */
#define BCHP_SCTE_1_CC_NULL_BANK3                0x007abba4 /* Closed Caption NULL Register Bank 3 */
#define BCHP_SCTE_1_CH0_DMA_ADDR_BANK3           0x007abba8 /* Channel 0 DMA Address Register Bank 3 */
#define BCHP_SCTE_1_CH0_DMA_LENGTH_BANK3         0x007abbac /* Channel 0 DMA Data Length Register Bank 3 */
#define BCHP_SCTE_1_CH1_DMA_ADDR_BANK3           0x007abbb0 /* Channel 1 DMA Address Register Bank 3 */
#define BCHP_SCTE_1_CH1_DMA_LENGTH_BANK3         0x007abbb4 /* Channel 1 DMA Data Length Register Bank 3 */
#define BCHP_SCTE_1_NRTV_WRITE_PTR_BANK3         0x007abbb8 /* NRTV Write Pointer Register Bank 3 */
#define BCHP_SCTE_1_BANK_STATUS_BANK3            0x007abbbc /* Bank Status Register Bank 3 */

/***************************************************************************
 *NRTV_Y_SAMPLES%i - NRTV Y Samples at location 0..179
 ***************************************************************************/
#define BCHP_SCTE_1_NRTV_Y_SAMPLESi_ARRAY_BASE                     0x007ab110
#define BCHP_SCTE_1_NRTV_Y_SAMPLESi_ARRAY_START                    0
#define BCHP_SCTE_1_NRTV_Y_SAMPLESi_ARRAY_END                      179
#define BCHP_SCTE_1_NRTV_Y_SAMPLESi_ARRAY_ELEMENT_SIZE             32

/***************************************************************************
 *NRTV_Y_SAMPLES%i - NRTV Y Samples at location 0..179
 ***************************************************************************/
/* SCTE_1 :: NRTV_Y_SAMPLESi :: SAMPLE3 [31:24] */
#define BCHP_SCTE_1_NRTV_Y_SAMPLESi_SAMPLE3_MASK                   0xff000000
#define BCHP_SCTE_1_NRTV_Y_SAMPLESi_SAMPLE3_SHIFT                  24

/* SCTE_1 :: NRTV_Y_SAMPLESi :: SAMPLE2 [23:16] */
#define BCHP_SCTE_1_NRTV_Y_SAMPLESi_SAMPLE2_MASK                   0x00ff0000
#define BCHP_SCTE_1_NRTV_Y_SAMPLESi_SAMPLE2_SHIFT                  16

/* SCTE_1 :: NRTV_Y_SAMPLESi :: SAMPLE1 [15:08] */
#define BCHP_SCTE_1_NRTV_Y_SAMPLESi_SAMPLE1_MASK                   0x0000ff00
#define BCHP_SCTE_1_NRTV_Y_SAMPLESi_SAMPLE1_SHIFT                  8

/* SCTE_1 :: NRTV_Y_SAMPLESi :: SAMPLE0 [07:00] */
#define BCHP_SCTE_1_NRTV_Y_SAMPLESi_SAMPLE0_MASK                   0x000000ff
#define BCHP_SCTE_1_NRTV_Y_SAMPLESi_SAMPLE0_SHIFT                  0


/***************************************************************************
 *NRTV_CrCb_SAMPLES%i - NRTV CbCr Samples at location 0..179
 ***************************************************************************/
#define BCHP_SCTE_1_NRTV_CrCb_SAMPLESi_ARRAY_BASE                  0x007ab3e0
#define BCHP_SCTE_1_NRTV_CrCb_SAMPLESi_ARRAY_START                 0
#define BCHP_SCTE_1_NRTV_CrCb_SAMPLESi_ARRAY_END                   179
#define BCHP_SCTE_1_NRTV_CrCb_SAMPLESi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *NRTV_CrCb_SAMPLES%i - NRTV CbCr Samples at location 0..179
 ***************************************************************************/
/* SCTE_1 :: NRTV_CrCb_SAMPLESi :: SAMPLE3 [31:24] */
#define BCHP_SCTE_1_NRTV_CrCb_SAMPLESi_SAMPLE3_MASK                0xff000000
#define BCHP_SCTE_1_NRTV_CrCb_SAMPLESi_SAMPLE3_SHIFT               24

/* SCTE_1 :: NRTV_CrCb_SAMPLESi :: SAMPLE2 [23:16] */
#define BCHP_SCTE_1_NRTV_CrCb_SAMPLESi_SAMPLE2_MASK                0x00ff0000
#define BCHP_SCTE_1_NRTV_CrCb_SAMPLESi_SAMPLE2_SHIFT               16

/* SCTE_1 :: NRTV_CrCb_SAMPLESi :: SAMPLE1 [15:08] */
#define BCHP_SCTE_1_NRTV_CrCb_SAMPLESi_SAMPLE1_MASK                0x0000ff00
#define BCHP_SCTE_1_NRTV_CrCb_SAMPLESi_SAMPLE1_SHIFT               8

/* SCTE_1 :: NRTV_CrCb_SAMPLESi :: SAMPLE0 [07:00] */
#define BCHP_SCTE_1_NRTV_CrCb_SAMPLESi_SAMPLE0_MASK                0x000000ff
#define BCHP_SCTE_1_NRTV_CrCb_SAMPLESi_SAMPLE0_SHIFT               0


/***************************************************************************
 *LCR_CONTROL_BANK0%i - LCR Control  for LCR 0..31 Bank 0
 ***************************************************************************/
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_ARRAY_BASE                  0x007ab6d4
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_ARRAY_START                 0
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_ARRAY_END                   31
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *LCR_CONTROL_BANK0%i - LCR Control  for LCR 0..31 Bank 0
 ***************************************************************************/
/* SCTE_1 :: LCR_CONTROL_BANK0i :: reserved0 [31:27] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_reserved0_MASK              0xf8000000
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_reserved0_SHIFT             27

/* SCTE_1 :: LCR_CONTROL_BANK0i :: MONOCHROME_LINE_SELECT [26:26] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_MONOCHROME_LINE_SELECT_MASK 0x04000000
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_MONOCHROME_LINE_SELECT_SHIFT 26
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_MONOCHROME_LINE_SELECT_Y0   0
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_MONOCHROME_LINE_SELECT_Y1   1

/* SCTE_1 :: LCR_CONTROL_BANK0i :: PAM_PRIORITY_MODE [25:25] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_PAM_PRIORITY_MODE_MASK      0x02000000
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_PAM_PRIORITY_MODE_SHIFT     25
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_PAM_PRIORITY_MODE_ROUTE     0
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_PAM_PRIORITY_MODE_SWITCH    1

/* SCTE_1 :: LCR_CONTROL_BANK0i :: PAM_PRIORITY_THRESHOLD [24:23] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_PAM_PRIORITY_THRESHOLD_MASK 0x01800000
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_PAM_PRIORITY_THRESHOLD_SHIFT 23

/* SCTE_1 :: LCR_CONTROL_BANK0i :: PAM_LCR_PRIORITY [22:22] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_PAM_LCR_PRIORITY_MASK       0x00400000
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_PAM_LCR_PRIORITY_SHIFT      22
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_PAM_LCR_PRIORITY_LCR_PRIORITY 0
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_PAM_LCR_PRIORITY_PAM_PRIORITY 1

/* SCTE_1 :: LCR_CONTROL_BANK0i :: CC_SHIFT_DIRECTION [21:21] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_SHIFT_DIRECTION_MASK     0x00200000
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_SHIFT_DIRECTION_SHIFT    21
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_SHIFT_DIRECTION_LSB_FIRST 0
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_SHIFT_DIRECTION_MSB_FIRST 1

/* SCTE_1 :: LCR_CONTROL_BANK0i :: CC_BYTE_ORDER [20:20] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_BYTE_ORDER_MASK          0x00100000
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_BYTE_ORDER_SHIFT         20
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_BYTE_ORDER_LOW_BYTE_FIRST 0
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_BYTE_ORDER_HIGH_BYTE_FIRST 1

/* SCTE_1 :: LCR_CONTROL_BANK0i :: CC_PARITY_TYPE [19:19] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_PARITY_TYPE_MASK         0x00080000
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_PARITY_TYPE_SHIFT        19
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_PARITY_TYPE_EVEN         0
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_PARITY_TYPE_ODD          1

/* SCTE_1 :: LCR_CONTROL_BANK0i :: CC_PARITY [18:18] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_PARITY_MASK              0x00040000
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_PARITY_SHIFT             18
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_PARITY_DISABLE           0
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_PARITY_ENABLE            1

/* SCTE_1 :: LCR_CONTROL_BANK0i :: CC_RUN_IN [17:17] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_RUN_IN_MASK              0x00020000
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_RUN_IN_SHIFT             17
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_RUN_IN_DISABLE           0
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_RUN_IN_ENABLE            1

/* SCTE_1 :: LCR_CONTROL_BANK0i :: CC_NULL [16:16] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_NULL_MASK                0x00010000
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_NULL_SHIFT               16
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_NULL_DISABLE             0
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_CC_NULL_ENABLE              1

/* SCTE_1 :: LCR_CONTROL_BANK0i :: DELAY_COUNT [15:07] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_DELAY_COUNT_MASK            0x0000ff80
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_DELAY_COUNT_SHIFT           7

/* SCTE_1 :: LCR_CONTROL_BANK0i :: VBI_DATA_TYPE [06:05] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_VBI_DATA_TYPE_MASK          0x00000060
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_VBI_DATA_TYPE_SHIFT         5
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_VBI_DATA_TYPE_NO_DATA       0
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_VBI_DATA_TYPE_CC_DATA       1
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_VBI_DATA_TYPE_PAM_DATA      2
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_VBI_DATA_TYPE_NRTV_DATA     3

/* SCTE_1 :: LCR_CONTROL_BANK0i :: LINE_OFFSET [04:00] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_LINE_OFFSET_MASK            0x0000001f
#define BCHP_SCTE_1_LCR_CONTROL_BANK0i_LINE_OFFSET_SHIFT           0


/***************************************************************************
 *LCR_DATA_BANK0%i - LCR Data  for LCR 0..31 Bank 0
 ***************************************************************************/
#define BCHP_SCTE_1_LCR_DATA_BANK0i_ARRAY_BASE                     0x007ab754
#define BCHP_SCTE_1_LCR_DATA_BANK0i_ARRAY_START                    0
#define BCHP_SCTE_1_LCR_DATA_BANK0i_ARRAY_END                      31
#define BCHP_SCTE_1_LCR_DATA_BANK0i_ARRAY_ELEMENT_SIZE             32

/***************************************************************************
 *LCR_DATA_BANK0%i - LCR Data  for LCR 0..31 Bank 0
 ***************************************************************************/
/* SCTE_1 :: LCR_DATA_BANK0i :: reserved0 [31:16] */
#define BCHP_SCTE_1_LCR_DATA_BANK0i_reserved0_MASK                 0xffff0000
#define BCHP_SCTE_1_LCR_DATA_BANK0i_reserved0_SHIFT                16

/* SCTE_1 :: LCR_DATA_BANK0i :: CC_DATA [15:00] */
#define BCHP_SCTE_1_LCR_DATA_BANK0i_CC_DATA_MASK                   0x0000ffff
#define BCHP_SCTE_1_LCR_DATA_BANK0i_CC_DATA_SHIFT                  0


/***************************************************************************
 *LCR_STATUS_BANK0%i - LCR Status  for LCR 0..31 Bank 0
 ***************************************************************************/
#define BCHP_SCTE_1_LCR_STATUS_BANK0i_ARRAY_BASE                   0x007ab7d4
#define BCHP_SCTE_1_LCR_STATUS_BANK0i_ARRAY_START                  0
#define BCHP_SCTE_1_LCR_STATUS_BANK0i_ARRAY_END                    31
#define BCHP_SCTE_1_LCR_STATUS_BANK0i_ARRAY_ELEMENT_SIZE           32

/***************************************************************************
 *LCR_STATUS_BANK0%i - LCR Status  for LCR 0..31 Bank 0
 ***************************************************************************/
/* SCTE_1 :: LCR_STATUS_BANK0i :: reserved0 [31:05] */
#define BCHP_SCTE_1_LCR_STATUS_BANK0i_reserved0_MASK               0xffffffe0
#define BCHP_SCTE_1_LCR_STATUS_BANK0i_reserved0_SHIFT              5

/* SCTE_1 :: LCR_STATUS_BANK0i :: DELAY_COUNT_ERROR [04:04] */
#define BCHP_SCTE_1_LCR_STATUS_BANK0i_DELAY_COUNT_ERROR_MASK       0x00000010
#define BCHP_SCTE_1_LCR_STATUS_BANK0i_DELAY_COUNT_ERROR_SHIFT      4

/* SCTE_1 :: LCR_STATUS_BANK0i :: SHORT_LINE [03:03] */
#define BCHP_SCTE_1_LCR_STATUS_BANK0i_SHORT_LINE_MASK              0x00000008
#define BCHP_SCTE_1_LCR_STATUS_BANK0i_SHORT_LINE_SHIFT             3

/* SCTE_1 :: LCR_STATUS_BANK0i :: PAM_OVERFLOW [02:02] */
#define BCHP_SCTE_1_LCR_STATUS_BANK0i_PAM_OVERFLOW_MASK            0x00000004
#define BCHP_SCTE_1_LCR_STATUS_BANK0i_PAM_OVERFLOW_SHIFT           2

/* SCTE_1 :: LCR_STATUS_BANK0i :: CC_PAM_CONTENTION [01:01] */
#define BCHP_SCTE_1_LCR_STATUS_BANK0i_CC_PAM_CONTENTION_MASK       0x00000002
#define BCHP_SCTE_1_LCR_STATUS_BANK0i_CC_PAM_CONTENTION_SHIFT      1

/* SCTE_1 :: LCR_STATUS_BANK0i :: VBI_DATA_TX [00:00] */
#define BCHP_SCTE_1_LCR_STATUS_BANK0i_VBI_DATA_TX_MASK             0x00000001
#define BCHP_SCTE_1_LCR_STATUS_BANK0i_VBI_DATA_TX_SHIFT            0


/***************************************************************************
 *LCR_CONTROL_BANK1%i - LCR Control  for LCR 0..31 Bank 1
 ***************************************************************************/
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_ARRAY_BASE                  0x007ab878
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_ARRAY_START                 0
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_ARRAY_END                   31
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *LCR_CONTROL_BANK1%i - LCR Control  for LCR 0..31 Bank 1
 ***************************************************************************/
/* SCTE_1 :: LCR_CONTROL_BANK1i :: reserved0 [31:27] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_reserved0_MASK              0xf8000000
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_reserved0_SHIFT             27

/* SCTE_1 :: LCR_CONTROL_BANK1i :: MONOCHROME_LINE_SELECT [26:26] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_MONOCHROME_LINE_SELECT_MASK 0x04000000
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_MONOCHROME_LINE_SELECT_SHIFT 26
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_MONOCHROME_LINE_SELECT_Y0   0
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_MONOCHROME_LINE_SELECT_Y1   1

/* SCTE_1 :: LCR_CONTROL_BANK1i :: PAM_PRIORITY_MODE [25:25] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_PAM_PRIORITY_MODE_MASK      0x02000000
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_PAM_PRIORITY_MODE_SHIFT     25
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_PAM_PRIORITY_MODE_ROUTE     0
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_PAM_PRIORITY_MODE_SWITCH    1

/* SCTE_1 :: LCR_CONTROL_BANK1i :: PAM_PRIORITY_THRESHOLD [24:23] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_PAM_PRIORITY_THRESHOLD_MASK 0x01800000
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_PAM_PRIORITY_THRESHOLD_SHIFT 23

/* SCTE_1 :: LCR_CONTROL_BANK1i :: PAM_LCR_PRIORITY [22:22] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_PAM_LCR_PRIORITY_MASK       0x00400000
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_PAM_LCR_PRIORITY_SHIFT      22
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_PAM_LCR_PRIORITY_LCR_PRIORITY 0
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_PAM_LCR_PRIORITY_PAM_PRIORITY 1

/* SCTE_1 :: LCR_CONTROL_BANK1i :: CC_SHIFT_DIRECTION [21:21] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_SHIFT_DIRECTION_MASK     0x00200000
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_SHIFT_DIRECTION_SHIFT    21
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_SHIFT_DIRECTION_LSB_FIRST 0
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_SHIFT_DIRECTION_MSB_FIRST 1

/* SCTE_1 :: LCR_CONTROL_BANK1i :: CC_BYTE_ORDER [20:20] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_BYTE_ORDER_MASK          0x00100000
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_BYTE_ORDER_SHIFT         20
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_BYTE_ORDER_LOW_BYTE_FIRST 0
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_BYTE_ORDER_HIGH_BYTE_FIRST 1

/* SCTE_1 :: LCR_CONTROL_BANK1i :: CC_PARITY_TYPE [19:19] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_PARITY_TYPE_MASK         0x00080000
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_PARITY_TYPE_SHIFT        19
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_PARITY_TYPE_EVEN         0
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_PARITY_TYPE_ODD          1

/* SCTE_1 :: LCR_CONTROL_BANK1i :: CC_PARITY [18:18] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_PARITY_MASK              0x00040000
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_PARITY_SHIFT             18
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_PARITY_DISABLE           0
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_PARITY_ENABLE            1

/* SCTE_1 :: LCR_CONTROL_BANK1i :: CC_RUN_IN [17:17] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_RUN_IN_MASK              0x00020000
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_RUN_IN_SHIFT             17
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_RUN_IN_DISABLE           0
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_RUN_IN_ENABLE            1

/* SCTE_1 :: LCR_CONTROL_BANK1i :: CC_NULL [16:16] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_NULL_MASK                0x00010000
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_NULL_SHIFT               16
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_NULL_DISABLE             0
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_CC_NULL_ENABLE              1

/* SCTE_1 :: LCR_CONTROL_BANK1i :: DELAY_COUNT [15:07] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_DELAY_COUNT_MASK            0x0000ff80
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_DELAY_COUNT_SHIFT           7

/* SCTE_1 :: LCR_CONTROL_BANK1i :: VBI_DATA_TYPE [06:05] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_VBI_DATA_TYPE_MASK          0x00000060
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_VBI_DATA_TYPE_SHIFT         5
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_VBI_DATA_TYPE_NO_DATA       0
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_VBI_DATA_TYPE_CC_DATA       1
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_VBI_DATA_TYPE_PAM_DATA      2
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_VBI_DATA_TYPE_NRTV_DATA     3

/* SCTE_1 :: LCR_CONTROL_BANK1i :: LINE_OFFSET [04:00] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_LINE_OFFSET_MASK            0x0000001f
#define BCHP_SCTE_1_LCR_CONTROL_BANK1i_LINE_OFFSET_SHIFT           0


/***************************************************************************
 *LCR_DATA_BANK1%i - LCR Data  for LCR 0..31 Bank 1
 ***************************************************************************/
#define BCHP_SCTE_1_LCR_DATA_BANK1i_ARRAY_BASE                     0x007ab8f8
#define BCHP_SCTE_1_LCR_DATA_BANK1i_ARRAY_START                    0
#define BCHP_SCTE_1_LCR_DATA_BANK1i_ARRAY_END                      31
#define BCHP_SCTE_1_LCR_DATA_BANK1i_ARRAY_ELEMENT_SIZE             32

/***************************************************************************
 *LCR_DATA_BANK1%i - LCR Data  for LCR 0..31 Bank 1
 ***************************************************************************/
/* SCTE_1 :: LCR_DATA_BANK1i :: reserved0 [31:16] */
#define BCHP_SCTE_1_LCR_DATA_BANK1i_reserved0_MASK                 0xffff0000
#define BCHP_SCTE_1_LCR_DATA_BANK1i_reserved0_SHIFT                16

/* SCTE_1 :: LCR_DATA_BANK1i :: CC_DATA [15:00] */
#define BCHP_SCTE_1_LCR_DATA_BANK1i_CC_DATA_MASK                   0x0000ffff
#define BCHP_SCTE_1_LCR_DATA_BANK1i_CC_DATA_SHIFT                  0


/***************************************************************************
 *LCR_STATUS_BANK1%i - LCR Status  for LCR 0..31 Bank 1
 ***************************************************************************/
#define BCHP_SCTE_1_LCR_STATUS_BANK1i_ARRAY_BASE                   0x007ab978
#define BCHP_SCTE_1_LCR_STATUS_BANK1i_ARRAY_START                  0
#define BCHP_SCTE_1_LCR_STATUS_BANK1i_ARRAY_END                    31
#define BCHP_SCTE_1_LCR_STATUS_BANK1i_ARRAY_ELEMENT_SIZE           32

/***************************************************************************
 *LCR_STATUS_BANK1%i - LCR Status  for LCR 0..31 Bank 1
 ***************************************************************************/
/* SCTE_1 :: LCR_STATUS_BANK1i :: reserved0 [31:05] */
#define BCHP_SCTE_1_LCR_STATUS_BANK1i_reserved0_MASK               0xffffffe0
#define BCHP_SCTE_1_LCR_STATUS_BANK1i_reserved0_SHIFT              5

/* SCTE_1 :: LCR_STATUS_BANK1i :: DELAY_COUNT_ERROR [04:04] */
#define BCHP_SCTE_1_LCR_STATUS_BANK1i_DELAY_COUNT_ERROR_MASK       0x00000010
#define BCHP_SCTE_1_LCR_STATUS_BANK1i_DELAY_COUNT_ERROR_SHIFT      4

/* SCTE_1 :: LCR_STATUS_BANK1i :: SHORT_LINE [03:03] */
#define BCHP_SCTE_1_LCR_STATUS_BANK1i_SHORT_LINE_MASK              0x00000008
#define BCHP_SCTE_1_LCR_STATUS_BANK1i_SHORT_LINE_SHIFT             3

/* SCTE_1 :: LCR_STATUS_BANK1i :: PAM_OVERFLOW [02:02] */
#define BCHP_SCTE_1_LCR_STATUS_BANK1i_PAM_OVERFLOW_MASK            0x00000004
#define BCHP_SCTE_1_LCR_STATUS_BANK1i_PAM_OVERFLOW_SHIFT           2

/* SCTE_1 :: LCR_STATUS_BANK1i :: CC_PAM_CONTENTION [01:01] */
#define BCHP_SCTE_1_LCR_STATUS_BANK1i_CC_PAM_CONTENTION_MASK       0x00000002
#define BCHP_SCTE_1_LCR_STATUS_BANK1i_CC_PAM_CONTENTION_SHIFT      1

/* SCTE_1 :: LCR_STATUS_BANK1i :: VBI_DATA_TX [00:00] */
#define BCHP_SCTE_1_LCR_STATUS_BANK1i_VBI_DATA_TX_MASK             0x00000001
#define BCHP_SCTE_1_LCR_STATUS_BANK1i_VBI_DATA_TX_SHIFT            0


/***************************************************************************
 *LCR_CONTROL_BANK2%i - LCR Control  for LCR 0..31 Bank 2
 ***************************************************************************/
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_ARRAY_BASE                  0x007aba1c
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_ARRAY_START                 0
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_ARRAY_END                   31
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *LCR_CONTROL_BANK2%i - LCR Control  for LCR 0..31 Bank 2
 ***************************************************************************/
/* SCTE_1 :: LCR_CONTROL_BANK2i :: reserved0 [31:27] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_reserved0_MASK              0xf8000000
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_reserved0_SHIFT             27

/* SCTE_1 :: LCR_CONTROL_BANK2i :: MONOCHROME_LINE_SELECT [26:26] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_MONOCHROME_LINE_SELECT_MASK 0x04000000
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_MONOCHROME_LINE_SELECT_SHIFT 26
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_MONOCHROME_LINE_SELECT_Y0   0
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_MONOCHROME_LINE_SELECT_Y1   1

/* SCTE_1 :: LCR_CONTROL_BANK2i :: PAM_PRIORITY_MODE [25:25] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_PAM_PRIORITY_MODE_MASK      0x02000000
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_PAM_PRIORITY_MODE_SHIFT     25
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_PAM_PRIORITY_MODE_ROUTE     0
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_PAM_PRIORITY_MODE_SWITCH    1

/* SCTE_1 :: LCR_CONTROL_BANK2i :: PAM_PRIORITY_THRESHOLD [24:23] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_PAM_PRIORITY_THRESHOLD_MASK 0x01800000
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_PAM_PRIORITY_THRESHOLD_SHIFT 23

/* SCTE_1 :: LCR_CONTROL_BANK2i :: PAM_LCR_PRIORITY [22:22] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_PAM_LCR_PRIORITY_MASK       0x00400000
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_PAM_LCR_PRIORITY_SHIFT      22
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_PAM_LCR_PRIORITY_LCR_PRIORITY 0
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_PAM_LCR_PRIORITY_PAM_PRIORITY 1

/* SCTE_1 :: LCR_CONTROL_BANK2i :: CC_SHIFT_DIRECTION [21:21] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_SHIFT_DIRECTION_MASK     0x00200000
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_SHIFT_DIRECTION_SHIFT    21
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_SHIFT_DIRECTION_LSB_FIRST 0
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_SHIFT_DIRECTION_MSB_FIRST 1

/* SCTE_1 :: LCR_CONTROL_BANK2i :: CC_BYTE_ORDER [20:20] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_BYTE_ORDER_MASK          0x00100000
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_BYTE_ORDER_SHIFT         20
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_BYTE_ORDER_LOW_BYTE_FIRST 0
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_BYTE_ORDER_HIGH_BYTE_FIRST 1

/* SCTE_1 :: LCR_CONTROL_BANK2i :: CC_PARITY_TYPE [19:19] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_PARITY_TYPE_MASK         0x00080000
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_PARITY_TYPE_SHIFT        19
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_PARITY_TYPE_EVEN         0
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_PARITY_TYPE_ODD          1

/* SCTE_1 :: LCR_CONTROL_BANK2i :: CC_PARITY [18:18] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_PARITY_MASK              0x00040000
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_PARITY_SHIFT             18
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_PARITY_DISABLE           0
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_PARITY_ENABLE            1

/* SCTE_1 :: LCR_CONTROL_BANK2i :: CC_RUN_IN [17:17] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_RUN_IN_MASK              0x00020000
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_RUN_IN_SHIFT             17
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_RUN_IN_DISABLE           0
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_RUN_IN_ENABLE            1

/* SCTE_1 :: LCR_CONTROL_BANK2i :: CC_NULL [16:16] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_NULL_MASK                0x00010000
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_NULL_SHIFT               16
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_NULL_DISABLE             0
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_CC_NULL_ENABLE              1

/* SCTE_1 :: LCR_CONTROL_BANK2i :: DELAY_COUNT [15:07] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_DELAY_COUNT_MASK            0x0000ff80
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_DELAY_COUNT_SHIFT           7

/* SCTE_1 :: LCR_CONTROL_BANK2i :: VBI_DATA_TYPE [06:05] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_VBI_DATA_TYPE_MASK          0x00000060
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_VBI_DATA_TYPE_SHIFT         5
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_VBI_DATA_TYPE_NO_DATA       0
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_VBI_DATA_TYPE_CC_DATA       1
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_VBI_DATA_TYPE_PAM_DATA      2
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_VBI_DATA_TYPE_NRTV_DATA     3

/* SCTE_1 :: LCR_CONTROL_BANK2i :: LINE_OFFSET [04:00] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_LINE_OFFSET_MASK            0x0000001f
#define BCHP_SCTE_1_LCR_CONTROL_BANK2i_LINE_OFFSET_SHIFT           0


/***************************************************************************
 *LCR_DATA_BANK2%i - LCR Data  for LCR 0..31 Bank 2
 ***************************************************************************/
#define BCHP_SCTE_1_LCR_DATA_BANK2i_ARRAY_BASE                     0x007aba9c
#define BCHP_SCTE_1_LCR_DATA_BANK2i_ARRAY_START                    0
#define BCHP_SCTE_1_LCR_DATA_BANK2i_ARRAY_END                      31
#define BCHP_SCTE_1_LCR_DATA_BANK2i_ARRAY_ELEMENT_SIZE             32

/***************************************************************************
 *LCR_DATA_BANK2%i - LCR Data  for LCR 0..31 Bank 2
 ***************************************************************************/
/* SCTE_1 :: LCR_DATA_BANK2i :: reserved0 [31:16] */
#define BCHP_SCTE_1_LCR_DATA_BANK2i_reserved0_MASK                 0xffff0000
#define BCHP_SCTE_1_LCR_DATA_BANK2i_reserved0_SHIFT                16

/* SCTE_1 :: LCR_DATA_BANK2i :: CC_DATA [15:00] */
#define BCHP_SCTE_1_LCR_DATA_BANK2i_CC_DATA_MASK                   0x0000ffff
#define BCHP_SCTE_1_LCR_DATA_BANK2i_CC_DATA_SHIFT                  0


/***************************************************************************
 *LCR_STATUS_BANK2%i - LCR Status  for LCR 0..31 Bank 2
 ***************************************************************************/
#define BCHP_SCTE_1_LCR_STATUS_BANK2i_ARRAY_BASE                   0x007abb1c
#define BCHP_SCTE_1_LCR_STATUS_BANK2i_ARRAY_START                  0
#define BCHP_SCTE_1_LCR_STATUS_BANK2i_ARRAY_END                    31
#define BCHP_SCTE_1_LCR_STATUS_BANK2i_ARRAY_ELEMENT_SIZE           32

/***************************************************************************
 *LCR_STATUS_BANK2%i - LCR Status  for LCR 0..31 Bank 2
 ***************************************************************************/
/* SCTE_1 :: LCR_STATUS_BANK2i :: reserved0 [31:05] */
#define BCHP_SCTE_1_LCR_STATUS_BANK2i_reserved0_MASK               0xffffffe0
#define BCHP_SCTE_1_LCR_STATUS_BANK2i_reserved0_SHIFT              5

/* SCTE_1 :: LCR_STATUS_BANK2i :: DELAY_COUNT_ERROR [04:04] */
#define BCHP_SCTE_1_LCR_STATUS_BANK2i_DELAY_COUNT_ERROR_MASK       0x00000010
#define BCHP_SCTE_1_LCR_STATUS_BANK2i_DELAY_COUNT_ERROR_SHIFT      4

/* SCTE_1 :: LCR_STATUS_BANK2i :: SHORT_LINE [03:03] */
#define BCHP_SCTE_1_LCR_STATUS_BANK2i_SHORT_LINE_MASK              0x00000008
#define BCHP_SCTE_1_LCR_STATUS_BANK2i_SHORT_LINE_SHIFT             3

/* SCTE_1 :: LCR_STATUS_BANK2i :: PAM_OVERFLOW [02:02] */
#define BCHP_SCTE_1_LCR_STATUS_BANK2i_PAM_OVERFLOW_MASK            0x00000004
#define BCHP_SCTE_1_LCR_STATUS_BANK2i_PAM_OVERFLOW_SHIFT           2

/* SCTE_1 :: LCR_STATUS_BANK2i :: CC_PAM_CONTENTION [01:01] */
#define BCHP_SCTE_1_LCR_STATUS_BANK2i_CC_PAM_CONTENTION_MASK       0x00000002
#define BCHP_SCTE_1_LCR_STATUS_BANK2i_CC_PAM_CONTENTION_SHIFT      1

/* SCTE_1 :: LCR_STATUS_BANK2i :: VBI_DATA_TX [00:00] */
#define BCHP_SCTE_1_LCR_STATUS_BANK2i_VBI_DATA_TX_MASK             0x00000001
#define BCHP_SCTE_1_LCR_STATUS_BANK2i_VBI_DATA_TX_SHIFT            0


/***************************************************************************
 *LCR_CONTROL_BANK3%i - LCR Control  for LCR 0..31 Bank 3
 ***************************************************************************/
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_ARRAY_BASE                  0x007abbc0
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_ARRAY_START                 0
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_ARRAY_END                   31
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *LCR_CONTROL_BANK3%i - LCR Control  for LCR 0..31 Bank 3
 ***************************************************************************/
/* SCTE_1 :: LCR_CONTROL_BANK3i :: reserved0 [31:27] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_reserved0_MASK              0xf8000000
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_reserved0_SHIFT             27

/* SCTE_1 :: LCR_CONTROL_BANK3i :: MONOCHROME_LINE_SELECT [26:26] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_MONOCHROME_LINE_SELECT_MASK 0x04000000
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_MONOCHROME_LINE_SELECT_SHIFT 26
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_MONOCHROME_LINE_SELECT_Y0   0
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_MONOCHROME_LINE_SELECT_Y1   1

/* SCTE_1 :: LCR_CONTROL_BANK3i :: PAM_PRIORITY_MODE [25:25] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_PAM_PRIORITY_MODE_MASK      0x02000000
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_PAM_PRIORITY_MODE_SHIFT     25
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_PAM_PRIORITY_MODE_ROUTE     0
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_PAM_PRIORITY_MODE_SWITCH    1

/* SCTE_1 :: LCR_CONTROL_BANK3i :: PAM_PRIORITY_THRESHOLD [24:23] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_PAM_PRIORITY_THRESHOLD_MASK 0x01800000
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_PAM_PRIORITY_THRESHOLD_SHIFT 23

/* SCTE_1 :: LCR_CONTROL_BANK3i :: PAM_LCR_PRIORITY [22:22] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_PAM_LCR_PRIORITY_MASK       0x00400000
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_PAM_LCR_PRIORITY_SHIFT      22
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_PAM_LCR_PRIORITY_LCR_PRIORITY 0
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_PAM_LCR_PRIORITY_PAM_PRIORITY 1

/* SCTE_1 :: LCR_CONTROL_BANK3i :: CC_SHIFT_DIRECTION [21:21] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_SHIFT_DIRECTION_MASK     0x00200000
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_SHIFT_DIRECTION_SHIFT    21
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_SHIFT_DIRECTION_LSB_FIRST 0
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_SHIFT_DIRECTION_MSB_FIRST 1

/* SCTE_1 :: LCR_CONTROL_BANK3i :: CC_BYTE_ORDER [20:20] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_BYTE_ORDER_MASK          0x00100000
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_BYTE_ORDER_SHIFT         20
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_BYTE_ORDER_LOW_BYTE_FIRST 0
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_BYTE_ORDER_HIGH_BYTE_FIRST 1

/* SCTE_1 :: LCR_CONTROL_BANK3i :: CC_PARITY_TYPE [19:19] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_PARITY_TYPE_MASK         0x00080000
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_PARITY_TYPE_SHIFT        19
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_PARITY_TYPE_EVEN         0
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_PARITY_TYPE_ODD          1

/* SCTE_1 :: LCR_CONTROL_BANK3i :: CC_PARITY [18:18] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_PARITY_MASK              0x00040000
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_PARITY_SHIFT             18
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_PARITY_DISABLE           0
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_PARITY_ENABLE            1

/* SCTE_1 :: LCR_CONTROL_BANK3i :: CC_RUN_IN [17:17] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_RUN_IN_MASK              0x00020000
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_RUN_IN_SHIFT             17
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_RUN_IN_DISABLE           0
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_RUN_IN_ENABLE            1

/* SCTE_1 :: LCR_CONTROL_BANK3i :: CC_NULL [16:16] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_NULL_MASK                0x00010000
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_NULL_SHIFT               16
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_NULL_DISABLE             0
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_CC_NULL_ENABLE              1

/* SCTE_1 :: LCR_CONTROL_BANK3i :: DELAY_COUNT [15:07] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_DELAY_COUNT_MASK            0x0000ff80
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_DELAY_COUNT_SHIFT           7

/* SCTE_1 :: LCR_CONTROL_BANK3i :: VBI_DATA_TYPE [06:05] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_VBI_DATA_TYPE_MASK          0x00000060
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_VBI_DATA_TYPE_SHIFT         5
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_VBI_DATA_TYPE_NO_DATA       0
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_VBI_DATA_TYPE_CC_DATA       1
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_VBI_DATA_TYPE_PAM_DATA      2
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_VBI_DATA_TYPE_NRTV_DATA     3

/* SCTE_1 :: LCR_CONTROL_BANK3i :: LINE_OFFSET [04:00] */
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_LINE_OFFSET_MASK            0x0000001f
#define BCHP_SCTE_1_LCR_CONTROL_BANK3i_LINE_OFFSET_SHIFT           0


/***************************************************************************
 *LCR_DATA_BANK3%i - LCR Data  for LCR 0..31 Bank 3
 ***************************************************************************/
#define BCHP_SCTE_1_LCR_DATA_BANK3i_ARRAY_BASE                     0x007abc40
#define BCHP_SCTE_1_LCR_DATA_BANK3i_ARRAY_START                    0
#define BCHP_SCTE_1_LCR_DATA_BANK3i_ARRAY_END                      31
#define BCHP_SCTE_1_LCR_DATA_BANK3i_ARRAY_ELEMENT_SIZE             32

/***************************************************************************
 *LCR_DATA_BANK3%i - LCR Data  for LCR 0..31 Bank 3
 ***************************************************************************/
/* SCTE_1 :: LCR_DATA_BANK3i :: reserved0 [31:16] */
#define BCHP_SCTE_1_LCR_DATA_BANK3i_reserved0_MASK                 0xffff0000
#define BCHP_SCTE_1_LCR_DATA_BANK3i_reserved0_SHIFT                16

/* SCTE_1 :: LCR_DATA_BANK3i :: CC_DATA [15:00] */
#define BCHP_SCTE_1_LCR_DATA_BANK3i_CC_DATA_MASK                   0x0000ffff
#define BCHP_SCTE_1_LCR_DATA_BANK3i_CC_DATA_SHIFT                  0


/***************************************************************************
 *LCR_STATUS_BANK3%i - LCR Status  for LCR 0..31 Bank 3
 ***************************************************************************/
#define BCHP_SCTE_1_LCR_STATUS_BANK3i_ARRAY_BASE                   0x007abcc0
#define BCHP_SCTE_1_LCR_STATUS_BANK3i_ARRAY_START                  0
#define BCHP_SCTE_1_LCR_STATUS_BANK3i_ARRAY_END                    31
#define BCHP_SCTE_1_LCR_STATUS_BANK3i_ARRAY_ELEMENT_SIZE           32

/***************************************************************************
 *LCR_STATUS_BANK3%i - LCR Status  for LCR 0..31 Bank 3
 ***************************************************************************/
/* SCTE_1 :: LCR_STATUS_BANK3i :: reserved0 [31:05] */
#define BCHP_SCTE_1_LCR_STATUS_BANK3i_reserved0_MASK               0xffffffe0
#define BCHP_SCTE_1_LCR_STATUS_BANK3i_reserved0_SHIFT              5

/* SCTE_1 :: LCR_STATUS_BANK3i :: DELAY_COUNT_ERROR [04:04] */
#define BCHP_SCTE_1_LCR_STATUS_BANK3i_DELAY_COUNT_ERROR_MASK       0x00000010
#define BCHP_SCTE_1_LCR_STATUS_BANK3i_DELAY_COUNT_ERROR_SHIFT      4

/* SCTE_1 :: LCR_STATUS_BANK3i :: SHORT_LINE [03:03] */
#define BCHP_SCTE_1_LCR_STATUS_BANK3i_SHORT_LINE_MASK              0x00000008
#define BCHP_SCTE_1_LCR_STATUS_BANK3i_SHORT_LINE_SHIFT             3

/* SCTE_1 :: LCR_STATUS_BANK3i :: PAM_OVERFLOW [02:02] */
#define BCHP_SCTE_1_LCR_STATUS_BANK3i_PAM_OVERFLOW_MASK            0x00000004
#define BCHP_SCTE_1_LCR_STATUS_BANK3i_PAM_OVERFLOW_SHIFT           2

/* SCTE_1 :: LCR_STATUS_BANK3i :: CC_PAM_CONTENTION [01:01] */
#define BCHP_SCTE_1_LCR_STATUS_BANK3i_CC_PAM_CONTENTION_MASK       0x00000002
#define BCHP_SCTE_1_LCR_STATUS_BANK3i_CC_PAM_CONTENTION_SHIFT      1

/* SCTE_1 :: LCR_STATUS_BANK3i :: VBI_DATA_TX [00:00] */
#define BCHP_SCTE_1_LCR_STATUS_BANK3i_VBI_DATA_TX_MASK             0x00000001
#define BCHP_SCTE_1_LCR_STATUS_BANK3i_VBI_DATA_TX_SHIFT            0


#endif /* #ifndef BCHP_SCTE_1_H__ */

/* End of File */
