#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Apr 23 18:11:39 2021
# Process ID: 31491
# Current directory: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module
# Command line: vivado
# Log file: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/vivado.log
# Journal file: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/tools/xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                5610 i =           0
                5620 i =           1
                5630 i =           2
                5640 i =           3
                5650 i =           4
                5660 i =           5
                5670 i =           6
                5680 i =           7
                5690 i =           8
                5700 i =           9
                5710 i =          10
                5720 i =          11
                5730 i =          12
                5740 i =          13
                5750 i =          14
                5760 i =          15
                5770 i =          16
                5780 i =          17
                5790 i =          18
                5800 i =          19
                5810 i =          20
                5820 i =          21
                5830 i =          22
                5840 i =          23
                5850 i =          24
                5860 i =          25
                5870 i =          26
                5880 i =          27
                5890 i =          28
                5900 i =          29
                5910 i =          30
                5910 k =           0
                5920 i =          31
                5930 i =           0
                5940 i =           1
                5950 i =           2
                5960 i =           3
                5970 i =           4
                5980 i =           5
                5990 i =           6
                6000 i =           7
                6010 i =           8
                6020 i =           9
                6030 i =          10
                6040 i =          11
                6050 i =          12
                6060 i =          13
                6070 i =          14
                6080 i =          15
                6090 i =          16
                6100 i =          17
                6110 i =          18
                6120 i =          19
                6130 i =          20
                6140 i =          21
                6150 i =          22
                6160 i =          23
                6170 i =          24
                6180 i =          25
                6190 i =          26
                6200 i =          27
                6210 i =          28
                6220 i =          29
                6230 i =          30
                6230 k =           1
                6240 i =          31
                6250 i =           0
                6260 i =           1
                6270 i =           2
                6280 i =           3
                6290 i =           4
                6300 i =           5
                6310 i =           6
                6320 i =           7
                6330 i =           8
                6340 i =           9
                6350 i =          10
                6360 i =          11
                6370 i =          12
                6380 i =          13
                6390 i =          14
                6400 i =          15
                6410 i =          16
                6420 i =          17
                6430 i =          18
                6440 i =          19
                6450 i =          20
                6460 i =          21
                6470 i =          22
                6480 i =          23
                6490 i =          24
                6500 i =          25
                6510 i =          26
                6520 i =          27
                6530 i =          28
                6540 i =          29
                6550 i =          30
                6550 k =           2
                6560 i =          31
                6570 i =           0
                6580 i =           1
                6590 i =           2
                6600 i =           3
                6610 i =           4
                6620 i =           5
                6630 i =           6
                6640 i =           7
                6650 i =           8
                6660 i =           9
                6670 i =          10
                6680 i =          11
                6690 i =          12
                6700 i =          13
                6710  Test
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7000
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 7367.512 ; gain = 203.875 ; free physical = 43483 ; free virtual = 55153
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7000
Current STATE: xxxx
JTAG_DONE:z 
Fetch_EN:x 
Current STATE: 0001
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start jtag=======
=======jtag done=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start spi_load=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Fetch_EN:1 
=======SPI_load done.=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0011
                5610 i =           0
Current STATE: 0011
                5620 i =           1
Current STATE: 0011
                5630 i =           2
Current STATE: 0011
                5640 i =           3
Current STATE: 0011
                5650 i =           4
Current STATE: 0011
                5660 i =           5
Current STATE: 0011
                5670 i =           6
Current STATE: 0011
                5680 i =           7
Current STATE: 0011
                5690 i =           8
Current STATE: 0011
                5700 i =           9
Current STATE: 0011
                5710 i =          10
Current STATE: 0011
                5720 i =          11
Current STATE: 0011
                5730 i =          12
Current STATE: 0011
                5740 i =          13
Current STATE: 0011
                5750 i =          14
Current STATE: 0011
                5760 i =          15
Current STATE: 0011
                5770 i =          16
Current STATE: 0011
                5780 i =          17
Current STATE: 0011
                5790 i =          18
Current STATE: 0011
                5800 i =          19
Current STATE: 0011
                5810 i =          20
Current STATE: 0011
                5820 i =          21
Current STATE: 0011
                5830 i =          22
Current STATE: 0011
                5840 i =          23
Current STATE: 0011
                5850 i =          24
Current STATE: 0011
                5860 i =          25
Current STATE: 0011
                5870 i =          26
Current STATE: 0011
                5880 i =          27
Current STATE: 0011
                5890 i =          28
Current STATE: 0011
                5900 i =          29
Current STATE: 0011
                5910 i =          30
                5910 k =           0
Current STATE: 0011
                5920 i =          31
Current STATE: 0011
                5930 i =           0
Current STATE: 0011
                5940 i =           1
Current STATE: 0011
                5950 i =           2
Current STATE: 0011
                5960 i =           3
Current STATE: 0011
                5970 i =           4
Current STATE: 0011
                5980 i =           5
Current STATE: 0011
                5990 i =           6
Current STATE: 0011
                6000 i =           7
Current STATE: 0011
                6010 i =           8
Current STATE: 0011
                6020 i =           9
Current STATE: 0011
                6030 i =          10
Current STATE: 0011
                6040 i =          11
Current STATE: 0011
                6050 i =          12
Current STATE: 0011
                6060 i =          13
Current STATE: 0011
                6070 i =          14
Current STATE: 0011
                6080 i =          15
Current STATE: 0011
                6090 i =          16
Current STATE: 0011
                6100 i =          17
Current STATE: 0011
                6110 i =          18
Current STATE: 0011
                6120 i =          19
Current STATE: 0011
                6130 i =          20
Current STATE: 0011
                6140 i =          21
Current STATE: 0011
                6150 i =          22
Current STATE: 0011
                6160 i =          23
Current STATE: 0011
                6170 i =          24
Current STATE: 0011
                6180 i =          25
Current STATE: 0011
                6190 i =          26
Current STATE: 0011
                6200 i =          27
Current STATE: 0011
                6210 i =          28
Current STATE: 0011
                6220 i =          29
Current STATE: 0011
                6230 i =          30
                6230 k =           1
Current STATE: 0011
                6240 i =          31
Current STATE: 0011
                6250 i =           0
Current STATE: 0011
                6260 i =           1
Current STATE: 0011
                6270 i =           2
Current STATE: 0011
                6280 i =           3
Current STATE: 0011
                6290 i =           4
Current STATE: 0011
                6300 i =           5
Current STATE: 0011
                6310 i =           6
Current STATE: 0011
                6320 i =           7
Current STATE: 0011
                6330 i =           8
Current STATE: 0011
                6340 i =           9
Current STATE: 0011
                6350 i =          10
Current STATE: 0011
                6360 i =          11
Current STATE: 0011
                6370 i =          12
Current STATE: 0011
                6380 i =          13
Current STATE: 0011
                6390 i =          14
Current STATE: 0011
                6400 i =          15
Current STATE: 0011
                6410 i =          16
Current STATE: 0011
                6420 i =          17
Current STATE: 0011
                6430 i =          18
Current STATE: 0011
                6440 i =          19
Current STATE: 0011
                6450 i =          20
Current STATE: 0011
                6460 i =          21
Current STATE: 0011
                6470 i =          22
Current STATE: 0011
                6480 i =          23
Current STATE: 0011
                6490 i =          24
Current STATE: 0011
                6500 i =          25
Current STATE: 0011
                6510 i =          26
Current STATE: 0011
                6520 i =          27
Current STATE: 0011
                6530 i =          28
Current STATE: 0011
                6540 i =          29
Current STATE: 0011
                6550 i =          30
                6550 k =           2
Current STATE: 0011
                6560 i =          31
Current STATE: 0011
                6570 i =           0
Current STATE: 0011
                6580 i =           1
Current STATE: 0011
                6590 i =           2
Current STATE: 0011
                6600 i =           3
Current STATE: 0011
                6610 i =           4
Current STATE: 0011
                6620 i =           5
Current STATE: 0011
                6630 i =           6
Current STATE: 0011
                6640 i =           7
Current STATE: 0011
                6650 i =           8
Current STATE: 0011
                6660 i =           9
Current STATE: 0011
                6670 i =          10
Current STATE: 0011
                6680 i =          11
Current STATE: 0011
                6690 i =          12
Current STATE: 0011
                6700 i =          13
                6710  Test
Current STATE: 0011
                6710 i =           0
Current STATE: 0011
                6720 i =           1
Current STATE: 0011
                6730 i =           2
Current STATE: 0011
                6740 i =           3
Current STATE: 0011
                6750 i =           4
Current STATE: 0011
                6760 i =           5
Current STATE: 0011
                6770 i =           6
Current STATE: 0011
                6780 i =           7
Current STATE: 0011
                6790 i =           8
Current STATE: 0011
                6800 i =           9
Current STATE: 0011
                6810 i =          10
Current STATE: 0011
                6820 i =          11
Current STATE: 0011
                6830 i =          12
Current STATE: 0011
                6840 i =          13
Current STATE: 0011
                6850 i =          14
Current STATE: 0011
                6860 i =          15
Current STATE: 0011
                6870 i =          16
Current STATE: 0011
                6880 i =          17
Current STATE: 0011
                6890 i =          18
Current STATE: 0011
                6900 i =          19
Current STATE: 0011
                6910 i =          20
Current STATE: 0011
                6920 i =          21
Current STATE: 0011
                6930 i =          22
Current STATE: 0011
                6940 i =          23
Current STATE: 0011
                6950 i =          24
Current STATE: 0011
                6960 i =          25
Current STATE: 0011
                6970 i =          26
Current STATE: 0011
                6980 i =          27
Current STATE: 0011
                6990 i =          28
Current STATE: 0011
                7000 i =          29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7387.387 ; gain = 19.875 ; free physical = 43327 ; free virtual = 55012
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7000
Current STATE: xxxx
JTAG_DONE:z 
Fetch_EN:x 
Current STATE: 0001
WAIT WAIT WAIT
Fetch_EN:0 
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
=======Start jtag=======
=======jtag done=======
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
=======Start spi_load=======
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Fetch_EN:1 
=======SPI_load done.=======
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0011
                5610 i =           0
Current STATE: 0011
                5620 i =           1
Current STATE: 0011
                5630 i =           2
Current STATE: 0011
                5640 i =           3
Current STATE: 0011
                5650 i =           4
Current STATE: 0011
                5660 i =           5
Current STATE: 0011
                5670 i =           6
Current STATE: 0011
                5680 i =           7
Current STATE: 0011
                5690 i =           8
Current STATE: 0011
                5700 i =           9
Current STATE: 0011
                5710 i =          10
Current STATE: 0011
                5720 i =          11
Current STATE: 0011
                5730 i =          12
Current STATE: 0011
                5740 i =          13
Current STATE: 0011
                5750 i =          14
Current STATE: 0011
                5760 i =          15
Current STATE: 0011
                5770 i =          16
Current STATE: 0011
                5780 i =          17
Current STATE: 0011
                5790 i =          18
Current STATE: 0011
                5800 i =          19
Current STATE: 0011
                5810 i =          20
Current STATE: 0011
                5820 i =          21
Current STATE: 0011
                5830 i =          22
Current STATE: 0011
                5840 i =          23
Current STATE: 0011
                5850 i =          24
Current STATE: 0011
                5860 i =          25
Current STATE: 0011
                5870 i =          26
Current STATE: 0011
                5880 i =          27
Current STATE: 0011
                5890 i =          28
Current STATE: 0011
                5900 i =          29
Current STATE: 0011
                5910 i =          30
                5910 k =           0
Current STATE: 0011
                5920 i =          31
Current STATE: 0011
                5930 i =           0
Current STATE: 0011
                5940 i =           1
Current STATE: 0011
                5950 i =           2
Current STATE: 0011
                5960 i =           3
Current STATE: 0011
                5970 i =           4
Current STATE: 0011
                5980 i =           5
Current STATE: 0011
                5990 i =           6
Current STATE: 0011
                6000 i =           7
Current STATE: 0011
                6010 i =           8
Current STATE: 0011
                6020 i =           9
Current STATE: 0011
                6030 i =          10
Current STATE: 0011
                6040 i =          11
Current STATE: 0011
                6050 i =          12
Current STATE: 0011
                6060 i =          13
Current STATE: 0011
                6070 i =          14
Current STATE: 0011
                6080 i =          15
Current STATE: 0011
                6090 i =          16
Current STATE: 0011
                6100 i =          17
Current STATE: 0011
                6110 i =          18
Current STATE: 0011
                6120 i =          19
Current STATE: 0011
                6130 i =          20
Current STATE: 0011
                6140 i =          21
Current STATE: 0011
                6150 i =          22
Current STATE: 0011
                6160 i =          23
Current STATE: 0011
                6170 i =          24
Current STATE: 0011
                6180 i =          25
Current STATE: 0011
                6190 i =          26
Current STATE: 0011
                6200 i =          27
Current STATE: 0011
                6210 i =          28
Current STATE: 0011
                6220 i =          29
Current STATE: 0011
                6230 i =          30
                6230 k =           1
Current STATE: 0011
                6240 i =          31
Current STATE: 0011
                6250 i =           0
Current STATE: 0011
                6260 i =           1
Current STATE: 0011
                6270 i =           2
Current STATE: 0011
                6280 i =           3
Current STATE: 0011
                6290 i =           4
Current STATE: 0011
                6300 i =           5
Current STATE: 0011
                6310 i =           6
Current STATE: 0011
                6320 i =           7
Current STATE: 0011
                6330 i =           8
Current STATE: 0011
                6340 i =           9
Current STATE: 0011
                6350 i =          10
Current STATE: 0011
                6360 i =          11
Current STATE: 0011
                6370 i =          12
Current STATE: 0011
                6380 i =          13
Current STATE: 0011
                6390 i =          14
Current STATE: 0011
                6400 i =          15
Current STATE: 0011
                6410 i =          16
Current STATE: 0011
                6420 i =          17
Current STATE: 0011
                6430 i =          18
Current STATE: 0011
                6440 i =          19
Current STATE: 0011
                6450 i =          20
Current STATE: 0011
                6460 i =          21
Current STATE: 0011
                6470 i =          22
Current STATE: 0011
                6480 i =          23
Current STATE: 0011
                6490 i =          24
Current STATE: 0011
                6500 i =          25
Current STATE: 0011
                6510 i =          26
Current STATE: 0011
                6520 i =          27
Current STATE: 0011
                6530 i =          28
Current STATE: 0011
                6540 i =          29
Current STATE: 0011
                6550 i =          30
                6550 k =           2
Current STATE: 0011
                6560 i =          31
Current STATE: 0011
                6570 i =           0
Current STATE: 0011
                6580 i =           1
Current STATE: 0011
                6590 i =           2
Current STATE: 0011
                6600 i =           3
Current STATE: 0011
                6610 i =           4
Current STATE: 0011
                6620 i =           5
Current STATE: 0011
                6630 i =           6
Current STATE: 0011
                6640 i =           7
Current STATE: 0011
                6650 i =           8
Current STATE: 0011
                6660 i =           9
Current STATE: 0011
                6670 i =          10
Current STATE: 0011
                6680 i =          11
Current STATE: 0011
                6690 i =          12
Current STATE: 0011
                6700 i =          13
                6710  Test
Current STATE: 0011
                6710 i =           0
Current STATE: 0011
                6720 i =           1
Current STATE: 0011
                6730 i =           2
Current STATE: 0011
                6740 i =           3
Current STATE: 0011
                6750 i =           4
Current STATE: 0011
                6760 i =           5
Current STATE: 0011
                6770 i =           6
Current STATE: 0011
                6780 i =           7
Current STATE: 0011
                6790 i =           8
Current STATE: 0011
                6800 i =           9
Current STATE: 0011
                6810 i =          10
Current STATE: 0011
                6820 i =          11
Current STATE: 0011
                6830 i =          12
Current STATE: 0011
                6840 i =          13
Current STATE: 0011
                6850 i =          14
Current STATE: 0011
                6860 i =          15
Current STATE: 0011
                6870 i =          16
Current STATE: 0011
                6880 i =          17
Current STATE: 0011
                6890 i =          18
Current STATE: 0011
                6900 i =          19
Current STATE: 0011
                6910 i =          20
Current STATE: 0011
                6920 i =          21
Current STATE: 0011
                6930 i =          22
Current STATE: 0011
                6940 i =          23
Current STATE: 0011
                6950 i =          24
Current STATE: 0011
                6960 i =          25
Current STATE: 0011
                6970 i =          26
Current STATE: 0011
                6980 i =          27
Current STATE: 0011
                6990 i =          28
Current STATE: 0011
                7000 i =          29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7392.391 ; gain = 5.004 ; free physical = 43323 ; free virtual = 55008
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7000
Current STATE: xxxx
JTAG_DONE:z 
Fetch_EN:x 
Current STATE: 0001
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start jtag=======
=======jtag done=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start spi_load=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Fetch_EN:1 
=======SPI_load done.=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0011
                5600 i =           0
Current STATE: 0011
                5610 i =           1
Current STATE: 0011
                5620 i =           2
Current STATE: 0011
                5630 i =           3
Current STATE: 0011
                5640 i =           4
Current STATE: 0011
                5650 i =           5
Current STATE: 0011
                5660 i =           6
Current STATE: 0011
                5670 i =           7
Current STATE: 0011
                5680 i =           8
Current STATE: 0011
                5690 i =           9
Current STATE: 0011
                5700 i =          10
Current STATE: 0011
                5710 i =          11
Current STATE: 0011
                5720 i =          12
Current STATE: 0011
                5730 i =          13
Current STATE: 0011
                5740 i =          14
Current STATE: 0011
                5750 i =          15
Current STATE: 0011
                5760 i =          16
Current STATE: 0011
                5770 i =          17
Current STATE: 0011
                5780 i =          18
Current STATE: 0011
                5790 i =          19
Current STATE: 0011
                5800 i =          20
Current STATE: 0011
                5810 i =          21
Current STATE: 0011
                5820 i =          22
Current STATE: 0011
                5830 i =          23
Current STATE: 0011
                5840 i =          24
Current STATE: 0011
                5850 i =          25
Current STATE: 0011
                5860 i =          26
Current STATE: 0011
                5870 i =          27
Current STATE: 0011
                5880 i =          28
Current STATE: 0011
                5890 i =          29
Current STATE: 0011
                5900 i =          30
                5900 k =           0
Current STATE: 0011
                5910 i =          31
Current STATE: 0011
                5920 i =           0
Current STATE: 0011
                5930 i =           1
Current STATE: 0011
                5940 i =           2
Current STATE: 0011
                5950 i =           3
Current STATE: 0011
                5960 i =           4
Current STATE: 0011
                5970 i =           5
Current STATE: 0011
                5980 i =           6
Current STATE: 0011
                5990 i =           7
Current STATE: 0011
                6000 i =           8
Current STATE: 0011
                6010 i =           9
Current STATE: 0011
                6020 i =          10
Current STATE: 0011
                6030 i =          11
Current STATE: 0011
                6040 i =          12
Current STATE: 0011
                6050 i =          13
Current STATE: 0011
                6060 i =          14
Current STATE: 0011
                6070 i =          15
Current STATE: 0011
                6080 i =          16
Current STATE: 0011
                6090 i =          17
Current STATE: 0011
                6100 i =          18
Current STATE: 0011
                6110 i =          19
Current STATE: 0011
                6120 i =          20
Current STATE: 0011
                6130 i =          21
Current STATE: 0011
                6140 i =          22
Current STATE: 0011
                6150 i =          23
Current STATE: 0011
                6160 i =          24
Current STATE: 0011
                6170 i =          25
Current STATE: 0011
                6180 i =          26
Current STATE: 0011
                6190 i =          27
Current STATE: 0011
                6200 i =          28
Current STATE: 0011
                6210 i =          29
Current STATE: 0011
                6220 i =          30
                6220 k =           1
Current STATE: 0011
                6230 i =          31
Current STATE: 0011
                6240 i =           0
Current STATE: 0011
                6250 i =           1
Current STATE: 0011
                6260 i =           2
Current STATE: 0011
                6270 i =           3
Current STATE: 0011
                6280 i =           4
Current STATE: 0011
                6290 i =           5
Current STATE: 0011
                6300 i =           6
Current STATE: 0011
                6310 i =           7
Current STATE: 0011
                6320 i =           8
Current STATE: 0011
                6330 i =           9
Current STATE: 0011
                6340 i =          10
Current STATE: 0011
                6350 i =          11
Current STATE: 0011
                6360 i =          12
Current STATE: 0011
                6370 i =          13
Current STATE: 0011
                6380 i =          14
Current STATE: 0011
                6390 i =          15
Current STATE: 0011
                6400 i =          16
Current STATE: 0011
                6410 i =          17
Current STATE: 0011
                6420 i =          18
Current STATE: 0011
                6430 i =          19
Current STATE: 0011
                6440 i =          20
Current STATE: 0011
                6450 i =          21
Current STATE: 0011
                6460 i =          22
Current STATE: 0011
                6470 i =          23
Current STATE: 0011
                6480 i =          24
Current STATE: 0011
                6490 i =          25
Current STATE: 0011
                6500 i =          26
Current STATE: 0011
                6510 i =          27
Current STATE: 0011
                6520 i =          28
Current STATE: 0011
                6530 i =          29
Current STATE: 0011
                6540 i =          30
                6540 k =           2
Current STATE: 0011
                6550 i =          31
Current STATE: 0011
                6560 i =           0
Current STATE: 0011
                6570 i =           1
Current STATE: 0011
                6580 i =           2
Current STATE: 0011
                6590 i =           3
Current STATE: 0011
                6600 i =           4
Current STATE: 0011
                6610 i =           5
Current STATE: 0011
                6620 i =           6
Current STATE: 0011
                6630 i =           7
Current STATE: 0011
                6640 i =           8
Current STATE: 0011
                6650 i =           9
Current STATE: 0011
                6660 i =          10
Current STATE: 0011
                6670 i =          11
Current STATE: 0011
                6680 i =          12
Current STATE: 0011
                6690 i =          13
Current STATE: 0011
                6700 i =          14
                6710  Test
Current STATE: 0011
                6710 i =           0
Current STATE: 0011
                6720 i =           1
Current STATE: 0011
                6730 i =           2
Current STATE: 0011
                6740 i =           3
Current STATE: 0011
                6750 i =           4
Current STATE: 0011
                6760 i =           5
Current STATE: 0011
                6770 i =           6
Current STATE: 0011
                6780 i =           7
Current STATE: 0011
                6790 i =           8
Current STATE: 0011
                6800 i =           9
Current STATE: 0011
                6810 i =          10
Current STATE: 0011
                6820 i =          11
Current STATE: 0011
                6830 i =          12
Current STATE: 0011
                6840 i =          13
Current STATE: 0011
                6850 i =          14
Current STATE: 0011
                6860 i =          15
Current STATE: 0011
                6870 i =          16
Current STATE: 0011
                6880 i =          17
Current STATE: 0011
                6890 i =          18
Current STATE: 0011
                6900 i =          19
Current STATE: 0011
                6910 i =          20
Current STATE: 0011
                6920 i =          21
Current STATE: 0011
                6930 i =          22
Current STATE: 0011
                6940 i =          23
Current STATE: 0011
                6950 i =          24
Current STATE: 0011
                6960 i =          25
Current STATE: 0011
                6970 i =          26
Current STATE: 0011
                6980 i =          27
Current STATE: 0011
                6990 i =          28
Current STATE: 0011
                7000 i =          29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 26 11:14:33 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7000
Current STATE: xxxx
JTAG_DONE:z 
Fetch_EN:x 
Current STATE: 0001
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start jtag=======
=======jtag done=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start spi_load=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Fetch_EN:1 
=======SPI_load done.=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0011
                5600 i =           0
Current STATE: 0011
                5610 i =           1
Current STATE: 0011
                5620 i =           2
Current STATE: 0011
                5630 i =           3
Current STATE: 0011
                5640 i =           4
Current STATE: 0011
                5650 i =           5
Current STATE: 0011
                5660 i =           6
Current STATE: 0011
                5670 i =           7
Current STATE: 0011
                5680 i =           8
Current STATE: 0011
                5690 i =           9
Current STATE: 0011
                5700 i =          10
Current STATE: 0011
                5710 i =          11
Current STATE: 0011
                5720 i =          12
Current STATE: 0011
                5730 i =          13
Current STATE: 0011
                5740 i =          14
Current STATE: 0011
                5750 i =          15
Current STATE: 0011
                5760 i =          16
Current STATE: 0011
                5770 i =          17
Current STATE: 0011
                5780 i =          18
Current STATE: 0011
                5790 i =          19
Current STATE: 0011
                5800 i =          20
Current STATE: 0011
                5810 i =          21
Current STATE: 0011
                5820 i =          22
Current STATE: 0011
                5830 i =          23
Current STATE: 0011
                5840 i =          24
Current STATE: 0011
                5850 i =          25
Current STATE: 0011
                5860 i =          26
Current STATE: 0011
                5870 i =          27
Current STATE: 0011
                5880 i =          28
Current STATE: 0011
                5890 i =          29
Current STATE: 0011
                5900 i =          30
                5900 k =           0
Current STATE: 0011
                5910 i =          31
Current STATE: 0011
                5920 i =           0
Current STATE: 0011
                5930 i =           1
Current STATE: 0011
                5940 i =           2
Current STATE: 0011
                5950 i =           3
Current STATE: 0011
                5960 i =           4
Current STATE: 0011
                5970 i =           5
Current STATE: 0011
                5980 i =           6
Current STATE: 0011
                5990 i =           7
Current STATE: 0011
                6000 i =           8
Current STATE: 0011
                6010 i =           9
Current STATE: 0011
                6020 i =          10
Current STATE: 0011
                6030 i =          11
Current STATE: 0011
                6040 i =          12
Current STATE: 0011
                6050 i =          13
Current STATE: 0011
                6060 i =          14
Current STATE: 0011
                6070 i =          15
Current STATE: 0011
                6080 i =          16
Current STATE: 0011
                6090 i =          17
Current STATE: 0011
                6100 i =          18
Current STATE: 0011
                6110 i =          19
Current STATE: 0011
                6120 i =          20
Current STATE: 0011
                6130 i =          21
Current STATE: 0011
                6140 i =          22
Current STATE: 0011
                6150 i =          23
Current STATE: 0011
                6160 i =          24
Current STATE: 0011
                6170 i =          25
Current STATE: 0011
                6180 i =          26
Current STATE: 0011
                6190 i =          27
Current STATE: 0011
                6200 i =          28
Current STATE: 0011
                6210 i =          29
Current STATE: 0011
                6220 i =          30
                6220 k =           1
Current STATE: 0011
                6230 i =          31
Current STATE: 0011
                6240 i =           0
Current STATE: 0011
                6250 i =           1
Current STATE: 0011
                6260 i =           2
Current STATE: 0011
                6270 i =           3
Current STATE: 0011
                6280 i =           4
Current STATE: 0011
                6290 i =           5
Current STATE: 0011
                6300 i =           6
Current STATE: 0011
                6310 i =           7
Current STATE: 0011
                6320 i =           8
Current STATE: 0011
                6330 i =           9
Current STATE: 0011
                6340 i =          10
Current STATE: 0011
                6350 i =          11
Current STATE: 0011
                6360 i =          12
Current STATE: 0011
                6370 i =          13
Current STATE: 0011
                6380 i =          14
Current STATE: 0011
                6390 i =          15
Current STATE: 0011
                6400 i =          16
Current STATE: 0011
                6410 i =          17
Current STATE: 0011
                6420 i =          18
Current STATE: 0011
                6430 i =          19
Current STATE: 0011
                6440 i =          20
Current STATE: 0011
                6450 i =          21
Current STATE: 0011
                6460 i =          22
Current STATE: 0011
                6470 i =          23
Current STATE: 0011
                6480 i =          24
Current STATE: 0011
                6490 i =          25
Current STATE: 0011
                6500 i =          26
Current STATE: 0011
                6510 i =          27
Current STATE: 0011
                6520 i =          28
Current STATE: 0011
                6530 i =          29
Current STATE: 0011
                6540 i =          30
                6540 k =           2
Current STATE: 0011
                6550 i =          31
Current STATE: 0011
                6560 i =           0
Current STATE: 0011
                6570 i =           1
Current STATE: 0011
                6580 i =           2
Current STATE: 0011
                6590 i =           3
Current STATE: 0011
                6600 i =           4
Current STATE: 0011
                6610 i =           5
Current STATE: 0011
                6620 i =           6
Current STATE: 0011
                6630 i =           7
Current STATE: 0011
                6640 i =           8
Current STATE: 0011
                6650 i =           9
Current STATE: 0011
                6660 i =          10
Current STATE: 0011
                6670 i =          11
Current STATE: 0011
                6680 i =          12
Current STATE: 0011
                6690 i =          13
Current STATE: 0011
                6700 i =          14
Current STATE: 0011
                6710 i =          15
Current STATE: 0011
                6720 i =          16
Current STATE: 0011
                6730 i =          17
Current STATE: 0011
                6740 i =          18
Current STATE: 0011
                6750 i =          19
Current STATE: 0011
                6760 i =          20
Current STATE: 0011
                6770 i =          21
Current STATE: 0011
                6780 i =          22
Current STATE: 0011
                6790 i =          23
Current STATE: 0011
                6800 i =          24
Current STATE: 0011
                6810 i =          25
Current STATE: 0011
                6820 i =          26
Current STATE: 0011
                6830 i =          27
Current STATE: 0011
                6840 i =          28
Current STATE: 0011
                6850 i =          29
Current STATE: 0011
                6860 i =          30
                6860 k =           3
Current STATE: 0011
                6870 i =          31
Current STATE: 0011
                6880 i =           0
Current STATE: 0011
                6890 i =           1
Current STATE: 0011
                6900 i =           2
Current STATE: 0011
                6910 i =           3
Current STATE: 0011
                6920 i =           4
Current STATE: 0011
                6930 i =           5
Current STATE: 0011
                6940 i =           6
Current STATE: 0011
                6950 i =           7
Current STATE: 0011
                6960 i =           8
Current STATE: 0011
                6970 i =           9
Current STATE: 0011
                6980 i =          10
Current STATE: 0011
                6990 i =          11
Current STATE: 0011
                7000 i =          12
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7410.398 ; gain = 0.000 ; free physical = 42662 ; free virtual = 54583
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {7500} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
Current STATE: xxxx
JTAG_DONE:z 
Fetch_EN:x 
Current STATE: 0001
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start jtag=======
=======jtag done=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start spi_load=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Fetch_EN:1 
=======SPI_load done.=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0011
                5600 i =           0
Current STATE: 0011
                5610 i =           1
Current STATE: 0011
                5620 i =           2
Current STATE: 0011
                5630 i =           3
Current STATE: 0011
                5640 i =           4
Current STATE: 0011
                5650 i =           5
Current STATE: 0011
                5660 i =           6
Current STATE: 0011
                5670 i =           7
Current STATE: 0011
                5680 i =           8
Current STATE: 0011
                5690 i =           9
Current STATE: 0011
                5700 i =          10
Current STATE: 0011
                5710 i =          11
Current STATE: 0011
                5720 i =          12
Current STATE: 0011
                5730 i =          13
Current STATE: 0011
                5740 i =          14
Current STATE: 0011
                5750 i =          15
Current STATE: 0011
                5760 i =          16
Current STATE: 0011
                5770 i =          17
Current STATE: 0011
                5780 i =          18
Current STATE: 0011
                5790 i =          19
Current STATE: 0011
                5800 i =          20
Current STATE: 0011
                5810 i =          21
Current STATE: 0011
                5820 i =          22
Current STATE: 0011
                5830 i =          23
Current STATE: 0011
                5840 i =          24
Current STATE: 0011
                5850 i =          25
Current STATE: 0011
                5860 i =          26
Current STATE: 0011
                5870 i =          27
Current STATE: 0011
                5880 i =          28
Current STATE: 0011
                5890 i =          29
Current STATE: 0011
                5900 i =          30
                5900 k =           0
Current STATE: 0011
                5910 i =          31
Current STATE: 0011
                5920 i =           0
Current STATE: 0011
                5930 i =           1
Current STATE: 0011
                5940 i =           2
Current STATE: 0011
                5950 i =           3
Current STATE: 0011
                5960 i =           4
Current STATE: 0011
                5970 i =           5
Current STATE: 0011
                5980 i =           6
Current STATE: 0011
                5990 i =           7
Current STATE: 0011
                6000 i =           8
Current STATE: 0011
                6010 i =           9
Current STATE: 0011
                6020 i =          10
Current STATE: 0011
                6030 i =          11
Current STATE: 0011
                6040 i =          12
Current STATE: 0011
                6050 i =          13
Current STATE: 0011
                6060 i =          14
Current STATE: 0011
                6070 i =          15
Current STATE: 0011
                6080 i =          16
Current STATE: 0011
                6090 i =          17
Current STATE: 0011
                6100 i =          18
Current STATE: 0011
                6110 i =          19
Current STATE: 0011
                6120 i =          20
Current STATE: 0011
                6130 i =          21
Current STATE: 0011
                6140 i =          22
Current STATE: 0011
                6150 i =          23
Current STATE: 0011
                6160 i =          24
Current STATE: 0011
                6170 i =          25
Current STATE: 0011
                6180 i =          26
Current STATE: 0011
                6190 i =          27
Current STATE: 0011
                6200 i =          28
Current STATE: 0011
                6210 i =          29
Current STATE: 0011
                6220 i =          30
                6220 k =           1
Current STATE: 0011
                6230 i =          31
Current STATE: 0011
                6240 i =           0
Current STATE: 0011
                6250 i =           1
Current STATE: 0011
                6260 i =           2
Current STATE: 0011
                6270 i =           3
Current STATE: 0011
                6280 i =           4
Current STATE: 0011
                6290 i =           5
Current STATE: 0011
                6300 i =           6
Current STATE: 0011
                6310 i =           7
Current STATE: 0011
                6320 i =           8
Current STATE: 0011
                6330 i =           9
Current STATE: 0011
                6340 i =          10
Current STATE: 0011
                6350 i =          11
Current STATE: 0011
                6360 i =          12
Current STATE: 0011
                6370 i =          13
Current STATE: 0011
                6380 i =          14
Current STATE: 0011
                6390 i =          15
Current STATE: 0011
                6400 i =          16
Current STATE: 0011
                6410 i =          17
Current STATE: 0011
                6420 i =          18
Current STATE: 0011
                6430 i =          19
Current STATE: 0011
                6440 i =          20
Current STATE: 0011
                6450 i =          21
Current STATE: 0011
                6460 i =          22
Current STATE: 0011
                6470 i =          23
Current STATE: 0011
                6480 i =          24
Current STATE: 0011
                6490 i =          25
Current STATE: 0011
                6500 i =          26
Current STATE: 0011
                6510 i =          27
Current STATE: 0011
                6520 i =          28
Current STATE: 0011
                6530 i =          29
Current STATE: 0011
                6540 i =          30
                6540 k =           2
Current STATE: 0011
                6550 i =          31
Current STATE: 0011
                6560 i =           0
Current STATE: 0011
                6570 i =           1
Current STATE: 0011
                6580 i =           2
Current STATE: 0011
                6590 i =           3
Current STATE: 0011
                6600 i =           4
Current STATE: 0011
                6610 i =           5
Current STATE: 0011
                6620 i =           6
Current STATE: 0011
                6630 i =           7
Current STATE: 0011
                6640 i =           8
Current STATE: 0011
                6650 i =           9
Current STATE: 0011
                6660 i =          10
Current STATE: 0011
                6670 i =          11
Current STATE: 0011
                6680 i =          12
Current STATE: 0011
                6690 i =          13
Current STATE: 0011
                6700 i =          14
Current STATE: 0011
                6710 i =          15
Current STATE: 0011
                6720 i =          16
Current STATE: 0011
                6730 i =          17
Current STATE: 0011
                6740 i =          18
Current STATE: 0011
                6750 i =          19
Current STATE: 0011
                6760 i =          20
Current STATE: 0011
                6770 i =          21
Current STATE: 0011
                6780 i =          22
Current STATE: 0011
                6790 i =          23
Current STATE: 0011
                6800 i =          24
Current STATE: 0011
                6810 i =          25
Current STATE: 0011
                6820 i =          26
Current STATE: 0011
                6830 i =          27
Current STATE: 0011
                6840 i =          28
Current STATE: 0011
                6850 i =          29
Current STATE: 0011
                6860 i =          30
                6860 k =           3
Current STATE: 0011
                6870 i =          31
Current STATE: 0011
                6880 i =           0
Current STATE: 0011
                6890 i =           1
Current STATE: 0011
                6900 i =           2
Current STATE: 0011
                6910 i =           3
Current STATE: 0011
                6920 i =           4
Current STATE: 0011
                6930 i =           5
Current STATE: 0011
                6940 i =           6
Current STATE: 0011
                6950 i =           7
Current STATE: 0011
                6960 i =           8
Current STATE: 0011
                6970 i =           9
Current STATE: 0011
                6980 i =          10
Current STATE: 0011
                6990 i =          11
Current STATE: 0011
                7000 i =          12
Current STATE: 0011
                7010 i =          13
Current STATE: 0011
                7020 i =          14
                7030  Test
Current STATE: 0011
                7030 i =           0
Current STATE: 0011
                7040 i =           1
Current STATE: 0011
                7050 i =           2
Current STATE: 0011
                7060 i =           3
Current STATE: 0011
                7070 i =           4
Current STATE: 0011
                7080 i =           5
Current STATE: 0011
                7090 i =           6
Current STATE: 0011
                7100 i =           7
Current STATE: 0011
                7110 i =           8
Current STATE: 0011
                7120 i =           9
Current STATE: 0011
                7130 i =          10
Current STATE: 0011
                7140 i =          11
Current STATE: 0011
                7150 i =          12
Current STATE: 0011
                7160 i =          13
Current STATE: 0011
                7170 i =          14
Current STATE: 0011
                7180 i =          15
Current STATE: 0011
                7190 i =          16
Current STATE: 0011
                7200 i =          17
Current STATE: 0011
                7210 i =          18
Current STATE: 0011
                7220 i =          19
Current STATE: 0011
                7230 i =          20
Current STATE: 0011
                7240 i =          21
Current STATE: 0011
                7250 i =          22
Current STATE: 0011
                7260 i =          23
Current STATE: 0011
                7270 i =          24
Current STATE: 0011
                7280 i =          25
Current STATE: 0011
                7290 i =          26
Current STATE: 0011
                7300 i =          27
Current STATE: 0011
                7310 i =          28
Current STATE: 0011
                7320 i =          29
Current STATE: 0011
                7330 i =          30
                7330 k =           4
Current STATE: 0011
                7340 i =          31
Current STATE: 0011
                7350 i =           0
Current STATE: 0011
                7360 i =           1
Current STATE: 0011
                7370 i =           2
Current STATE: 0011
                7380 i =           3
Current STATE: 0011
                7390 i =           4
Current STATE: 0011
                7400 i =           5
Current STATE: 0011
                7410 i =           6
Current STATE: 0011
                7420 i =           7
Current STATE: 0011
                7430 i =           8
Current STATE: 0011
                7440 i =           9
Current STATE: 0011
                7450 i =          10
Current STATE: 0011
                7460 i =          11
Current STATE: 0011
                7470 i =          12
Current STATE: 0011
                7480 i =          13
Current STATE: 0011
                7490 i =          14
Current STATE: 0011
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
Current STATE: xxxx
JTAG_DONE:z 
Fetch_EN:x 
Current STATE: 0001
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start jtag=======
=======jtag done=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start spi_load=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Fetch_EN:1 
=======SPI_load done.=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
en_Char = 0, en_idx = 0
Current STATE: 0011
                5600 i =           0
Current STATE: 0011
                5610 i =           1
Current STATE: 0011
                5620 i =           2
Current STATE: 0011
                5630 i =           3
Current STATE: 0011
                5640 i =           4
Current STATE: 0011
                5650 i =           5
Current STATE: 0011
                5660 i =           6
Current STATE: 0011
                5670 i =           7
Current STATE: 0011
                5680 i =           8
Current STATE: 0011
                5690 i =           9
Current STATE: 0011
                5700 i =          10
Current STATE: 0011
                5710 i =          11
Current STATE: 0011
                5720 i =          12
Current STATE: 0011
                5730 i =          13
Current STATE: 0011
                5740 i =          14
Current STATE: 0011
                5750 i =          15
Current STATE: 0011
                5760 i =          16
Current STATE: 0011
                5770 i =          17
Current STATE: 0011
                5780 i =          18
Current STATE: 0011
                5790 i =          19
Current STATE: 0011
                5800 i =          20
Current STATE: 0011
                5810 i =          21
Current STATE: 0011
                5820 i =          22
Current STATE: 0011
                5830 i =          23
Current STATE: 0011
                5840 i =          24
Current STATE: 0011
                5850 i =          25
Current STATE: 0011
                5860 i =          26
Current STATE: 0011
                5870 i =          27
Current STATE: 0011
                5880 i =          28
Current STATE: 0011
                5890 i =          29
Current STATE: 0011
                5900 i =          30
                5900 k =           0
Current STATE: 0011
                5910 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                5920 i =           0
Current STATE: 0011
                5930 i =           1
Current STATE: 0011
                5940 i =           2
Current STATE: 0011
                5950 i =           3
Current STATE: 0011
                5960 i =           4
Current STATE: 0011
                5970 i =           5
Current STATE: 0011
                5980 i =           6
Current STATE: 0011
                5990 i =           7
Current STATE: 0011
                6000 i =           8
Current STATE: 0011
                6010 i =           9
Current STATE: 0011
                6020 i =          10
Current STATE: 0011
                6030 i =          11
Current STATE: 0011
                6040 i =          12
Current STATE: 0011
                6050 i =          13
Current STATE: 0011
                6060 i =          14
Current STATE: 0011
                6070 i =          15
Current STATE: 0011
                6080 i =          16
Current STATE: 0011
                6090 i =          17
Current STATE: 0011
                6100 i =          18
Current STATE: 0011
                6110 i =          19
Current STATE: 0011
                6120 i =          20
Current STATE: 0011
                6130 i =          21
Current STATE: 0011
                6140 i =          22
Current STATE: 0011
                6150 i =          23
Current STATE: 0011
                6160 i =          24
Current STATE: 0011
                6170 i =          25
Current STATE: 0011
                6180 i =          26
Current STATE: 0011
                6190 i =          27
Current STATE: 0011
                6200 i =          28
Current STATE: 0011
                6210 i =          29
Current STATE: 0011
                6220 i =          30
                6220 k =           1
Current STATE: 0011
                6230 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                6240 i =           0
Current STATE: 0011
                6250 i =           1
Current STATE: 0011
                6260 i =           2
Current STATE: 0011
                6270 i =           3
Current STATE: 0011
                6280 i =           4
Current STATE: 0011
                6290 i =           5
Current STATE: 0011
                6300 i =           6
Current STATE: 0011
                6310 i =           7
Current STATE: 0011
                6320 i =           8
Current STATE: 0011
                6330 i =           9
Current STATE: 0011
                6340 i =          10
Current STATE: 0011
                6350 i =          11
Current STATE: 0011
                6360 i =          12
Current STATE: 0011
                6370 i =          13
Current STATE: 0011
                6380 i =          14
Current STATE: 0011
                6390 i =          15
Current STATE: 0011
                6400 i =          16
Current STATE: 0011
                6410 i =          17
Current STATE: 0011
                6420 i =          18
Current STATE: 0011
                6430 i =          19
Current STATE: 0011
                6440 i =          20
Current STATE: 0011
                6450 i =          21
Current STATE: 0011
                6460 i =          22
Current STATE: 0011
                6470 i =          23
Current STATE: 0011
                6480 i =          24
Current STATE: 0011
                6490 i =          25
Current STATE: 0011
                6500 i =          26
Current STATE: 0011
                6510 i =          27
Current STATE: 0011
                6520 i =          28
Current STATE: 0011
                6530 i =          29
Current STATE: 0011
                6540 i =          30
                6540 k =           2
Current STATE: 0011
                6550 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                6560 i =           0
Current STATE: 0011
                6570 i =           1
Current STATE: 0011
                6580 i =           2
Current STATE: 0011
                6590 i =           3
Current STATE: 0011
                6600 i =           4
Current STATE: 0011
                6610 i =           5
Current STATE: 0011
                6620 i =           6
Current STATE: 0011
                6630 i =           7
Current STATE: 0011
                6640 i =           8
Current STATE: 0011
                6650 i =           9
Current STATE: 0011
                6660 i =          10
Current STATE: 0011
                6670 i =          11
Current STATE: 0011
                6680 i =          12
Current STATE: 0011
                6690 i =          13
Current STATE: 0011
                6700 i =          14
                6710  Test
en_Char = 0, en_idx = 0
Current STATE: 0011
                6710 i =           0
Current STATE: 0011
                6720 i =           1
Current STATE: 0011
                6730 i =           2
Current STATE: 0011
                6740 i =           3
Current STATE: 0011
                6750 i =           4
Current STATE: 0011
                6760 i =           5
Current STATE: 0011
                6770 i =           6
Current STATE: 0011
                6780 i =           7
Current STATE: 0011
                6790 i =           8
Current STATE: 0011
                6800 i =           9
Current STATE: 0011
                6810 i =          10
Current STATE: 0011
                6820 i =          11
Current STATE: 0011
                6830 i =          12
Current STATE: 0011
                6840 i =          13
Current STATE: 0011
                6850 i =          14
Current STATE: 0011
                6860 i =          15
Current STATE: 0011
                6870 i =          16
Current STATE: 0011
                6880 i =          17
Current STATE: 0011
                6890 i =          18
Current STATE: 0011
                6900 i =          19
Current STATE: 0011
                6910 i =          20
Current STATE: 0011
                6920 i =          21
Current STATE: 0011
                6930 i =          22
Current STATE: 0011
                6940 i =          23
Current STATE: 0011
                6950 i =          24
Current STATE: 0011
                6960 i =          25
Current STATE: 0011
                6970 i =          26
Current STATE: 0011
                6980 i =          27
Current STATE: 0011
                6990 i =          28
Current STATE: 0011
                7000 i =          29
Current STATE: 0011
                7010 i =          30
                7010 k =           3
Current STATE: 0011
                7020 i =          31
en_Char = 0, en_idx = 0
en_Char = 0, en_idx = 0
Current STATE: 0011
                7030 i =           0
Current STATE: 0011
                7040 i =           1
Current STATE: 0011
                7050 i =           2
Current STATE: 0011
                7060 i =           3
Current STATE: 0011
                7070 i =           4
Current STATE: 0011
                7080 i =           5
Current STATE: 0011
                7090 i =           6
Current STATE: 0011
                7100 i =           7
Current STATE: 0011
                7110 i =           8
Current STATE: 0011
                7120 i =           9
Current STATE: 0011
                7130 i =          10
Current STATE: 0011
                7140 i =          11
Current STATE: 0011
                7150 i =          12
Current STATE: 0011
                7160 i =          13
Current STATE: 0011
                7170 i =          14
Current STATE: 0011
                7180 i =          15
Current STATE: 0011
                7190 i =          16
Current STATE: 0011
                7200 i =          17
Current STATE: 0011
                7210 i =          18
Current STATE: 0011
                7220 i =          19
Current STATE: 0011
                7230 i =          20
Current STATE: 0011
                7240 i =          21
Current STATE: 0011
                7250 i =          22
Current STATE: 0011
                7260 i =          23
Current STATE: 0011
                7270 i =          24
Current STATE: 0011
                7280 i =          25
Current STATE: 0011
                7290 i =          26
Current STATE: 0011
                7300 i =          27
Current STATE: 0011
                7310 i =          28
Current STATE: 0011
                7320 i =          29
Current STATE: 0011
                7330 i =          30
                7330 k =           4
Current STATE: 0011
                7340 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                7350 i =           0
Current STATE: 0011
                7360 i =           1
Current STATE: 0011
                7370 i =           2
Current STATE: 0011
                7380 i =           3
Current STATE: 0011
                7390 i =           4
Current STATE: 0011
                7400 i =           5
Current STATE: 0011
                7410 i =           6
Current STATE: 0011
                7420 i =           7
Current STATE: 0011
                7430 i =           8
Current STATE: 0011
                7440 i =           9
Current STATE: 0011
                7450 i =          10
Current STATE: 0011
                7460 i =          11
Current STATE: 0011
                7470 i =          12
Current STATE: 0011
                7480 i =          13
Current STATE: 0011
                7490 i =          14
Current STATE: 0011
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
Current STATE: xxxx
JTAG_DONE:z 
Fetch_EN:x 
Current STATE: 0001
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start jtag=======
=======jtag done=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start spi_load=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Fetch_EN:1 
=======SPI_load done.=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
en_Char = 0, en_idx = 0
Current STATE: 0011
                5600 i =           0
Current STATE: 0011
                5610 i =           1
Current STATE: 0011
                5620 i =           2
Current STATE: 0011
                5630 i =           3
Current STATE: 0011
                5640 i =           4
Current STATE: 0011
                5650 i =           5
Current STATE: 0011
                5660 i =           6
Current STATE: 0011
                5670 i =           7
Current STATE: 0011
                5680 i =           8
Current STATE: 0011
                5690 i =           9
Current STATE: 0011
                5700 i =          10
Current STATE: 0011
                5710 i =          11
Current STATE: 0011
                5720 i =          12
Current STATE: 0011
                5730 i =          13
Current STATE: 0011
                5740 i =          14
Current STATE: 0011
                5750 i =          15
Current STATE: 0011
                5760 i =          16
Current STATE: 0011
                5770 i =          17
Current STATE: 0011
                5780 i =          18
Current STATE: 0011
                5790 i =          19
Current STATE: 0011
                5800 i =          20
Current STATE: 0011
                5810 i =          21
Current STATE: 0011
                5820 i =          22
Current STATE: 0011
                5830 i =          23
Current STATE: 0011
                5840 i =          24
Current STATE: 0011
                5850 i =          25
Current STATE: 0011
                5860 i =          26
Current STATE: 0011
                5870 i =          27
Current STATE: 0011
                5880 i =          28
Current STATE: 0011
                5890 i =          29
Current STATE: 0011
                5900 i =          30
                5900 k =           0
en_Char = 0, en_idx = 1
Current STATE: 0011
                5910 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                5920 i =           0
Current STATE: 0011
                5930 i =           1
Current STATE: 0011
                5940 i =           2
Current STATE: 0011
                5950 i =           3
Current STATE: 0011
                5960 i =           4
Current STATE: 0011
                5970 i =           5
Current STATE: 0011
                5980 i =           6
Current STATE: 0011
                5990 i =           7
Current STATE: 0011
                6000 i =           8
Current STATE: 0011
                6010 i =           9
Current STATE: 0011
                6020 i =          10
Current STATE: 0011
                6030 i =          11
Current STATE: 0011
                6040 i =          12
Current STATE: 0011
                6050 i =          13
Current STATE: 0011
                6060 i =          14
Current STATE: 0011
                6070 i =          15
Current STATE: 0011
                6080 i =          16
Current STATE: 0011
                6090 i =          17
Current STATE: 0011
                6100 i =          18
Current STATE: 0011
                6110 i =          19
Current STATE: 0011
                6120 i =          20
Current STATE: 0011
                6130 i =          21
Current STATE: 0011
                6140 i =          22
Current STATE: 0011
                6150 i =          23
Current STATE: 0011
                6160 i =          24
Current STATE: 0011
                6170 i =          25
Current STATE: 0011
                6180 i =          26
Current STATE: 0011
                6190 i =          27
Current STATE: 0011
                6200 i =          28
Current STATE: 0011
                6210 i =          29
Current STATE: 0011
                6220 i =          30
                6220 k =           1
en_Char = 0, en_idx = 1
Current STATE: 0011
                6230 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                6240 i =           0
Current STATE: 0011
                6250 i =           1
Current STATE: 0011
                6260 i =           2
Current STATE: 0011
                6270 i =           3
Current STATE: 0011
                6280 i =           4
Current STATE: 0011
                6290 i =           5
Current STATE: 0011
                6300 i =           6
Current STATE: 0011
                6310 i =           7
Current STATE: 0011
                6320 i =           8
Current STATE: 0011
                6330 i =           9
Current STATE: 0011
                6340 i =          10
Current STATE: 0011
                6350 i =          11
Current STATE: 0011
                6360 i =          12
Current STATE: 0011
                6370 i =          13
Current STATE: 0011
                6380 i =          14
Current STATE: 0011
                6390 i =          15
Current STATE: 0011
                6400 i =          16
Current STATE: 0011
                6410 i =          17
Current STATE: 0011
                6420 i =          18
Current STATE: 0011
                6430 i =          19
Current STATE: 0011
                6440 i =          20
Current STATE: 0011
                6450 i =          21
Current STATE: 0011
                6460 i =          22
Current STATE: 0011
                6470 i =          23
Current STATE: 0011
                6480 i =          24
Current STATE: 0011
                6490 i =          25
Current STATE: 0011
                6500 i =          26
Current STATE: 0011
                6510 i =          27
Current STATE: 0011
                6520 i =          28
Current STATE: 0011
                6530 i =          29
Current STATE: 0011
                6540 i =          30
                6540 k =           2
en_Char = 0, en_idx = 1
Current STATE: 0011
                6550 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                6560 i =           0
Current STATE: 0011
                6570 i =           1
Current STATE: 0011
                6580 i =           2
Current STATE: 0011
                6590 i =           3
Current STATE: 0011
                6600 i =           4
Current STATE: 0011
                6610 i =           5
Current STATE: 0011
                6620 i =           6
Current STATE: 0011
                6630 i =           7
Current STATE: 0011
                6640 i =           8
Current STATE: 0011
                6650 i =           9
Current STATE: 0011
                6660 i =          10
Current STATE: 0011
                6670 i =          11
Current STATE: 0011
                6680 i =          12
Current STATE: 0011
                6690 i =          13
Current STATE: 0011
                6700 i =          14
                6710  Test
en_Char = 0, en_idx = 0
Current STATE: 0011
                6710 i =           0
Current STATE: 0011
                6720 i =           1
Current STATE: 0011
                6730 i =           2
Current STATE: 0011
                6740 i =           3
Current STATE: 0011
                6750 i =           4
Current STATE: 0011
                6760 i =           5
Current STATE: 0011
                6770 i =           6
Current STATE: 0011
                6780 i =           7
Current STATE: 0011
                6790 i =           8
Current STATE: 0011
                6800 i =           9
Current STATE: 0011
                6810 i =          10
Current STATE: 0011
                6820 i =          11
Current STATE: 0011
                6830 i =          12
Current STATE: 0011
                6840 i =          13
Current STATE: 0011
                6850 i =          14
Current STATE: 0011
                6860 i =          15
Current STATE: 0011
                6870 i =          16
Current STATE: 0011
                6880 i =          17
Current STATE: 0011
                6890 i =          18
Current STATE: 0011
                6900 i =          19
Current STATE: 0011
                6910 i =          20
Current STATE: 0011
                6920 i =          21
Current STATE: 0011
                6930 i =          22
Current STATE: 0011
                6940 i =          23
Current STATE: 0011
                6950 i =          24
Current STATE: 0011
                6960 i =          25
Current STATE: 0011
                6970 i =          26
Current STATE: 0011
                6980 i =          27
Current STATE: 0011
                6990 i =          28
Current STATE: 0011
                7000 i =          29
Current STATE: 0011
                7010 i =          30
                7010 k =           3
en_Char = 0, en_idx = 1
Current STATE: 0011
                7020 i =          31
en_Char = 0, en_idx = 0
en_Char = 0, en_idx = 0
Current STATE: 0011
                7030 i =           0
Current STATE: 0011
                7040 i =           1
Current STATE: 0011
                7050 i =           2
Current STATE: 0011
                7060 i =           3
Current STATE: 0011
                7070 i =           4
Current STATE: 0011
                7080 i =           5
Current STATE: 0011
                7090 i =           6
Current STATE: 0011
                7100 i =           7
Current STATE: 0011
                7110 i =           8
Current STATE: 0011
                7120 i =           9
Current STATE: 0011
                7130 i =          10
Current STATE: 0011
                7140 i =          11
Current STATE: 0011
                7150 i =          12
Current STATE: 0011
                7160 i =          13
Current STATE: 0011
                7170 i =          14
Current STATE: 0011
                7180 i =          15
Current STATE: 0011
                7190 i =          16
Current STATE: 0011
                7200 i =          17
Current STATE: 0011
                7210 i =          18
Current STATE: 0011
                7220 i =          19
Current STATE: 0011
                7230 i =          20
Current STATE: 0011
                7240 i =          21
Current STATE: 0011
                7250 i =          22
Current STATE: 0011
                7260 i =          23
Current STATE: 0011
                7270 i =          24
Current STATE: 0011
                7280 i =          25
Current STATE: 0011
                7290 i =          26
Current STATE: 0011
                7300 i =          27
Current STATE: 0011
                7310 i =          28
Current STATE: 0011
                7320 i =          29
Current STATE: 0011
                7330 i =          30
                7330 k =           4
en_Char = 0, en_idx = 1
Current STATE: 0011
                7340 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                7350 i =           0
Current STATE: 0011
                7360 i =           1
Current STATE: 0011
                7370 i =           2
Current STATE: 0011
                7380 i =           3
Current STATE: 0011
                7390 i =           4
Current STATE: 0011
                7400 i =           5
Current STATE: 0011
                7410 i =           6
Current STATE: 0011
                7420 i =           7
Current STATE: 0011
                7430 i =           8
Current STATE: 0011
                7440 i =           9
Current STATE: 0011
                7450 i =          10
Current STATE: 0011
                7460 i =          11
Current STATE: 0011
                7470 i =          12
Current STATE: 0011
                7480 i =          13
Current STATE: 0011
                7490 i =          14
Current STATE: 0011
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
Current STATE: xxxx
JTAG_DONE:z 
Fetch_EN:x 
Current STATE: 0001
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start jtag=======
=======jtag done=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start spi_load=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Fetch_EN:1 
=======SPI_load done.=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
en_Char = 0, en_idx = 0
Current STATE: 0011
                5600 i =           0
Current STATE: 0011
                5610 i =           1
Current STATE: 0011
                5620 i =           2
Current STATE: 0011
                5630 i =           3
Current STATE: 0011
                5640 i =           4
Current STATE: 0011
                5650 i =           5
Current STATE: 0011
                5660 i =           6
Current STATE: 0011
                5670 i =           7
Current STATE: 0011
                5680 i =           8
Current STATE: 0011
                5690 i =           9
Current STATE: 0011
                5700 i =          10
Current STATE: 0011
                5710 i =          11
Current STATE: 0011
                5720 i =          12
Current STATE: 0011
                5730 i =          13
Current STATE: 0011
                5740 i =          14
Current STATE: 0011
                5750 i =          15
Current STATE: 0011
                5760 i =          16
Current STATE: 0011
                5770 i =          17
Current STATE: 0011
                5780 i =          18
Current STATE: 0011
                5790 i =          19
Current STATE: 0011
                5800 i =          20
Current STATE: 0011
                5810 i =          21
Current STATE: 0011
                5820 i =          22
Current STATE: 0011
                5830 i =          23
Current STATE: 0011
                5840 i =          24
Current STATE: 0011
                5850 i =          25
Current STATE: 0011
                5860 i =          26
Current STATE: 0011
                5870 i =          27
Current STATE: 0011
                5880 i =          28
Current STATE: 0011
                5890 i =          29
Current STATE: 0011
                5900 i =          30
                5900 k =           0
en_Char = 0, en_idx = 1
Current STATE: 0011
                5910 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                5920 i =           0
Current STATE: 0011
                5930 i =           1
Current STATE: 0011
                5940 i =           2
Current STATE: 0011
                5950 i =           3
Current STATE: 0011
                5960 i =           4
Current STATE: 0011
                5970 i =           5
Current STATE: 0011
                5980 i =           6
Current STATE: 0011
                5990 i =           7
Current STATE: 0011
                6000 i =           8
Current STATE: 0011
                6010 i =           9
Current STATE: 0011
                6020 i =          10
Current STATE: 0011
                6030 i =          11
Current STATE: 0011
                6040 i =          12
Current STATE: 0011
                6050 i =          13
Current STATE: 0011
                6060 i =          14
Current STATE: 0011
                6070 i =          15
Current STATE: 0011
                6080 i =          16
Current STATE: 0011
                6090 i =          17
Current STATE: 0011
                6100 i =          18
Current STATE: 0011
                6110 i =          19
Current STATE: 0011
                6120 i =          20
Current STATE: 0011
                6130 i =          21
Current STATE: 0011
                6140 i =          22
Current STATE: 0011
                6150 i =          23
Current STATE: 0011
                6160 i =          24
Current STATE: 0011
                6170 i =          25
Current STATE: 0011
                6180 i =          26
Current STATE: 0011
                6190 i =          27
Current STATE: 0011
                6200 i =          28
Current STATE: 0011
                6210 i =          29
Current STATE: 0011
                6220 i =          30
                6220 k =           1
en_Char = 0, en_idx = 1
Current STATE: 0011
                6230 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                6240 i =           0
Current STATE: 0011
                6250 i =           1
Current STATE: 0011
                6260 i =           2
Current STATE: 0011
                6270 i =           3
Current STATE: 0011
                6280 i =           4
Current STATE: 0011
                6290 i =           5
Current STATE: 0011
                6300 i =           6
Current STATE: 0011
                6310 i =           7
Current STATE: 0011
                6320 i =           8
Current STATE: 0011
                6330 i =           9
Current STATE: 0011
                6340 i =          10
Current STATE: 0011
                6350 i =          11
Current STATE: 0011
                6360 i =          12
Current STATE: 0011
                6370 i =          13
Current STATE: 0011
                6380 i =          14
Current STATE: 0011
                6390 i =          15
Current STATE: 0011
                6400 i =          16
Current STATE: 0011
                6410 i =          17
Current STATE: 0011
                6420 i =          18
Current STATE: 0011
                6430 i =          19
Current STATE: 0011
                6440 i =          20
Current STATE: 0011
                6450 i =          21
Current STATE: 0011
                6460 i =          22
Current STATE: 0011
                6470 i =          23
Current STATE: 0011
                6480 i =          24
Current STATE: 0011
                6490 i =          25
Current STATE: 0011
                6500 i =          26
Current STATE: 0011
                6510 i =          27
Current STATE: 0011
                6520 i =          28
Current STATE: 0011
                6530 i =          29
Current STATE: 0011
                6540 i =          30
                6540 k =           2
en_Char = 0, en_idx = 1
Current STATE: 0011
                6550 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                6560 i =           0
Current STATE: 0011
                6570 i =           1
Current STATE: 0011
                6580 i =           2
Current STATE: 0011
                6590 i =           3
Current STATE: 0011
                6600 i =           4
Current STATE: 0011
                6610 i =           5
Current STATE: 0011
                6620 i =           6
Current STATE: 0011
                6630 i =           7
Current STATE: 0011
                6640 i =           8
Current STATE: 0011
                6650 i =           9
Current STATE: 0011
                6660 i =          10
Current STATE: 0011
                6670 i =          11
Current STATE: 0011
                6680 i =          12
Current STATE: 0011
                6690 i =          13
Current STATE: 0011
                6700 i =          14
                6710  Test
en_Char = 0, en_idx = 0
Current STATE: 0011
                6710 i =           0
Current STATE: 0011
                6720 i =           1
Current STATE: 0011
                6730 i =           2
Current STATE: 0011
                6740 i =           3
Current STATE: 0011
                6750 i =           4
Current STATE: 0011
                6760 i =           5
Current STATE: 0011
                6770 i =           6
Current STATE: 0011
                6780 i =           7
Current STATE: 0011
                6790 i =           8
Current STATE: 0011
                6800 i =           9
Current STATE: 0011
                6810 i =          10
Current STATE: 0011
                6820 i =          11
Current STATE: 0011
                6830 i =          12
Current STATE: 0011
                6840 i =          13
Current STATE: 0011
                6850 i =          14
Current STATE: 0011
                6860 i =          15
Current STATE: 0011
                6870 i =          16
Current STATE: 0011
                6880 i =          17
Current STATE: 0011
                6890 i =          18
Current STATE: 0011
                6900 i =          19
Current STATE: 0011
                6910 i =          20
Current STATE: 0011
                6920 i =          21
Current STATE: 0011
                6930 i =          22
Current STATE: 0011
                6940 i =          23
Current STATE: 0011
                6950 i =          24
Current STATE: 0011
                6960 i =          25
Current STATE: 0011
                6970 i =          26
Current STATE: 0011
                6980 i =          27
Current STATE: 0011
                6990 i =          28
Current STATE: 0011
                7000 i =          29
Current STATE: 0011
                7010 i =          30
                7010 k =           3
en_Char = 0, en_idx = 1
Current STATE: 0011
                7020 i =          31
en_Char = 0, en_idx = 0
en_Char = 0, en_idx = 0
Current STATE: 0011
                7030 i =           0
Current STATE: 0011
                7040 i =           1
Current STATE: 0011
                7050 i =           2
Current STATE: 0011
                7060 i =           3
Current STATE: 0011
                7070 i =           4
Current STATE: 0011
                7080 i =           5
Current STATE: 0011
                7090 i =           6
Current STATE: 0011
                7100 i =           7
Current STATE: 0011
                7110 i =           8
Current STATE: 0011
                7120 i =           9
Current STATE: 0011
                7130 i =          10
Current STATE: 0011
                7140 i =          11
Current STATE: 0011
                7150 i =          12
Current STATE: 0011
                7160 i =          13
Current STATE: 0011
                7170 i =          14
Current STATE: 0011
                7180 i =          15
Current STATE: 0011
                7190 i =          16
Current STATE: 0011
                7200 i =          17
Current STATE: 0011
                7210 i =          18
Current STATE: 0011
                7220 i =          19
Current STATE: 0011
                7230 i =          20
Current STATE: 0011
                7240 i =          21
Current STATE: 0011
                7250 i =          22
Current STATE: 0011
                7260 i =          23
Current STATE: 0011
                7270 i =          24
Current STATE: 0011
                7280 i =          25
Current STATE: 0011
                7290 i =          26
Current STATE: 0011
                7300 i =          27
Current STATE: 0011
                7310 i =          28
Current STATE: 0011
                7320 i =          29
Current STATE: 0011
                7330 i =          30
                7330 k =           4
en_Char = 0, en_idx = 1
Current STATE: 0011
                7340 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                7350 i =           0
Current STATE: 0011
                7360 i =           1
Current STATE: 0011
                7370 i =           2
Current STATE: 0011
                7380 i =           3
Current STATE: 0011
                7390 i =           4
Current STATE: 0011
                7400 i =           5
Current STATE: 0011
                7410 i =           6
Current STATE: 0011
                7420 i =           7
Current STATE: 0011
                7430 i =           8
Current STATE: 0011
                7440 i =           9
Current STATE: 0011
                7450 i =          10
Current STATE: 0011
                7460 i =          11
Current STATE: 0011
                7470 i =          12
Current STATE: 0011
                7480 i =          13
Current STATE: 0011
                7490 i =          14
Current STATE: 0011
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
en_Char = 0, en_idx = 0
                5660 i =           0
                5670 i =           1
                5680 i =           2
                5690 i =           3
                5700 i =           4
                5710 i =           5
                5720 i =           6
                5730 i =           7
                5740 i =           8
                5750 i =           9
                5760 i =          10
                5770 i =          11
                5780 i =          12
                5790 i =          13
                5800 i =          14
                5810 i =          15
                5820 i =          16
                5830 i =          17
                5840 i =          18
                5850 i =          19
                5860 i =          20
                5870 i =          21
                5880 i =          22
                5890 i =          23
                5900 i =          24
                5910 i =          25
                5920 i =          26
                5930 i =          27
                5940 i =          28
                5950 i =          29
                5960 i =          30
                5960 k =           0
en_Char = 0, en_idx = 1
                5970 i =          31
en_Char = 0, en_idx = 0
                5980 i =           0
                5990 i =           1
                6000 i =           2
                6010 i =           3
                6020 i =           4
                6030 i =           5
                6040 i =           6
                6050 i =           7
                6060 i =           8
                6070 i =           9
                6080 i =          10
                6090 i =          11
                6100 i =          12
                6110 i =          13
                6120 i =          14
                6130 i =          15
                6140 i =          16
                6150 i =          17
                6160 i =          18
                6170 i =          19
                6180 i =          20
                6190 i =          21
                6200 i =          22
                6210 i =          23
                6220 i =          24
                6230 i =          25
                6240 i =          26
                6250 i =          27
                6260 i =          28
                6270 i =          29
                6280 i =          30
                6280 k =           1
en_Char = 0, en_idx = 1
                6290 i =          31
en_Char = 0, en_idx = 0
                6300 i =           0
                6310 i =           1
                6320 i =           2
                6330 i =           3
                6340 i =           4
                6350 i =           5
                6360 i =           6
                6370 i =           7
                6380 i =           8
                6390 i =           9
                6400 i =          10
                6410 i =          11
                6420 i =          12
                6430 i =          13
                6440 i =          14
                6450 i =          15
                6460 i =          16
                6470 i =          17
                6480 i =          18
                6490 i =          19
                6500 i =          20
                6510 i =          21
                6520 i =          22
                6530 i =          23
                6540 i =          24
                6550 i =          25
                6560 i =          26
                6570 i =          27
                6580 i =          28
                6590 i =          29
                6600 i =          30
                6600 k =           2
en_Char = 0, en_idx = 1
                6610 i =          31
en_Char = 0, en_idx = 0
                6620 i =           0
                6630 i =           1
                6640 i =           2
                6650 i =           3
                6660 i =           4
                6670 i =           5
                6680 i =           6
                6690 i =           7
                6700 i =           8
                6710  Test_1
en_Char = 0, en_idx = 0
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
                7010 i =          30
                7010 k =           3
en_Char = 0, en_idx = 1
                7020 i =          31
en_Char = 0, en_idx = 0
                7030  Test_2
en_Char = 0, en_idx = 0
                7030 i =           0
                7040 i =           1
                7050 i =           2
                7060 i =           3
                7070 i =           4
                7080 i =           5
                7090 i =           6
                7100 i =           7
                7110 i =           8
                7120 i =           9
                7130 i =          10
                7140 i =          11
                7150 i =          12
                7160 i =          13
                7170 i =          14
                7180 i =          15
                7190 i =          16
                7200 i =          17
                7210 i =          18
                7220 i =          19
                7230 i =          20
                7240 i =          21
                7250 i =          22
                7260 i =          23
                7270 i =          24
                7280 i =          25
                7290 i =          26
                7300 i =          27
                7310 i =          28
                7320 i =          29
                7330 i =          30
                7330 k =           4
en_Char = 0, en_idx = 1
                7340 i =          31
en_Char = 0, en_idx = 0
                7350 i =           0
                7360 i =           1
                7370 i =           2
                7380 i =           3
                7390 i =           4
                7400 i =           5
                7410 i =           6
                7420 i =           7
                7430 i =           8
                7440 i =           9
                7450 i =          10
                7460 i =          11
                7470 i =          12
                7480 i =          13
                7490 i =          14
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
en_Char = 0, en_idx = 0
                5610 i =           0
                5620 i =           1
                5630 i =           2
                5640 i =           3
                5650 i =           4
                5660 i =           5
                5670 i =           6
                5680 i =           7
                5690 i =           8
                5700 i =           9
                5710 i =          10
                5720 i =          11
                5730 i =          12
                5740 i =          13
                5750 i =          14
                5760 i =          15
                5770 i =          16
                5780 i =          17
                5790 i =          18
                5800 i =          19
                5810 i =          20
                5820 i =          21
                5830 i =          22
                5840 i =          23
                5850 i =          24
                5860 i =          25
                5870 i =          26
                5880 i =          27
                5890 i =          28
                5900 i =          29
                5910 i =          30
                5910 k =           0
en_Char = 0, en_idx = 1
                5920 i =          31
en_Char = 0, en_idx = 0
                5930 i =           0
                5940 i =           1
                5950 i =           2
                5960 i =           3
                5970 i =           4
                5980 i =           5
                5990 i =           6
                6000 i =           7
                6010 i =           8
                6020 i =           9
                6030 i =          10
                6040 i =          11
                6050 i =          12
                6060 i =          13
                6070 i =          14
                6080 i =          15
                6090 i =          16
                6100 i =          17
                6110 i =          18
                6120 i =          19
                6130 i =          20
                6140 i =          21
                6150 i =          22
                6160 i =          23
                6170 i =          24
                6180 i =          25
                6190 i =          26
                6200 i =          27
                6210 i =          28
                6220 i =          29
                6230 i =          30
                6230 k =           1
en_Char = 0, en_idx = 1
                6240 i =          31
en_Char = 0, en_idx = 0
                6250 i =           0
                6260 i =           1
                6270 i =           2
                6280 i =           3
                6290 i =           4
                6300 i =           5
                6310 i =           6
                6320 i =           7
                6330 i =           8
                6340 i =           9
                6350 i =          10
                6360 i =          11
                6370 i =          12
                6380 i =          13
                6390 i =          14
                6400 i =          15
                6410 i =          16
                6420 i =          17
                6430 i =          18
                6440 i =          19
                6450 i =          20
                6460 i =          21
                6470 i =          22
                6480 i =          23
                6490 i =          24
                6500 i =          25
                6510 i =          26
                6520 i =          27
                6530 i =          28
                6540 i =          29
                6550 i =          30
                6550 k =           2
en_Char = 0, en_idx = 1
                6560 i =          31
en_Char = 0, en_idx = 0
                6570 i =           0
                6580 i =           1
                6590 i =           2
                6600 i =           3
                6610 i =           4
                6620 i =           5
                6630 i =           6
                6640 i =           7
                6650 i =           8
                6660 i =           9
                6670 i =          10
                6680 i =          11
                6690 i =          12
                6700 i =          13
                6710  Test_1
en_Char = 0, en_idx = 0
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
                7010 i =          30
                7010 k =           3
en_Char = 0, en_idx = 1
                7020 i =          31
en_Char = 0, en_idx = 0
                7030  Test_2
en_Char = 0, en_idx = 0
                7030 i =           0
                7040 i =           1
                7050 i =           2
                7060 i =           3
                7070 i =           4
                7080 i =           5
                7090 i =           6
                7100 i =           7
                7110 i =           8
                7120 i =           9
                7130 i =          10
                7140 i =          11
                7150 i =          12
                7160 i =          13
                7170 i =          14
                7180 i =          15
                7190 i =          16
                7200 i =          17
                7210 i =          18
                7220 i =          19
                7230 i =          20
                7240 i =          21
                7250 i =          22
                7260 i =          23
                7270 i =          24
                7280 i =          25
                7290 i =          26
                7300 i =          27
                7310 i =          28
                7320 i =          29
                7330 i =          30
                7330 k =           4
en_Char = 0, en_idx = 1
                7340 i =          31
en_Char = 0, en_idx = 0
                7350 i =           0
                7360 i =           1
                7370 i =           2
                7380 i =           3
                7390 i =           4
                7400 i =           5
                7410 i =           6
                7420 i =           7
                7430 i =           8
                7440 i =           9
                7450 i =          10
                7460 i =          11
                7470 i =          12
                7480 i =          13
                7490 i =          14
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
en_Char = 0, en_idx = 0
                5600 i =           0
                5610 i =           1
                5620 i =           2
                5630 i =           3
                5640 i =           4
                5650 i =           5
                5660 i =           6
                5670 i =           7
                5680 i =           8
                5690 i =           9
                5700 i =          10
                5710 i =          11
                5720 i =          12
                5730 i =          13
                5740 i =          14
                5750 i =          15
                5760 i =          16
                5770 i =          17
                5780 i =          18
                5790 i =          19
                5800 i =          20
                5810 i =          21
                5820 i =          22
                5830 i =          23
                5840 i =          24
                5850 i =          25
                5860 i =          26
                5870 i =          27
                5880 i =          28
                5890 i =          29
                5900 i =          30
                5900 k =           0
en_Char = 0, en_idx = 1
                5910 i =          31
en_Char = 0, en_idx = 0
                5920 i =           0
                5930 i =           1
                5940 i =           2
                5950 i =           3
                5960 i =           4
                5970 i =           5
                5980 i =           6
                5990 i =           7
                6000 i =           8
                6010 i =           9
                6020 i =          10
                6030 i =          11
                6040 i =          12
                6050 i =          13
                6060 i =          14
                6070 i =          15
                6080 i =          16
                6090 i =          17
                6100 i =          18
                6110 i =          19
                6120 i =          20
                6130 i =          21
                6140 i =          22
                6150 i =          23
                6160 i =          24
                6170 i =          25
                6180 i =          26
                6190 i =          27
                6200 i =          28
                6210 i =          29
                6220 i =          30
                6220 k =           1
en_Char = 0, en_idx = 1
                6230 i =          31
en_Char = 0, en_idx = 0
                6240 i =           0
                6250 i =           1
                6260 i =           2
                6270 i =           3
                6280 i =           4
                6290 i =           5
                6300 i =           6
                6310 i =           7
                6320 i =           8
                6330 i =           9
                6340 i =          10
                6350 i =          11
                6360 i =          12
                6370 i =          13
                6380 i =          14
                6390 i =          15
                6400 i =          16
                6410 i =          17
                6420 i =          18
                6430 i =          19
                6440 i =          20
                6450 i =          21
                6460 i =          22
                6470 i =          23
                6480 i =          24
                6490 i =          25
                6500 i =          26
                6510 i =          27
                6520 i =          28
                6530 i =          29
                6540 i =          30
                6540 k =           2
en_Char = 0, en_idx = 1
                6550 i =          31
en_Char = 0, en_idx = 0
                6560 i =           0
                6570 i =           1
                6580 i =           2
                6590 i =           3
                6600 i =           4
                6610 i =           5
                6620 i =           6
                6630 i =           7
                6640 i =           8
                6650 i =           9
                6660 i =          10
                6670 i =          11
                6680 i =          12
                6690 i =          13
                6700 i =          14
                6710  Test_1
en_Char = 0, en_idx = 0
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
                7010 i =          30
                7010 k =           3
en_Char = 0, en_idx = 1
                7020 i =          31
en_Char = 0, en_idx = 0
                7030  Test_2
en_Char = 0, en_idx = 0
                7030 i =           0
                7040 i =           1
                7050 i =           2
                7060 i =           3
                7070 i =           4
                7080 i =           5
                7090 i =           6
                7100 i =           7
                7110 i =           8
                7120 i =           9
                7130 i =          10
                7140 i =          11
                7150 i =          12
                7160 i =          13
                7170 i =          14
                7180 i =          15
                7190 i =          16
                7200 i =          17
                7210 i =          18
                7220 i =          19
                7230 i =          20
                7240 i =          21
                7250 i =          22
                7260 i =          23
                7270 i =          24
                7280 i =          25
                7290 i =          26
                7300 i =          27
                7310 i =          28
                7320 i =          29
                7330 i =          30
                7330 k =           4
en_Char = 0, en_idx = 1
                7340 i =          31
en_Char = 0, en_idx = 0
                7350 i =           0
                7360 i =           1
                7370 i =           2
                7380 i =           3
                7390 i =           4
                7400 i =           5
                7410 i =           6
                7420 i =           7
                7430 i =           8
                7440 i =           9
                7450 i =          10
                7460 i =          11
                7470 i =          12
                7480 i =          13
                7490 i =          14
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                5430  Test_1
en_Char = 0, en_idx = 0
                5600 i =           0
                5610 i =           1
                5620 i =           2
                5630 i =           3
                5640 i =           4
                5650 i =           5
                5660 i =           6
                5670 i =           7
                5680 i =           8
                5690 i =           9
                5700 i =          10
                5710 i =          11
                5720 i =          12
                5730 i =          13
                5740 i =          14
                5750  Test_2
                5750 i =          15
                5760 i =          16
                5770 i =          17
                5780 i =          18
                5790 i =          19
                5800 i =          20
                5810 i =          21
                5820 i =          22
                5830 i =          23
                5840 i =          24
                5850 i =          25
                5860 i =          26
                5870 i =          27
                5880 i =          28
                5890 i =          29
                5900 i =          30
                5900 k =           0
en_Char = 0, en_idx = 1
                5910 i =          31
en_Char = 0, en_idx = 0
                5920 i =           0
                5930 i =           1
                5940 i =           2
                5950 i =           3
                5960 i =           4
                5970 i =           5
                5980 i =           6
                5990 i =           7
                6000 i =           8
                6010 i =           9
                6020 i =          10
                6030 i =          11
                6040 i =          12
                6050 i =          13
                6060 i =          14
                6070 i =          15
                6080 i =          16
                6090 i =          17
                6100 i =          18
                6110 i =          19
                6120 i =          20
                6130 i =          21
                6140 i =          22
                6150 i =          23
                6160 i =          24
                6170 i =          25
                6180 i =          26
                6190 i =          27
                6200 i =          28
                6210 i =          29
                6220 i =          30
                6220 k =           1
en_Char = 0, en_idx = 1
                6230 i =          31
en_Char = 0, en_idx = 0
                6240 i =           0
                6250 i =           1
                6260 i =           2
                6270 i =           3
                6280 i =           4
                6290 i =           5
                6300 i =           6
                6310 i =           7
                6320 i =           8
                6330 i =           9
                6340 i =          10
                6350 i =          11
                6360 i =          12
                6370 i =          13
                6380 i =          14
en_Char = 0, en_idx = 0
                6390 i =           0
                6400 i =           1
                6410 i =           2
                6420 i =           3
                6430 i =           4
                6440 i =           5
                6450 i =           6
                6460 i =           7
                6470 i =           8
                6480 i =           9
                6490 i =          10
                6500 i =          11
                6510 i =          12
                6520 i =          13
                6530 i =          14
                6540 i =          15
                6550 i =          16
                6560 i =          17
                6570 i =          18
                6580 i =          19
                6590 i =          20
                6600 i =          21
                6610 i =          22
                6620 i =          23
                6630 i =          24
                6640 i =          25
                6650 i =          26
                6660 i =          27
                6670 i =          28
                6680 i =          29
                6690 i =          30
                6690 k =           2
en_Char = 0, en_idx = 1
                6700 i =          31
en_Char = 0, en_idx = 0
en_Char = 0, en_idx = 0
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
                7010 i =          30
                7010 k =           3
en_Char = 0, en_idx = 1
                7020 i =          31
en_Char = 0, en_idx = 0
en_Char = 0, en_idx = 0
                7030 i =           0
                7040 i =           1
                7050 i =           2
                7060 i =           3
                7070 i =           4
                7080 i =           5
                7090 i =           6
                7100 i =           7
                7110 i =           8
                7120 i =           9
                7130 i =          10
                7140 i =          11
                7150 i =          12
                7160 i =          13
                7170 i =          14
                7180 i =          15
                7190 i =          16
                7200 i =          17
                7210 i =          18
                7220 i =          19
                7230 i =          20
                7240 i =          21
                7250 i =          22
                7260 i =          23
                7270 i =          24
                7280 i =          25
                7290 i =          26
                7300 i =          27
                7310 i =          28
                7320 i =          29
                7330 i =          30
                7330 k =           4
en_Char = 0, en_idx = 1
                7340 i =          31
en_Char = 0, en_idx = 0
en_Char = 0, en_idx = 0
                7350 i =           0
                7360 i =           1
                7370 i =           2
                7380 i =           3
                7390 i =           4
                7400 i =           5
                7410 i =           6
                7420 i =           7
                7430 i =           8
                7440 i =           9
                7450 i =          10
                7460 i =          11
                7470 i =          12
                7480 i =          13
                7490 i =          14
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7618.496 ; gain = 13.008 ; free physical = 42593 ; free virtual = 54519
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60=======Start jtag=======
                  60=======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
en_Char = 0, en_idx = 0
                5600 i =           0
                5610 i =           1
                5620 i =           2
                5630 i =           3
                5640 i =           4
                5650 i =           5
                5660 i =           6
                5670 i =           7
                5680 i =           8
                5690 i =           9
                5700 i =          10
                5710 i =          11
                5720 i =          12
                5730 i =          13
                5740 i =          14
                5750 i =          15
                5760 i =          16
                5770 i =          17
                5780 i =          18
                5790 i =          19
                5800 i =          20
                5810 i =          21
                5820 i =          22
                5830 i =          23
                5840 i =          24
                5850 i =          25
                5860 i =          26
                5870 i =          27
                5880 i =          28
                5890 i =          29
                5900 i =          30
                5900 k =           0
en_Char = 0, en_idx = 1
                5910 i =          31
en_Char = 0, en_idx = 0
                5920 i =           0
                5930 i =           1
                5940 i =           2
                5950 i =           3
                5960 i =           4
                5970 i =           5
                5980 i =           6
                5990 i =           7
                6000 i =           8
                6010 i =           9
                6020 i =          10
                6030 i =          11
                6040 i =          12
                6050 i =          13
                6060 i =          14
                6070 i =          15
                6080 i =          16
                6090 i =          17
                6100 i =          18
                6110 i =          19
                6120 i =          20
                6130 i =          21
                6140 i =          22
                6150 i =          23
                6160 i =          24
                6170 i =          25
                6180 i =          26
                6190 i =          27
                6200 i =          28
                6210 i =          29
                6220 i =          30
                6220 k =           1
en_Char = 0, en_idx = 1
                6230 i =          31
en_Char = 0, en_idx = 0
                6240 i =           0
                6250 i =           1
                6260 i =           2
                6270 i =           3
                6280 i =           4
                6290 i =           5
                6300 i =           6
                6310 i =           7
                6320 i =           8
                6330 i =           9
                6340 i =          10
                6350 i =          11
                6360 i =          12
                6370 i =          13
                6380 i =          14
                6390 i =          15
                6400 i =          16
                6410 i =          17
                6420 i =          18
                6430 i =          19
                6440 i =          20
                6450 i =          21
                6460 i =          22
                6470 i =          23
                6480 i =          24
                6490 i =          25
                6500 i =          26
                6510 i =          27
                6520 i =          28
                6530 i =          29
                6540 i =          30
                6540 k =           2
en_Char = 0, en_idx = 1
                6550 i =          31
en_Char = 0, en_idx = 0
                6560 i =           0
                6570 i =           1
                6580 i =           2
                6590 i =           3
                6600 i =           4
                6610 i =           5
                6620 i =           6
                6630 i =           7
                6640 i =           8
                6650 i =           9
                6660 i =          10
                6670 i =          11
                6680 i =          12
                6690 i =          13
                6700 i =          14
                6710  Test_1
en_Char = 0, en_idx = 0
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
                7010 i =          30
                7010 k =           3
en_Char = 0, en_idx = 1
                7020 i =          31
en_Char = 0, en_idx = 0
                7030  Test_2
en_Char = 0, en_idx = 0
                7030 i =           0
                7040 i =           1
                7050 i =           2
                7060 i =           3
                7070 i =           4
                7080 i =           5
                7090 i =           6
                7100 i =           7
                7110 i =           8
                7120 i =           9
                7130 i =          10
                7140 i =          11
                7150 i =          12
                7160 i =          13
                7170 i =          14
                7180 i =          15
                7190 i =          16
                7200 i =          17
                7210 i =          18
                7220 i =          19
                7230 i =          20
                7240 i =          21
                7250 i =          22
                7260 i =          23
                7270 i =          24
                7280 i =          25
                7290 i =          26
                7300 i =          27
                7310 i =          28
                7320 i =          29
                7330 i =          30
                7330 k =           4
en_Char = 0, en_idx = 1
                7340 i =          31
en_Char = 0, en_idx = 0
                7350 i =           0
                7360 i =           1
                7370 i =           2
                7380 i =           3
                7390 i =           4
                7400 i =           5
                7410 i =           6
                7420 i =           7
                7430 i =           8
                7440 i =           9
                7450 i =          10
                7460 i =          11
                7470 i =          12
                7480 i =          13
                7490 i =          14
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
en_Char = 0, en_idx = 0
                5600 i =           0
                5610 i =           1
                5620 i =           2
                5630 i =           3
                5640 i =           4
                5650 i =           5
                5660 i =           6
                5670 i =           7
                5680 i =           8
                5690 i =           9
                5700 i =          10
                5710 i =          11
                5720 i =          12
                5730 i =          13
                5740 i =          14
                5750 i =          15
                5760 i =          16
                5770 i =          17
                5780 i =          18
                5790 i =          19
                5800 i =          20
                5810 i =          21
                5820 i =          22
                5830 i =          23
                5840 i =          24
                5850 i =          25
                5860 i =          26
                5870 i =          27
                5880 i =          28
                5890 i =          29
                5900 i =          30
                5900 k =           0, rx = 0
en_Char = 0, en_idx = 1
                5910 i =          31
en_Char = 0, en_idx = 0
                5920 i =           0
                5930 i =           1
                5940 i =           2
                5950 i =           3
                5960 i =           4
                5970 i =           5
                5980 i =           6
                5990 i =           7
                6000 i =           8
                6010 i =           9
                6020 i =          10
                6030 i =          11
                6040 i =          12
                6050 i =          13
                6060 i =          14
                6070 i =          15
                6080 i =          16
                6090 i =          17
                6100 i =          18
                6110 i =          19
                6120 i =          20
                6130 i =          21
                6140 i =          22
                6150 i =          23
                6160 i =          24
                6170 i =          25
                6180 i =          26
                6190 i =          27
                6200 i =          28
                6210 i =          29
                6220 i =          30
                6220 k =           1, rx = 0
en_Char = 0, en_idx = 1
                6230 i =          31
en_Char = 0, en_idx = 0
                6240 i =           0
                6250 i =           1
                6260 i =           2
                6270 i =           3
                6280 i =           4
                6290 i =           5
                6300 i =           6
                6310 i =           7
                6320 i =           8
                6330 i =           9
                6340 i =          10
                6350 i =          11
                6360 i =          12
                6370 i =          13
                6380 i =          14
                6390 i =          15
                6400 i =          16
                6410 i =          17
                6420 i =          18
                6430 i =          19
                6440 i =          20
                6450 i =          21
                6460 i =          22
                6470 i =          23
                6480 i =          24
                6490 i =          25
                6500 i =          26
                6510 i =          27
                6520 i =          28
                6530 i =          29
                6540 i =          30
                6540 k =           2, rx = 0
en_Char = 0, en_idx = 1
                6550 i =          31
en_Char = 0, en_idx = 0
                6560 i =           0
                6570 i =           1
                6580 i =           2
                6590 i =           3
                6600 i =           4
                6610 i =           5
                6620 i =           6
                6630 i =           7
                6640 i =           8
                6650 i =           9
                6660 i =          10
                6670 i =          11
                6680 i =          12
                6690 i =          13
                6700 i =          14
                6710  Test_1
en_Char = 0, en_idx = 0
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
                7010 i =          30
                7010 k =           3, rx = 1
en_Char = 0, en_idx = 1
                7020 i =          31
en_Char = 0, en_idx = 0
                7030  Test_2
en_Char = 0, en_idx = 0
                7030 i =           0
                7040 i =           1
                7050 i =           2
                7060 i =           3
                7070 i =           4
                7080 i =           5
                7090 i =           6
                7100 i =           7
                7110 i =           8
                7120 i =           9
                7130 i =          10
                7140 i =          11
                7150 i =          12
                7160 i =          13
                7170 i =          14
                7180 i =          15
                7190 i =          16
                7200 i =          17
                7210 i =          18
                7220 i =          19
                7230 i =          20
                7240 i =          21
                7250 i =          22
                7260 i =          23
                7270 i =          24
                7280 i =          25
                7290 i =          26
                7300 i =          27
                7310 i =          28
                7320 i =          29
                7330 i =          30
                7330 k =           4, rx = 0
en_Char = 0, en_idx = 1
                7340 i =          31
en_Char = 0, en_idx = 0
                7350 i =           0
                7360 i =           1
                7370 i =           2
                7380 i =           3
                7390 i =           4
                7400 i =           5
                7410 i =           6
                7420 i =           7
                7430 i =           8
                7440 i =           9
                7450 i =          10
                7460 i =          11
                7470 i =          12
                7480 i =          13
                7490 i =          14
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7653.512 ; gain = 19.008 ; free physical = 42142 ; free virtual = 54075
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
en_Char = 0, en_idx = 0
                5600 i =           0
                5610 i =           1
                5620 i =           2
                5630 i =           3
                5640 i =           4
                5650 i =           5
                5660 i =           6
                5670 i =           7
                5680 i =           8
                5690 i =           9
                5700 i =          10
                5710 i =          11
                5720 i =          12
                5730 i =          13
                5740 i =          14
                5750 i =          15
                5760 i =          16
                5770 i =          17
                5780 i =          18
                5790 i =          19
                5800 i =          20
                5810 i =          21
                5820 i =          22
                5830 i =          23
                5840 i =          24
                5850 i =          25
                5860 i =          26
                5870 i =          27
                5880 i =          28
                5890 i =          29
                5900 i =          30
                5900 k =           0, rx = 0
en_Char = 0, en_idx = 1
                5910 i =          31
en_Char = 0, en_idx = 0
                5920 i =           0
                5930 i =           1
                5940 i =           2
                5950 i =           3
                5960 i =           4
                5970 i =           5
                5980 i =           6
                5990 i =           7
                6000 i =           8
                6010 i =           9
                6020 i =          10
                6030 i =          11
                6040 i =          12
                6050 i =          13
                6060 i =          14
                6070 i =          15
                6080 i =          16
                6090 i =          17
                6100 i =          18
                6110 i =          19
                6120 i =          20
                6130 i =          21
                6140 i =          22
                6150 i =          23
                6160 i =          24
                6170 i =          25
                6180 i =          26
                6190 i =          27
                6200 i =          28
                6210 i =          29
                6220 i =          30
                6220 k =           1, rx = 0
en_Char = 0, en_idx = 1
                6230 i =          31
en_Char = 0, en_idx = 0
                6240 i =           0
                6250 i =           1
                6260 i =           2
                6270 i =           3
                6280 i =           4
                6290 i =           5
                6300 i =           6
                6310 i =           7
                6320 i =           8
                6330 i =           9
                6340 i =          10
                6350 i =          11
                6360 i =          12
                6370 i =          13
                6380 i =          14
                6390 i =          15
                6400 i =          16
                6410 i =          17
                6420 i =          18
                6430 i =          19
                6440 i =          20
                6450 i =          21
                6460 i =          22
                6470 i =          23
                6480 i =          24
                6490 i =          25
                6500 i =          26
                6510 i =          27
                6520 i =          28
                6530 i =          29
                6540 i =          30
                6540 k =           2, rx = 0
en_Char = 0, en_idx = 1
                6550 i =          31
en_Char = 0, en_idx = 0
                6560 i =           0
                6570  Test_1
en_Char = 0, en_idx = 0
                6570 i =           0
                6580 i =           1
                6590 i =           2
                6600 i =           3
                6610 i =           4
                6620 i =           5
                6630 i =           6
                6640 i =           7
                6650 i =           8
                6660 i =           9
                6670 i =          10
                6680 i =          11
                6690 i =          12
                6700 i =          13
                6710 i =          14
                6720 i =          15
                6730 i =          16
                6740 i =          17
                6750 i =          18
                6760 i =          19
                6770 i =          20
                6780 i =          21
                6790 i =          22
                6800 i =          23
                6810 i =          24
                6820 i =          25
                6830 i =          26
                6840 i =          27
                6850 i =          28
                6860 i =          29
                6870 i =          30
                6870 k =           3, rx = 1
en_Char = 0, en_idx = 1
                6880 i =          31
en_Char = 0, en_idx = 0
                6890  Test_2
en_Char = 0, en_idx = 0
                6890 i =           0
                6900 i =           1
                6910 i =           2
                6920 i =           3
                6930 i =           4
                6940 i =           5
                6950 i =           6
                6960 i =           7
                6970 i =           8
                6980 i =           9
                6990 i =          10
                7000 i =          11
                7010 i =          12
                7020 i =          13
                7030 i =          14
                7040 i =          15
                7050 i =          16
                7060 i =          17
                7070 i =          18
                7080 i =          19
                7090 i =          20
                7100 i =          21
                7110 i =          22
                7120 i =          23
                7130 i =          24
                7140 i =          25
                7150 i =          26
                7160 i =          27
                7170 i =          28
                7180 i =          29
                7190 i =          30
                7190 k =           4, rx = 0
en_Char = 0, en_idx = 1
                7200 i =          31
en_Char = 0, en_idx = 0
                7210 i =           0
                7220 i =           1
                7230 i =           2
                7240 i =           3
                7250 i =           4
                7260 i =           5
                7270 i =           6
                7280 i =           7
                7290 i =           8
                7300 i =           9
                7310 i =          10
                7320 i =          11
                7330 i =          12
                7340 i =          13
                7350 i =          14
                7360 i =          15
                7370 i =          16
                7380 i =          17
                7390 i =          18
                7400 i =          19
                7410 i =          20
                7420 i =          21
                7430 i =          22
                7440 i =          23
                7450 i =          24
                7460 i =          25
                7470 i =          26
                7480 i =          27
                7490 i =          28
                7500 i =          29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7666.520 ; gain = 13.008 ; free physical = 42120 ; free virtual = 54053
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
en_Char = 0, en_idx = 0
                5540 i =           0
                5550 i =           1
                5560 i =           2
                5570 i =           3
                5580 i =           4
                5590 i =           5
                5600 i =           6
                5610 i =           7
                5620 i =           8
                5630 i =           9
                5640 i =          10
                5650 i =          11
                5660 i =          12
                5670 i =          13
                5680 i =          14
                5690 i =          15
                5700 i =          16
                5710 i =          17
                5720 i =          18
                5730 i =          19
                5740 i =          20
                5750 i =          21
                5760 i =          22
                5770 i =          23
                5780 i =          24
                5790 i =          25
                5800 i =          26
                5810 i =          27
                5820 i =          28
                5830 i =          29
                5840 i =          30
                5840 k =           0, rx = 0
en_Char = 0, en_idx = 1
                5850 i =          31
en_Char = 0, en_idx = 0
                5860 i =           0
                5870 i =           1
                5880 i =           2
                5890 i =           3
                5900 i =           4
                5910 i =           5
                5920 i =           6
                5930 i =           7
                5940 i =           8
                5950 i =           9
                5960 i =          10
                5970 i =          11
                5980 i =          12
                5990 i =          13
                6000 i =          14
                6010 i =          15
                6020 i =          16
                6030 i =          17
                6040 i =          18
                6050 i =          19
                6060 i =          20
                6070 i =          21
                6080 i =          22
                6090 i =          23
                6100 i =          24
                6110 i =          25
                6120 i =          26
                6130 i =          27
                6140 i =          28
                6150 i =          29
                6160 i =          30
                6160 k =           1, rx = 0
en_Char = 0, en_idx = 1
                6170 i =          31
en_Char = 0, en_idx = 0
                6180 i =           0
                6190 i =           1
                6200 i =           2
                6210 i =           3
                6220 i =           4
                6230 i =           5
                6240 i =           6
                6250 i =           7
                6260 i =           8
                6270 i =           9
                6280 i =          10
                6290 i =          11
                6300 i =          12
                6310 i =          13
                6320 i =          14
                6330 i =          15
                6340 i =          16
                6350 i =          17
                6360 i =          18
                6370 i =          19
                6380 i =          20
                6390 i =          21
                6400 i =          22
                6410 i =          23
                6420 i =          24
                6430 i =          25
                6440 i =          26
                6450 i =          27
                6460 i =          28
                6470 i =          29
                6480 i =          30
                6480 k =           2, rx = 0
en_Char = 0, en_idx = 1
                6490 i =          31
en_Char = 0, en_idx = 0
                6500 i =           0
                6510 i =           1
                6520 i =           2
                6530 i =           3
                6540 i =           4
                6550 i =           5
                6560 i =           6
                6570 i =           7
                6580 i =           8
                6590 i =           9
                6600 i =          10
                6610 i =          11
                6620 i =          12
                6630 i =          13
                6640 i =          14
                6650  Test_1
en_Char = 0, en_idx = 0
                6650 i =           0
                6660 i =           1
                6670 i =           2
                6680 i =           3
                6690 i =           4
                6700 i =           5
                6710 i =           6
                6720 i =           7
                6730 i =           8
                6740 i =           9
                6750 i =          10
                6760 i =          11
                6770 i =          12
                6780 i =          13
                6790 i =          14
                6800 i =          15
                6810 i =          16
                6820 i =          17
                6830 i =          18
                6840 i =          19
                6850 i =          20
                6860 i =          21
                6870 i =          22
                6880 i =          23
                6890 i =          24
                6900 i =          25
                6910 i =          26
                6920 i =          27
                6930 i =          28
                6940 i =          29
                6950 i =          30
                6950 k =           3, rx = 1
en_Char = 0, en_idx = 1
                6960 i =          31
en_Char = 0, en_idx = 0
                6970  Test_2
en_Char = 0, en_idx = 0
                6970 i =           0
                6980 i =           1
                6990 i =           2
                7000 i =           3
                7010 i =           4
                7020 i =           5
                7030 i =           6
                7040 i =           7
                7050 i =           8
                7060 i =           9
                7070 i =          10
                7080 i =          11
                7090 i =          12
                7100 i =          13
                7110 i =          14
                7120 i =          15
                7130 i =          16
                7140 i =          17
                7150 i =          18
                7160 i =          19
                7170 i =          20
                7180 i =          21
                7190 i =          22
                7200 i =          23
                7210 i =          24
                7220 i =          25
                7230 i =          26
                7240 i =          27
                7250 i =          28
                7260 i =          29
                7270 i =          30
                7270 k =           4, rx = 0
en_Char = 0, en_idx = 1
                7280 i =          31
en_Char = 0, en_idx = 0
                7290 i =           0
                7300 i =           1
                7310 i =           2
                7320 i =           3
                7330 i =           4
                7340 i =           5
                7350 i =           6
                7360 i =           7
                7370 i =           8
                7380 i =           9
                7390 i =          10
                7400 i =          11
                7410 i =          12
                7420 i =          13
                7430 i =          14
                7440 i =          15
                7450 i =          16
                7460 i =          17
                7470 i =          18
                7480 i =          19
                7490 i =          20
                7500 i =          21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7693.531 ; gain = 27.012 ; free physical = 42400 ; free virtual = 54334
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                5430  Uart start.
en_Char = 0, en_idx = 0
                5600 i =           0
                5610 i =           1
                5620 i =           2
                5630 i =           3
                5640 i =           4
                5650 i =           5
                5660 i =           6
                5670 i =           7
                5680 i =           8
                5690 i =           9
                5700 i =          10
                5710 i =          11
                5720 i =          12
                5730 i =          13
                5740 i =          14
                5750 i =          15
                5760 i =          16
                5770 i =          17
                5780 i =          18
                5790 i =          19
                5800 i =          20
                5810 i =          21
                5820 i =          22
                5830 i =          23
                5840 i =          24
                5850 i =          25
                5860 i =          26
                5870 i =          27
                5880 i =          28
                5890 i =          29
                5900 i =          30
                5900 k =           0, rx = 0
en_Char = 0, en_idx = 1
                5910 i =          31
en_Char = 0, en_idx = 0
                5920 i =           0
                5930 i =           1
                5940 i =           2
                5950 i =           3
                5960 i =           4
                5970 i =           5
                5980 i =           6
                5990 i =           7
                6000 i =           8
                6010 i =           9
                6020 i =          10
                6030 i =          11
                6040 i =          12
                6050 i =          13
                6060 i =          14
                6070 i =          15
                6080 i =          16
                6090 i =          17
                6100 i =          18
                6110 i =          19
                6120 i =          20
                6130 i =          21
                6140 i =          22
                6150 i =          23
                6160 i =          24
                6170 i =          25
                6180 i =          26
                6190 i =          27
                6200 i =          28
                6210 i =          29
                6220 i =          30
                6220 k =           1, rx = 0
en_Char = 0, en_idx = 1
                6230 i =          31
en_Char = 0, en_idx = 0
                6240 i =           0
                6250 i =           1
                6260 i =           2
                6270 i =           3
                6280 i =           4
                6290 i =           5
                6300 i =           6
                6310 i =           7
                6320 i =           8
                6330 i =           9
                6340 i =          10
                6350 i =          11
                6360 i =          12
                6370 i =          13
                6380 i =          14
                6390 i =          15
                6400 i =          16
                6410 i =          17
                6420 i =          18
                6430 i =          19
                6440 i =          20
                6450 i =          21
                6460 i =          22
                6470 i =          23
                6480 i =          24
                6490 i =          25
                6500 i =          26
                6510 i =          27
                6520 i =          28
                6530 i =          29
                6540 i =          30
                6540 k =           2, rx = 0
en_Char = 0, en_idx = 1
                6550 i =          31
en_Char = 0, en_idx = 0
                6560 i =           0
                6570 i =           1
                6580 i =           2
                6590 i =           3
                6600 i =           4
                6610 i =           5
                6620 i =           6
                6630 i =           7
                6640 i =           8
                6650 i =           9
                6660 i =          10
                6670 i =          11
                6680 i =          12
                6690 i =          13
                6700 i =          14
                6710  Test_1
en_Char = 0, en_idx = 0
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
                7010 i =          30
                7010 k =           3, rx = 1
en_Char = 0, en_idx = 1
                7020 i =          31
en_Char = 0, en_idx = 0
                7030  Test_2
en_Char = 0, en_idx = 0
                7030 i =           0
                7040 i =           1
                7050 i =           2
                7060 i =           3
                7070 i =           4
                7080 i =           5
                7090 i =           6
                7100 i =           7
                7110 i =           8
                7120 i =           9
                7130 i =          10
                7140 i =          11
                7150 i =          12
                7160 i =          13
                7170 i =          14
                7180 i =          15
                7190 i =          16
                7200 i =          17
                7210 i =          18
                7220 i =          19
                7230 i =          20
                7240 i =          21
                7250 i =          22
                7260 i =          23
                7270 i =          24
                7280 i =          25
                7290 i =          26
                7300 i =          27
                7310 i =          28
                7320 i =          29
                7330 i =          30
                7330 k =           4, rx = 0
en_Char = 0, en_idx = 1
                7340 i =          31
en_Char = 0, en_idx = 0
                7350 i =           0
                7360 i =           1
                7370 i =           2
                7380 i =           3
                7390 i =           4
                7400 i =           5
                7410 i =           6
                7420 i =           7
                7430 i =           8
                7440 i =           9
                7450 i =          10
                7460 i =          11
                7470 i =          12
                7480 i =          13
                7490 i =          14
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7701.535 ; gain = 8.004 ; free physical = 42402 ; free virtual = 54336
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                5430  Uart start.
en_Char = 0, en_idx = 0
                5600 i =           0
                5610 i =           1
                5620 i =           2
                5630 i =           3
                5640 i =           4
                5650 i =           5
                5660 i =           6
                5670 i =           7
                5680 i =           8
                5690 i =           9
                5700 i =          10
                5710 i =          11
                5720 i =          12
                5730 i =          13
                5740 i =          14
                5750 i =          15
                5760 i =          16
                5770 i =          17
                5780 i =          18
                5790 i =          19
                5800 i =          20
                5810 i =          21
                5820 i =          22
                5830 i =          23
                5840 i =          24
                5850 i =          25
                5860 i =          26
                5870 i =          27
                5880 i =          28
                5890 i =          29
                5900 i =          30
                5900 k =           0, rx = 0
en_Char = 0, en_idx = 1
                5910 i =          31
en_Char = 0, en_idx = 0
                5920 i =           0
                5930 i =           1
                5940 i =           2
                5950 i =           3
                5960 i =           4
                5970 i =           5
                5980 i =           6
                5990 i =           7
                6000 i =           8
                6010 i =           9
                6020 i =          10
                6030 i =          11
                6040 i =          12
                6050 i =          13
                6060 i =          14
                6070 i =          15
                6080 i =          16
                6090 i =          17
                6100 i =          18
                6110 i =          19
                6120 i =          20
                6130 i =          21
                6140 i =          22
                6150 i =          23
                6160 i =          24
                6170 i =          25
                6180 i =          26
                6190 i =          27
                6200 i =          28
                6210 i =          29
                6220 i =          30
                6220 k =           1, rx = 0
en_Char = 0, en_idx = 1
                6230 i =          31
en_Char = 0, en_idx = 0
                6240 i =           0
                6250 i =           1
                6260 i =           2
                6270 i =           3
                6280 i =           4
                6290 i =           5
                6300 i =           6
                6310 i =           7
                6320 i =           8
                6330 i =           9
                6340 i =          10
                6350 i =          11
                6360 i =          12
                6370 i =          13
                6380 i =          14
                6390 i =          15
                6400 i =          16
                6410 i =          17
                6420 i =          18
                6430 i =          19
                6440 i =          20
                6450 i =          21
                6460 i =          22
                6470 i =          23
                6480 i =          24
                6490 i =          25
                6500 i =          26
                6510 i =          27
                6520 i =          28
                6530 i =          29
                6540 i =          30
                6540 k =           2, rx = 0
en_Char = 0, en_idx = 1
                6550 i =          31
en_Char = 0, en_idx = 0
                6560 i =           0
                6570 i =           1
                6580 i =           2
                6590 i =           3
                6600 i =           4
                6610 i =           5
                6620 i =           6
                6630 i =           7
                6640 i =           8
                6650 i =           9
                6660 i =          10
                6670 i =          11
                6680 i =          12
                6690 i =          13
                6700 i =          14
                6710 i =          15
                6720 i =          16
                6730  Test_1
en_Char = 0, en_idx = 0
                6730 i =           0
                6740 i =           1
                6750 i =           2
                6760 i =           3
                6770 i =           4
                6780 i =           5
                6790 i =           6
                6800 i =           7
                6810 i =           8
                6820 i =           9
                6830 i =          10
                6840 i =          11
                6850 i =          12
                6860 i =          13
                6870 i =          14
                6880 i =          15
                6890 i =          16
                6900 i =          17
                6910 i =          18
                6920 i =          19
                6930 i =          20
                6940 i =          21
                6950 i =          22
                6960 i =          23
                6970 i =          24
                6980 i =          25
                6990 i =          26
                7000 i =          27
                7010 i =          28
                7020 i =          29
                7030 i =          30
                7030 k =           3, rx = 1
en_Char = 0, en_idx = 1
                7040 i =          31
en_Char = 0, en_idx = 0
                7050  Test_2
en_Char = 0, en_idx = 0
                7050 i =           0
                7060 i =           1
                7070 i =           2
                7080 i =           3
                7090 i =           4
                7100 i =           5
                7110 i =           6
                7120 i =           7
                7130 i =           8
                7140 i =           9
                7150 i =          10
                7160 i =          11
                7170 i =          12
                7180 i =          13
                7190 i =          14
                7200 i =          15
                7210 i =          16
                7220 i =          17
                7230 i =          18
                7240 i =          19
                7250 i =          20
                7260 i =          21
                7270 i =          22
                7280 i =          23
                7290 i =          24
                7300 i =          25
                7310 i =          26
                7320 i =          27
                7330 i =          28
                7340 i =          29
                7350 i =          30
                7350 k =           4, rx = 0
en_Char = 0, en_idx = 1
                7360 i =          31
en_Char = 0, en_idx = 0
                7370 i =           0
                7380 i =           1
                7390 i =           2
                7400 i =           3
                7410 i =           4
                7420 i =           5
                7430 i =           6
                7440 i =           7
                7450 i =           8
                7460 i =           9
                7470 i =          10
                7480 i =          11
                7490 i =          12
                7500 i =          13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                5430  Uart start.
en_Char = 0, en_idx = 0
                5460 i =           0
                5470 i =           1
                5480 i =           2
                5490 i =           3
                5500 i =           4
                5510 i =           5
                5520 i =           6
                5530 i =           7
                5540 i =           8
                5550 i =           9
                5560 i =          10
                5570 i =          11
                5580 i =          12
                5590 i =          13
                5600 i =          14
                5610 i =          15
                5620 i =          16
                5630 i =          17
                5640 i =          18
                5650 i =          19
                5660 i =          20
                5670 i =          21
                5680 i =          22
                5690 i =          23
                5700 i =          24
                5710 i =          25
                5720 i =          26
                5730 i =          27
                5740 i =          28
                5750 i =          29
                5760 i =          30
                5760 k =           0, rx = 0
en_Char = 0, en_idx = 1
                5770 i =          31
en_Char = 0, en_idx = 0
                5780 i =           0
                5790 i =           1
                5800 i =           2
                5810 i =           3
                5820 i =           4
                5830 i =           5
                5840 i =           6
                5850 i =           7
                5860 i =           8
                5870 i =           9
                5880 i =          10
                5890 i =          11
                5900 i =          12
                5910 i =          13
                5920 i =          14
                5930 i =          15
                5940 i =          16
                5950 i =          17
                5960 i =          18
                5970 i =          19
                5980 i =          20
                5990 i =          21
                6000 i =          22
                6010 i =          23
                6020 i =          24
                6030 i =          25
                6040 i =          26
                6050 i =          27
                6060 i =          28
                6070 i =          29
                6080 i =          30
                6080 k =           1, rx = 0
en_Char = 0, en_idx = 1
                6090 i =          31
en_Char = 0, en_idx = 0
                6100 i =           0
                6110 i =           1
                6120 i =           2
                6130 i =           3
                6140 i =           4
                6150 i =           5
                6160 i =           6
                6170 i =           7
                6180 i =           8
                6190 i =           9
                6200 i =          10
                6210 i =          11
                6220 i =          12
                6230 i =          13
                6240 i =          14
                6250 i =          15
                6260 i =          16
                6270 i =          17
                6280 i =          18
                6290 i =          19
                6300 i =          20
                6310 i =          21
                6320 i =          22
                6330 i =          23
                6340 i =          24
                6350 i =          25
                6360 i =          26
                6370 i =          27
                6380 i =          28
                6390 i =          29
                6400 i =          30
                6400 k =           2, rx = 0
en_Char = 0, en_idx = 1
                6410 i =          31
en_Char = 0, en_idx = 0
                6420 i =           0
                6430 i =           1
                6440 i =           2
                6450 i =           3
                6460 i =           4
                6470 i =           5
                6480 i =           6
                6490 i =           7
                6500 i =           8
                6510 i =           9
                6520 i =          10
                6530 i =          11
                6540 i =          12
                6550 i =          13
                6560 i =          14
                6570 i =          15
                6580 i =          16
                6590 i =          17
                6600 i =          18
                6610 i =          19
                6620 i =          20
                6630 i =          21
                6640 i =          22
                6650 i =          23
                6660 i =          24
                6670 i =          25
                6680 i =          26
                6690 i =          27
                6700 i =          28
                6710  Test_1
                6710 i =          29
                6720 i =          30
                6720 k =           3, rx = 1
en_Char = 0, en_idx = 1
                6730 i =          31
en_Char = 0, en_idx = 0
                6740 i =           0
                6750 i =           1
                6760 i =           2
                6770 i =           3
                6780 i =           4
                6790 i =           5
                6800 i =           6
                6810 i =           7
                6820 i =           8
                6830 i =           9
                6840 i =          10
                6850 i =          11
                6860 i =          12
                6870 i =          13
                6880 i =          14
                6890 i =          15
                6900 i =          16
                6910 i =          17
                6920 i =          18
                6930 i =          19
                6940 i =          20
                6950 i =          21
                6960 i =          22
                6970 i =          23
                6980 i =          24
                6990 i =          25
                7000 i =          26
                7010 i =          27
                7020 i =          28
                7030  Test_2
                7030 i =          29
                7040 i =          30
                7040 k =           4, rx = 0
en_Char = 0, en_idx = 1
                7050 i =          31
en_Char = 0, en_idx = 0
                7060 i =           0
                7070 i =           1
                7080 i =           2
                7090 i =           3
                7100 i =           4
                7110 i =           5
                7120 i =           6
                7130 i =           7
                7140 i =           8
                7150 i =           9
                7160 i =          10
                7170 i =          11
                7180 i =          12
                7190 i =          13
                7200 i =          14
                7210 i =          15
                7220 i =          16
                7230 i =          17
                7240 i =          18
                7250 i =          19
                7260 i =          20
                7270 i =          21
                7280 i =          22
                7290 i =          23
                7300 i =          24
                7310 i =          25
                7320 i =          26
                7330 i =          27
                7340 i =          28
                7350 i =          29
                7360 i =          30
                7360 k =           5, rx = 0
en_Char = 0, en_idx = 1
                7370 i =          31
en_Char = 0, en_idx = 0
                7380 i =           0
                7390 i =           1
                7400 i =           2
                7410 i =           3
                7420 i =           4
                7430 i =           5
                7440 i =           6
                7450 i =           7
                7460 i =           8
                7470 i =           9
                7480 i =          10
                7490 i =          11
                7500 i =          12
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {75000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 75000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                5430  Uart start.
en_Char = 0, en_idx = 0
                5760 k =           0, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
                6080 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
                6400 k =           2, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
                6710  Test_1
                6720 k =           3, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
                7030  Test_2
                7040 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
                7360 k =           5, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
                7680 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
                8000 k =           7, rx = 0
en_Char = 1, en_idx = 1
                8330 CHAR = 01001000  H
en_Char = 0, en_idx = 0
                8960 k =           0, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
                9280 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
                9600 k =           2, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
                9920 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               10240 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               10560 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               10880 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               11200 k =           7, rx = 0
en_Char = 1, en_idx = 1
               11530 CHAR = 01100101  e
en_Char = 0, en_idx = 0
               12160 k =           0, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               12480 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               12800 k =           2, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               13120 k =           3, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               13440 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               13760 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               14080 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               14400 k =           7, rx = 0
en_Char = 1, en_idx = 1
               14730 CHAR = 01101100  l
en_Char = 0, en_idx = 0
               15360 k =           0, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               15680 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               16000 k =           2, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               16320 k =           3, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               16640 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               16960 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               17280 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               17600 k =           7, rx = 0
en_Char = 1, en_idx = 1
               17930 CHAR = 01101100  l
en_Char = 0, en_idx = 0
               18560 k =           0, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               18880 k =           1, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               19200 k =           2, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               19520 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               19840 k =           4, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               20160 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               20480 k =           6, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               20800 k =           7, rx = 1
en_Char = 1, en_idx = 1
               21130 CHAR = 10110111  
en_Char = 0, en_idx = 0
               21480 k =           0, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               21800 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               22120 k =           2, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               22440 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               22760 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               23080 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               23400 k =           6, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               23720 k =           7, rx = 0
en_Char = 1, en_idx = 1
               24050 CHAR = 00100000   
en_Char = 0, en_idx = 0
               24640 k =           0, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               24960 k =           1, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               25280 k =           2, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               25600 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               25920 k =           4, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               26240 k =           5, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               26560 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               26880 k =           7, rx = 0
en_Char = 1, en_idx = 1
               27210 CHAR = 01010111  W
en_Char = 0, en_idx = 0
               27840 k =           0, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               28160 k =           1, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               28480 k =           2, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               28800 k =           3, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               29120 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               29440 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               29760 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               30080 k =           7, rx = 0
en_Char = 1, en_idx = 1
               30410 CHAR = 01101111  o
en_Char = 0, en_idx = 0
               31040 k =           0, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               31360 k =           1, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               31680 k =           2, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               32000 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               32320 k =           4, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               32640 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               32960 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               33280 k =           7, rx = 0
en_Char = 1, en_idx = 1
               33610 CHAR = 01110010  r
en_Char = 0, en_idx = 0
               34240 k =           0, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               34560 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               34880 k =           2, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               35200 k =           3, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               35520 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               35840 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               36160 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               36480 k =           7, rx = 0
en_Char = 1, en_idx = 1
               36810 CHAR = 01101100  l
en_Char = 0, en_idx = 0
               37440 k =           0, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               37760 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               38080 k =           2, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               38400 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               38720 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               39040 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               39360 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               39680 k =           7, rx = 0
en_Char = 1, en_idx = 1
               40010 CHAR = 01100100  d
en_Char = 0, en_idx = 0
               40640 k =           0, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               40960 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               41280 k =           2, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               41600 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               41920 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               42240 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               42560 k =           6, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               42880 k =           7, rx = 0
en_Char = 1, en_idx = 1
               43210 CHAR = 00100001  !
en_Char = 0, en_idx = 0
               43840 k =           0, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               44160 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               44480 k =           2, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               44800 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               45120 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               45440 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               45760 k =           6, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               46080 k =           7, rx = 0
en_Char = 1, en_idx = 1
               46410 CHAR = 00100001  !
en_Char = 0, en_idx = 0
               47040 k =           0, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               47360 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               47680 k =           2, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               48000 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               48320 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               48640 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               48960 k =           6, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               49280 k =           7, rx = 0
en_Char = 1, en_idx = 1
               49610 CHAR = 00100001  !
en_Char = 0, en_idx = 0
               50240 k =           0, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               50560 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               50880 k =           2, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               51200 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               51520 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               51840 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               52160 k =           6, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               52480 k =           7, rx = 0
en_Char = 1, en_idx = 1
               52810 CHAR = 00100001  !
en_Char = 0, en_idx = 0
               53440 k =           0, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               53760 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               54080 k =           2, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               54400 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               54720 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               55040 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               55360 k =           6, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               55680 k =           7, rx = 0
en_Char = 1, en_idx = 1
               56010 CHAR = 00100001  !
en_Char = 0, en_idx = 0
               56640 k =           0, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               56960 k =           1, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               57280 k =           2, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               57600 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               57920 k =           4, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               58240 k =           5, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               58560 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               58880 k =           7, rx = 0
en_Char = 1, en_idx = 1
               59210 CHAR = 01010010  R
en_Char = 0, en_idx = 0
               59560 k =           0, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               59880 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               60200 k =           2, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               60520 k =           3, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               60840 k =           4, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               61160 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               61480 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
en_Char = 0, en_idx = 0
               61800 k =           7, rx = 1
en_Char = 1, en_idx = 1
               61840=======UART done.=======
$finish called at time : 61840 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 75000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7775.570 ; gain = 16.008 ; free physical = 42665 ; free virtual = 54600
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 75000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                6710  Test_1
                7030  Test_2
                8330 CHAR = 01001000  H
               11530 CHAR = 01100101  e
               14730 CHAR = 01101100  l
               17930 CHAR = 01101100  l
               21130 CHAR = 10110111  
               24050 CHAR = 00100000   
               27210 CHAR = 01010111  W
               30410 CHAR = 01101111  o
               33610 CHAR = 01110010  r
               36810 CHAR = 01101100  l
               40010 CHAR = 01100100  d
               43210 CHAR = 00100001  !
               46410 CHAR = 00100001  !
               49610 CHAR = 00100001  !
               52810 CHAR = 00100001  !
               56010 CHAR = 00100001  !
               59210 CHAR = 01010010  R
               61840 =======UART done.=======
$finish called at time : 61840 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 75000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7799.582 ; gain = 24.012 ; free physical = 42668 ; free virtual = 54603
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 75000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                8330 CHAR = 01001000  H
               11530 CHAR = 01100101  e
               14730 CHAR = 01101100  l
               17930 CHAR = 01101100  l
               21130 CHAR = 10110111  
               24050 CHAR = 00100000   
               27210 CHAR = 01010111  W
               30410 CHAR = 01101111  o
               33610 CHAR = 01110010  r
               36810 CHAR = 01101100  l
               40010 CHAR = 01100100  d
               43210 CHAR = 00100001  !
               46410 CHAR = 00100001  !
               49610 CHAR = 00100001  !
               52810 CHAR = 00100001  !
               56010 CHAR = 00100001  !
               59210 CHAR = 01010010  R
               61840 =======UART done.=======
$finish called at time : 61840 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 75000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7828.598 ; gain = 29.016 ; free physical = 42669 ; free virtual = 54604
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {20000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
Current STATE: 0010
                8330 CHAR = 01001000  H
Current STATE: 0010
               11530 CHAR = 01100101  e
Current STATE: 0010
               14730 CHAR = 01101100  l
Current STATE: 0010
               17930 CHAR = 01101100  l
Current STATE: 0010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7847.605 ; gain = 19.008 ; free physical = 42679 ; free virtual = 54612
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                5450 i =           1
                8330 CHAR = 01001000  H
                8650 i =           1
               11530 CHAR = 01100101  e
               11850 i =           1
               14730 CHAR = 01101100  l
               15050 i =           1
               17930 CHAR = 01101100  l
               18250 i =           1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                5450 i =         542
                8330 CHAR = 01001000  H
                8650 i =          30
               11530 CHAR = 01100101  e
               11850 i =          30
               14730 CHAR = 01101100  l
               15050 i =          30
               17930 CHAR = 01101100  l
               18250 i =          30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20000
Current STATE: xxxx
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
                  60 =======Start jtag=======
                  60 =======jtag done=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
                1920 =======Start spi_load=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Fetch_EN:1 
                3370 =======SPI_load done.=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
                5450 i =         542
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
                8330 CHAR = 01001000  H
Current STATE: 0100
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
                8650 i =          30
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
               11530 CHAR = 01100101  e
Current STATE: 0100
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
               11850 i =          30
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
               14730 CHAR = 01101100  l
Current STATE: 0100
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
               15050 i =          30
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
               17930 CHAR = 01101100  l
Current STATE: 0100
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
               18250 i =          30
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7916.641 ; gain = 21.012 ; free physical = 42676 ; free virtual = 54609
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20000
Current STATE: xxxx   start_access = x 
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
                1920 =======Start spi_load=======
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Fetch_EN:1 
                3370 =======SPI_load done.=======
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 1 
Current STATE: 0010   start_access = 1 
                5450 i =           1
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
                8330 CHAR = 01001000  H
Current STATE: 0100   start_access = 1 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 1 
Current STATE: 0010   start_access = 1 
                8650 i =           1
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
               11530 CHAR = 01100101  e
Current STATE: 0100   start_access = 1 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 1 
Current STATE: 0010   start_access = 1 
               11850 i =           1
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
               14730 CHAR = 01101100  l
Current STATE: 0100   start_access = 1 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 1 
Current STATE: 0010   start_access = 1 
               15050 i =           1
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
               17930 CHAR = 01101100  l
Current STATE: 0100   start_access = 1 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 1 
Current STATE: 0010   start_access = 1 
               18250 i =           1
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000
