Analysis & Synthesis report for clock_top
Wed May 21 15:58:40 2025
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Source assignments for Hz_12:u_Hz|lpm_counter:counter_rtl_0
  8. Source assignments for ring:u_ring|lpm_counter:counter_rtl_1
  9. Parameter Settings for Inferred Entity Instance: Hz_12:u_Hz|lpm_counter:counter_rtl_0
 10. Parameter Settings for Inferred Entity Instance: ring:u_ring|lpm_counter:counter_rtl_1
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed May 21 15:58:40 2025        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; clock_top                                    ;
; Top-level Entity Name       ; clock_top                                    ;
; Family                      ; MAX7000S                                     ;
; Total macrocells            ; 121                                          ;
; Total pins                  ; 38                                           ;
+-----------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                  ;
+--------------------------------------------------------------+-----------------+---------------+
; Option                                                       ; Setting         ; Default Value ;
+--------------------------------------------------------------+-----------------+---------------+
; Device                                                       ; EPM7128SLC84-15 ;               ;
; Top-level entity name                                        ; clock_top       ; clock_top     ;
; Family name                                                  ; MAX7000S        ; Stratix II    ;
; Optimization Technique                                       ; Area            ; Speed         ;
; Use Generated Physical Constraints File                      ; Off             ;               ;
; Use smart compilation                                        ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off             ; Off           ;
; Preserve fewer node names                                    ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off             ; Off           ;
; Verilog Version                                              ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93          ; VHDL93        ;
; State Machine Processing                                     ; Auto            ; Auto          ;
; Safe State Machine                                           ; Off             ; Off           ;
; Extract Verilog State Machines                               ; On              ; On            ;
; Extract VHDL State Machines                                  ; On              ; On            ;
; Ignore Verilog initial constructs                            ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On              ; On            ;
; Parallel Synthesis                                           ; Off             ; Off           ;
; NOT Gate Push-Back                                           ; On              ; On            ;
; Power-Up Don't Care                                          ; On              ; On            ;
; Remove Duplicate Registers                                   ; On              ; On            ;
; Ignore CARRY Buffers                                         ; Off             ; Off           ;
; Ignore CASCADE Buffers                                       ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off             ; Off           ;
; Ignore LCELL Buffers                                         ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                          ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                               ; Off             ; Off           ;
; Allow XOR Gate Usage                                         ; On              ; On            ;
; Auto Logic Cell Insertion                                    ; On              ; On            ;
; Parallel Expander Chain Length                               ; 4               ; 4             ;
; Auto Parallel Expanders                                      ; On              ; On            ;
; Auto Open-Drain Pins                                         ; On              ; On            ;
; Auto Resource Sharing                                        ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                 ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing          ; On              ; On            ;
; Ignore translate_off and synthesis_off directives            ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On              ; On            ;
; HDL message level                                            ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100             ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100             ; 100           ;
; Block Design Naming                                          ; Auto            ; Auto          ;
; Synthesis Effort                                             ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On              ; On            ;
; Analysis & Synthesis Message Level                           ; Medium          ; Medium        ;
+--------------------------------------------------------------+-----------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                           ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                       ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------+
; alarm_control.v                  ; yes             ; User Verilog HDL File  ; F:/verliog/20250514/alarm_control.v                                ;
; clock_control.v                  ; yes             ; User Verilog HDL File  ; F:/verliog/20250514/clock_control.v                                ;
; clock_top.v                      ; yes             ; User Verilog HDL File  ; F:/verliog/20250514/clock_top.v                                    ;
; display_control.v                ; yes             ; User Verilog HDL File  ; F:/verliog/20250514/display_control.v                              ;
; Hz_12.v                          ; yes             ; User Verilog HDL File  ; F:/verliog/20250514/Hz_12.v                                        ;
; key_handle.v                     ; yes             ; User Verilog HDL File  ; F:/verliog/20250514/key_handle.v                                   ;
; mode_control.v                   ; yes             ; User Verilog HDL File  ; F:/verliog/20250514/mode_control.v                                 ;
; ring.v                           ; yes             ; User Verilog HDL File  ; F:/verliog/20250514/ring.v                                         ;
; lpm_counter.tdf                  ; yes             ; Megafunction           ; f:/verliog/quartus/libraries/megafunctions/lpm_counter.tdf         ;
; lpm_constant.inc                 ; yes             ; Megafunction           ; f:/verliog/quartus/libraries/megafunctions/lpm_constant.inc        ;
; lpm_decode.inc                   ; yes             ; Megafunction           ; f:/verliog/quartus/libraries/megafunctions/lpm_decode.inc          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction           ; f:/verliog/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; cmpconst.inc                     ; yes             ; Megafunction           ; f:/verliog/quartus/libraries/megafunctions/cmpconst.inc            ;
; lpm_compare.inc                  ; yes             ; Megafunction           ; f:/verliog/quartus/libraries/megafunctions/lpm_compare.inc         ;
; lpm_counter.inc                  ; yes             ; Megafunction           ; f:/verliog/quartus/libraries/megafunctions/lpm_counter.inc         ;
; dffeea.inc                       ; yes             ; Megafunction           ; f:/verliog/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction           ; f:/verliog/quartus/libraries/megafunctions/alt_synch_counter.inc   ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction           ; f:/verliog/quartus/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction           ; f:/verliog/quartus/libraries/megafunctions/alt_counter_f10ke.inc   ;
; alt_counter_stratix.inc          ; yes             ; Megafunction           ; f:/verliog/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; aglobal90.inc                    ; yes             ; Megafunction           ; f:/verliog/quartus/libraries/megafunctions/aglobal90.inc           ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 121                  ;
; Total registers      ; 93                   ;
; I/O pins             ; 38                   ;
; Shareable expanders  ; 48                   ;
; Parallel expanders   ; 15                   ;
; Maximum fan-out node ; clk                  ;
; Maximum fan-out      ; 93                   ;
; Total fan-out        ; 1521                 ;
; Average fan-out      ; 7.35                 ;
+----------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                             ;
+-------------------------------------------+------------+------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Macrocells ; Pins ; Full Hierarchy Name                              ; Library Name ;
+-------------------------------------------+------------+------+--------------------------------------------------+--------------+
; |clock_top                                ; 121        ; 38   ; |clock_top                                       ; work         ;
;    |Hz_12:u_Hz|                           ; 12         ; 0    ; |clock_top|Hz_12:u_Hz                            ; work         ;
;       |lpm_counter:counter_rtl_0|         ; 10         ; 0    ; |clock_top|Hz_12:u_Hz|lpm_counter:counter_rtl_0  ; work         ;
;    |alarm_control:u_alarm_controller|     ; 25         ; 0    ; |clock_top|alarm_control:u_alarm_controller      ; work         ;
;    |clock_control:u_clock_controller|     ; 31         ; 0    ; |clock_top|clock_control:u_clock_controller      ; work         ;
;    |display_control:u_display_controller| ; 32         ; 0    ; |clock_top|display_control:u_display_controller  ; work         ;
;    |key_handle:u_key_handle|              ; 4          ; 0    ; |clock_top|key_handle:u_key_handle               ; work         ;
;    |mode_control:u_mode_controller|       ; 5          ; 0    ; |clock_top|mode_control:u_mode_controller        ; work         ;
;    |ring:u_ring|                          ; 12         ; 0    ; |clock_top|ring:u_ring                           ; work         ;
;       |lpm_counter:counter_rtl_1|         ; 4          ; 0    ; |clock_top|ring:u_ring|lpm_counter:counter_rtl_1 ; work         ;
+-------------------------------------------+------------+------+--------------------------------------------------+--------------+


+-------------------------------------------------------------+
; Source assignments for Hz_12:u_Hz|lpm_counter:counter_rtl_0 ;
+---------------------------+-------+------+------------------+
; Assignment                ; Value ; From ; To               ;
+---------------------------+-------+------+------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                ;
+---------------------------+-------+------+------------------+


+--------------------------------------------------------------+
; Source assignments for ring:u_ring|lpm_counter:counter_rtl_1 ;
+---------------------------+-------+------+-------------------+
; Assignment                ; Value ; From ; To                ;
+---------------------------+-------+------+-------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                 ;
+---------------------------+-------+------+-------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Hz_12:u_Hz|lpm_counter:counter_rtl_0 ;
+------------------------+-------------------+------------------------------------------+
; Parameter Name         ; Value             ; Type                                     ;
+------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                           ;
; LPM_WIDTH              ; 10                ; Untyped                                  ;
; LPM_DIRECTION          ; UP                ; Untyped                                  ;
; LPM_MODULUS            ; 0                 ; Untyped                                  ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                  ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                  ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                  ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                       ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                       ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                  ;
; LABWIDE_SCLR           ; ON                ; Untyped                                  ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                  ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                  ;
+------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ring:u_ring|lpm_counter:counter_rtl_1 ;
+------------------------+-------------------+-------------------------------------------+
; Parameter Name         ; Value             ; Type                                      ;
+------------------------+-------------------+-------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                            ;
; LPM_WIDTH              ; 4                 ; Untyped                                   ;
; LPM_DIRECTION          ; UP                ; Untyped                                   ;
; LPM_MODULUS            ; 0                 ; Untyped                                   ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                   ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                   ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                   ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                   ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                        ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                        ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                   ;
; LABWIDE_SCLR           ; ON                ; Untyped                                   ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                   ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                   ;
+------------------------+-------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 21 15:58:38 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock_top -c clock_top
Info: Found 1 design units, including 1 entities, in source file alarm_control.v
    Info: Found entity 1: alarm_control
Info: Found 1 design units, including 1 entities, in source file clock_control.v
    Info: Found entity 1: clock_control
Warning (10275): Verilog HDL Module Instantiation warning at clock_top.v(82): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at clock_top.v(91): ignored dangling comma in List of Port Connections
Info: Found 1 design units, including 1 entities, in source file clock_top.v
    Info: Found entity 1: clock_top
Info: Found 1 design units, including 1 entities, in source file display_control.v
    Info: Found entity 1: display_control
Info: Found 1 design units, including 1 entities, in source file Hz_12.v
    Info: Found entity 1: Hz_12
Info: Found 1 design units, including 1 entities, in source file key_handle.v
    Info: Found entity 1: key_handle
Info: Found 1 design units, including 1 entities, in source file mode_control.v
    Info: Found entity 1: mode_control
Info: Found 1 design units, including 1 entities, in source file ring.v
    Info: Found entity 1: ring
Info: Elaborating entity "clock_top" for the top level hierarchy
Info: Elaborating entity "Hz_12" for hierarchy "Hz_12:u_Hz"
Info: Elaborating entity "key_handle" for hierarchy "key_handle:u_key_handle"
Info: Elaborating entity "mode_control" for hierarchy "mode_control:u_mode_controller"
Info: Elaborating entity "clock_control" for hierarchy "clock_control:u_clock_controller"
Info: Elaborating entity "alarm_control" for hierarchy "alarm_control:u_alarm_controller"
Info: Elaborating entity "ring" for hierarchy "ring:u_ring"
Warning (10230): Verilog HDL assignment warning at ring.v(138): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "display_control" for hierarchy "display_control:u_display_controller"
Warning (10230): Verilog HDL assignment warning at display_control.v(62): truncated value with size 3 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at display_control.v(63): truncated value with size 3 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at display_control.v(64): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at display_control.v(65): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at display_control.v(113): truncated value with size 4 to match size of target (3)
Info: Inferred 2 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=10) from the following logic: "Hz_12:u_Hz|counter[0]~10"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "ring:u_ring|counter[0]~8"
Info: Elaborated megafunction instantiation "Hz_12:u_Hz|lpm_counter:counter_rtl_0"
Info: Instantiated megafunction "Hz_12:u_Hz|lpm_counter:counter_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "10"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "ring:u_ring|lpm_counter:counter_rtl_1"
Info: Instantiated megafunction "ring:u_ring|lpm_counter:counter_rtl_1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Registers with preset signals will power-up high
Info: Implemented 207 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 32 output pins
    Info: Implemented 121 macrocells
    Info: Implemented 48 shareable expanders
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 233 megabytes
    Info: Processing ended: Wed May 21 15:58:50 2025
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:01


