<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PSOC E8XXGP Device Support Library</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PSOC E8XXGP Device Support Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__group__sysclk__pll__funcs.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">Functions<div class="ingroups"><a class="el" href="group__group__pdl__top.html">PDL API Reference</a> &raquo; <a class="el" href="group__group__sysclk.html">SysClk       (System Clock)</a> &raquo; <a class="el" href="group__group__sysclk__pll.html">Phase Locked Loop (PLL)</a></div></div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac5c498137bf7012e8e0f8b8e0dfba1f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#gac5c498137bf7012e8e0f8b8e0dfba1f0">Cy_SysClk_PllConfigure</a> (uint32_t clkPath, const <a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__config__t">cy_stc_pll_config_t</a> *config)</td></tr>
<tr class="memdesc:gac5c498137bf7012e8e0f8b8e0dfba1f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures a given PLL.  <a href="group__group__sysclk__pll__funcs.html#gac5c498137bf7012e8e0f8b8e0dfba1f0">More...</a><br /></td></tr>
<tr class="separator:gac5c498137bf7012e8e0f8b8e0dfba1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21ad8110bfc4506947fbd0fb163d055"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#gad21ad8110bfc4506947fbd0fb163d055">Cy_SysClk_PllManualConfigure</a> (uint32_t clkPath, const <a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a> *config)</td></tr>
<tr class="memdesc:gad21ad8110bfc4506947fbd0fb163d055"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manually configures a PLL based on user inputs.  <a href="group__group__sysclk__pll__funcs.html#gad21ad8110bfc4506947fbd0fb163d055">More...</a><br /></td></tr>
<tr class="separator:gad21ad8110bfc4506947fbd0fb163d055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fc66dcae940c37c26bc7d8b840f83b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga1fc66dcae940c37c26bc7d8b840f83b0">Cy_SysClk_PllGetConfiguration</a> (uint32_t clkPath, <a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a> *config)</td></tr>
<tr class="memdesc:ga1fc66dcae940c37c26bc7d8b840f83b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reports configuration settings for a PLL.  <a href="group__group__sysclk__pll__funcs.html#ga1fc66dcae940c37c26bc7d8b840f83b0">More...</a><br /></td></tr>
<tr class="separator:ga1fc66dcae940c37c26bc7d8b840f83b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5396ed00cc7ddeeb924bf00ee08311e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga5396ed00cc7ddeeb924bf00ee08311e5">Cy_SysClk_PllEnable</a> (uint32_t clkPath, uint32_t timeoutus)</td></tr>
<tr class="memdesc:ga5396ed00cc7ddeeb924bf00ee08311e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the PLL.  <a href="group__group__sysclk__pll__funcs.html#ga5396ed00cc7ddeeb924bf00ee08311e5">More...</a><br /></td></tr>
<tr class="separator:ga5396ed00cc7ddeeb924bf00ee08311e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3ee5e192525df92ea07b32a3eb3d295"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#gae3ee5e192525df92ea07b32a3eb3d295">Cy_SysClk_PllIsEnabled</a> (uint32_t clkPath)</td></tr>
<tr class="memdesc:gae3ee5e192525df92ea07b32a3eb3d295"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reports whether or not the selected PLL is enabled.  <a href="group__group__sysclk__pll__funcs.html#gae3ee5e192525df92ea07b32a3eb3d295">More...</a><br /></td></tr>
<tr class="separator:gae3ee5e192525df92ea07b32a3eb3d295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be60f83c0ecbcaa5dcb6f41c93d6958"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga4be60f83c0ecbcaa5dcb6f41c93d6958">Cy_SysClk_PllLocked</a> (uint32_t clkPath)</td></tr>
<tr class="memdesc:ga4be60f83c0ecbcaa5dcb6f41c93d6958"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reports whether or not the selected PLL is locked.  <a href="group__group__sysclk__pll__funcs.html#ga4be60f83c0ecbcaa5dcb6f41c93d6958">More...</a><br /></td></tr>
<tr class="separator:ga4be60f83c0ecbcaa5dcb6f41c93d6958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab852ca09112d6bd07259c795c23f9efb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#gab852ca09112d6bd07259c795c23f9efb">Cy_SysClk_PllLostLock</a> (uint32_t clkPath)</td></tr>
<tr class="memdesc:gab852ca09112d6bd07259c795c23f9efb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reports whether or not the selected PLL lost its lock since the last time this function was called.  <a href="group__group__sysclk__pll__funcs.html#gab852ca09112d6bd07259c795c23f9efb">More...</a><br /></td></tr>
<tr class="separator:gab852ca09112d6bd07259c795c23f9efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dab90271e8887833424c8fc280a1f30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga0dab90271e8887833424c8fc280a1f30">Cy_SysClk_PllDisable</a> (uint32_t clkPath)</td></tr>
<tr class="memdesc:ga0dab90271e8887833424c8fc280a1f30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the selected PLL.  <a href="group__group__sysclk__pll__funcs.html#ga0dab90271e8887833424c8fc280a1f30">More...</a><br /></td></tr>
<tr class="separator:ga0dab90271e8887833424c8fc280a1f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga219fd6d8d1d18090fe6d7002610ac021"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga219fd6d8d1d18090fe6d7002610ac021">Cy_SysClk_PllGetFrequency</a> (uint32_t clkPath)</td></tr>
<tr class="memdesc:ga219fd6d8d1d18090fe6d7002610ac021"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the output frequency of the PLL.  <a href="group__group__sysclk__pll__funcs.html#ga219fd6d8d1d18090fe6d7002610ac021">More...</a><br /></td></tr>
<tr class="separator:ga219fd6d8d1d18090fe6d7002610ac021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfc0cc6f44b440d63ff697132c3d9f83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#gacfc0cc6f44b440d63ff697132c3d9f83">Cy_SysClk_DpllLpConfigure</a> (uint32_t pllNum, const <a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__config__t">cy_stc_pll_config_t</a> *config)</td></tr>
<tr class="memdesc:gacfc0cc6f44b440d63ff697132c3d9f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures DPLL-LP.  <a href="group__group__sysclk__pll__funcs.html#gacfc0cc6f44b440d63ff697132c3d9f83">More...</a><br /></td></tr>
<tr class="separator:gacfc0cc6f44b440d63ff697132c3d9f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8814474cc9ec207be0d0e27a1b7218"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga4f8814474cc9ec207be0d0e27a1b7218">Cy_SysClk_DpllLpManualConfigure</a> (uint32_t pllNum, const <a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a> *config)</td></tr>
<tr class="memdesc:ga4f8814474cc9ec207be0d0e27a1b7218"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manually configures a DPLL-LP based on user inputs.  <a href="group__group__sysclk__pll__funcs.html#ga4f8814474cc9ec207be0d0e27a1b7218">More...</a><br /></td></tr>
<tr class="separator:ga4f8814474cc9ec207be0d0e27a1b7218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga240fbd22a67aa84442e961abb1fcd901"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga240fbd22a67aa84442e961abb1fcd901">Cy_SysClk_DpllLpGetConfiguration</a> (uint32_t pllNum, <a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a> *config)</td></tr>
<tr class="memdesc:ga240fbd22a67aa84442e961abb1fcd901"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reports configuration settings for DPLL-LP.  <a href="group__group__sysclk__pll__funcs.html#ga240fbd22a67aa84442e961abb1fcd901">More...</a><br /></td></tr>
<tr class="separator:ga240fbd22a67aa84442e961abb1fcd901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga071663e9443cdf59b805a8a501f1a037"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga071663e9443cdf59b805a8a501f1a037">Cy_SysClk_DpllLpEnable</a> (uint32_t pllNum, uint32_t timeoutus)</td></tr>
<tr class="memdesc:ga071663e9443cdf59b805a8a501f1a037"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the DPLL-LP.  <a href="group__group__sysclk__pll__funcs.html#ga071663e9443cdf59b805a8a501f1a037">More...</a><br /></td></tr>
<tr class="separator:ga071663e9443cdf59b805a8a501f1a037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26617bd31494774f3c2eadf0f813b90"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#gae26617bd31494774f3c2eadf0f813b90">Cy_SysClk_DpllLpIsEnabled</a> (uint32_t pllNum)</td></tr>
<tr class="memdesc:gae26617bd31494774f3c2eadf0f813b90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reports whether or not the selected DPLL-LP is enabled.  <a href="group__group__sysclk__pll__funcs.html#gae26617bd31494774f3c2eadf0f813b90">More...</a><br /></td></tr>
<tr class="separator:gae26617bd31494774f3c2eadf0f813b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b90e0b82dee889b26d3dfb2684fad8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga02b90e0b82dee889b26d3dfb2684fad8">Cy_SysClk_DpllLpLocked</a> (uint32_t pllNum)</td></tr>
<tr class="memdesc:ga02b90e0b82dee889b26d3dfb2684fad8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reports whether or not the selected DPLL-LP is locked.  <a href="group__group__sysclk__pll__funcs.html#ga02b90e0b82dee889b26d3dfb2684fad8">More...</a><br /></td></tr>
<tr class="separator:ga02b90e0b82dee889b26d3dfb2684fad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa473883b6747bf82896660e987b219a2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#gaa473883b6747bf82896660e987b219a2">Cy_SysClk_DpllLpLostLock</a> (uint32_t pllNum)</td></tr>
<tr class="memdesc:gaa473883b6747bf82896660e987b219a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reports whether or not the selected DPLL-LP lost its lock since the last time this function was called.  <a href="group__group__sysclk__pll__funcs.html#gaa473883b6747bf82896660e987b219a2">More...</a><br /></td></tr>
<tr class="separator:gaa473883b6747bf82896660e987b219a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60489b3d2d85a7db0a142d70a247b340"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga60489b3d2d85a7db0a142d70a247b340">Cy_SysClk_DpllLpDisable</a> (uint32_t pllNum)</td></tr>
<tr class="memdesc:ga60489b3d2d85a7db0a142d70a247b340"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the selected DPLL-LP.  <a href="group__group__sysclk__pll__funcs.html#ga60489b3d2d85a7db0a142d70a247b340">More...</a><br /></td></tr>
<tr class="separator:ga60489b3d2d85a7db0a142d70a247b340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21534b679bc01898738d6b94cdb2539"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#gae21534b679bc01898738d6b94cdb2539">Cy_SysClk_DpllLpGetFrequency</a> (uint32_t pllNum)</td></tr>
<tr class="memdesc:gae21534b679bc01898738d6b94cdb2539"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the frequency of DPLL-LP.  <a href="group__group__sysclk__pll__funcs.html#gae21534b679bc01898738d6b94cdb2539">More...</a><br /></td></tr>
<tr class="separator:gae21534b679bc01898738d6b94cdb2539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cf7ad0cdbf271d3e968f65107e3153"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga50cf7ad0cdbf271d3e968f65107e3153">Cy_SysClk_DpllHpConfigure</a> (uint32_t pllNum, const <a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__config__t">cy_stc_pll_config_t</a> *config)</td></tr>
<tr class="memdesc:ga50cf7ad0cdbf271d3e968f65107e3153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures DPLL-HP.  <a href="group__group__sysclk__pll__funcs.html#ga50cf7ad0cdbf271d3e968f65107e3153">More...</a><br /></td></tr>
<tr class="separator:ga50cf7ad0cdbf271d3e968f65107e3153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga071c4ece05958ebd30b7564e8acf762c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga071c4ece05958ebd30b7564e8acf762c">Cy_SysClk_DpllHpManualConfigure</a> (uint32_t pllNum, const <a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a> *config)</td></tr>
<tr class="memdesc:ga071c4ece05958ebd30b7564e8acf762c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manually configures a DPLL-HP based on user inputs.  <a href="group__group__sysclk__pll__funcs.html#ga071c4ece05958ebd30b7564e8acf762c">More...</a><br /></td></tr>
<tr class="separator:ga071c4ece05958ebd30b7564e8acf762c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c08b25093711abc288cb048ec60177c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga8c08b25093711abc288cb048ec60177c">Cy_SysClk_DpllHpGetConfiguration</a> (uint32_t pllNum, <a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a> *config)</td></tr>
<tr class="memdesc:ga8c08b25093711abc288cb048ec60177c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reports configuration settings for DPLL-HP.  <a href="group__group__sysclk__pll__funcs.html#ga8c08b25093711abc288cb048ec60177c">More...</a><br /></td></tr>
<tr class="separator:ga8c08b25093711abc288cb048ec60177c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c6f3837926a7f727f339d3c454f9b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga39c6f3837926a7f727f339d3c454f9b7">Cy_SysClk_DpllHpEnable</a> (uint32_t pllNum, uint32_t timeoutus)</td></tr>
<tr class="memdesc:ga39c6f3837926a7f727f339d3c454f9b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the DPLL-HP.  <a href="group__group__sysclk__pll__funcs.html#ga39c6f3837926a7f727f339d3c454f9b7">More...</a><br /></td></tr>
<tr class="separator:ga39c6f3837926a7f727f339d3c454f9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f8a7c05c8b0e4c88a29adf3a37addf1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga9f8a7c05c8b0e4c88a29adf3a37addf1">Cy_SysClk_DpllHpIsEnabled</a> (uint32_t pllNum)</td></tr>
<tr class="memdesc:ga9f8a7c05c8b0e4c88a29adf3a37addf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reports whether or not the selected DPLL-HP is enabled.  <a href="group__group__sysclk__pll__funcs.html#ga9f8a7c05c8b0e4c88a29adf3a37addf1">More...</a><br /></td></tr>
<tr class="separator:ga9f8a7c05c8b0e4c88a29adf3a37addf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14642cae7c248ca95a6cfc83da1951f1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga14642cae7c248ca95a6cfc83da1951f1">Cy_SysClk_DpllHpLocked</a> (uint32_t pllNum)</td></tr>
<tr class="memdesc:ga14642cae7c248ca95a6cfc83da1951f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reports whether or not the selected DPLL-HP is locked.  <a href="group__group__sysclk__pll__funcs.html#ga14642cae7c248ca95a6cfc83da1951f1">More...</a><br /></td></tr>
<tr class="separator:ga14642cae7c248ca95a6cfc83da1951f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa69b99019cffc2dfb8429234a7d35c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#gaefa69b99019cffc2dfb8429234a7d35c">Cy_SysClk_DpllHpLostLock</a> (uint32_t pllNum)</td></tr>
<tr class="memdesc:gaefa69b99019cffc2dfb8429234a7d35c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reports whether or not the selected DPLL-HP lost its lock since the last time this function was called.  <a href="group__group__sysclk__pll__funcs.html#gaefa69b99019cffc2dfb8429234a7d35c">More...</a><br /></td></tr>
<tr class="separator:gaefa69b99019cffc2dfb8429234a7d35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4943fd500e4aa02e587a948efadcab8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#gac4943fd500e4aa02e587a948efadcab8">Cy_SysClk_DpllHpDisable</a> (uint32_t pllNum)</td></tr>
<tr class="memdesc:gac4943fd500e4aa02e587a948efadcab8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the selected DPLL-HP.  <a href="group__group__sysclk__pll__funcs.html#gac4943fd500e4aa02e587a948efadcab8">More...</a><br /></td></tr>
<tr class="separator:gac4943fd500e4aa02e587a948efadcab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga785f29d63d707173a0d5985f6159814f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__funcs.html#ga785f29d63d707173a0d5985f6159814f">Cy_SysClk_DpllHpGetFrequency</a> (uint32_t pllNum)</td></tr>
<tr class="memdesc:ga785f29d63d707173a0d5985f6159814f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the frequency of DPLL-HP.  <a href="group__group__sysclk__pll__funcs.html#ga785f29d63d707173a0d5985f6159814f">More...</a><br /></td></tr>
<tr class="separator:ga785f29d63d707173a0d5985f6159814f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="gac5c498137bf7012e8e0f8b8e0dfba1f0" name="gac5c498137bf7012e8e0f8b8e0dfba1f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5c498137bf7012e8e0f8b8e0dfba1f0">&#9670;&nbsp;</a></span>Cy_SysClk_PllConfigure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> Cy_SysClk_PllConfigure </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkPath</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__config__t">cy_stc_pll_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures a given PLL. </p>
<p >The configuration formula used is: Fout = pll_clk * (P / Q / div_out), where: Fout is the desired output frequency pll_clk is the frequency of the input source P is the feedback divider. Its value is in bitfield FEEDBACK_DIV. Q is the reference divider. Its value is in bitfield REFERENCE_DIV. div_out is the reference divider. Its value is in bitfield OUTPUT_DIV.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clkPath</td><td>Selects which PLL to configure. 1 is the first PLL; 0 is invalid.</td></tr>
    <tr><td class="paramname">config</td><td><a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__config__t">cy_stc_pll_config_t</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code: <br  />
CY_SYSCLK_SUCCESS - PLL successfully configured <br  />
CY_SYSCLK_INVALID_STATE - PLL not configured because it is already enabled <br  />
CY_SYSCLK_BAD_PARAM - Invalid clock path number, or input or desired output frequency is out of valid range <br  />
CY_SYSCLK_UNSUPPORTED_STATE - PLL is not present</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Call this function after changing the PLL input frequency, for example if <a class="el" href="group__group__sysclk__path__src__funcs.html#ga517f603266062d0013947ea950ed5b60">Cy_SysClk_ClkPathSetSource()</a> is called.</dd>
<dd>
Do not call this function when the PLL is enabled. If it is called, then this function returns immediately with an error return value and no register updates.</dd>
<dd>
Call <a class="el" href="group__group__startup__config__system__functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> after this function calling if it affects the CLK_HF0 frequency.</dd>
<dd>
Call <a class="el" href="group__group__syslib__functions.html#ga8b897f8554957f9393f645d5ab1106c9">Cy_SysLib_SetWaitStates</a> before calling this function if the PLL is the source of CLK_HF0 and the PLL frequency is increasing.</dd>
<dd>
Call <a class="el" href="group__group__syslib__functions.html#ga8b897f8554957f9393f645d5ab1106c9">Cy_SysLib_SetWaitStates</a> after calling this function if the PLL is the source of CLK_HF0 and the PLL frequency is decreasing.</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: PLL needs to source HFCLK0, which must operate at 100 MHz.</span></div>
<div class="line"><span class="comment">                 The IMO sources the PLL at 8MHz. Startup time is not an issue</span></div>
<div class="line"><span class="comment">                 and manual configuration of the PLL is not needed. */</span></div>
<div class="line"> </div>
<div class="line">    <a class="code hl_struct" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__config__t">cy_stc_pll_config_t</a> pllConfig =</div>
<div class="line">    {</div>
<div class="line">        <span class="comment">/*.inputFreq  =*/</span> 8000000UL,                    <span class="comment">/* PLL input: 8 MHz IMO */</span></div>
<div class="line">        <span class="comment">/*.outputFreq =*/</span> 100000000UL,                  <span class="comment">/* PLL output: 100 MHz */</span></div>
<div class="line">        <span class="comment">/*.lfMode     =*/</span> <span class="keyword">true</span>,                         <span class="comment">/* Enable low frequency mode (VCO = 170~200 MHz) */</span></div>
<div class="line">        <span class="comment">/*.outputMode =*/</span> <a class="code hl_enumvalue" href="group__group__sysclk__pll__enums.html#gga777e08424e26c9cd8c2602b2114e716bacd71b0d705fcb6d646c7f439e6de3cf0">CY_SYSCLK_FLLPLL_OUTPUT_AUTO</a>  <span class="comment">/* Output 100 MHz when locked. Otherwise 8 MHz */</span></div>
<div class="line">    };</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* Set the PLL source (path 1 mux) to be the IMO.</span></div>
<div class="line"><span class="comment">       Note: Path 0 is not valid for PLL. */</span></div>
<div class="line">    (void)<a class="code hl_function" href="group__group__sysclk__path__src__funcs.html#ga517f603266062d0013947ea950ed5b60">Cy_SysClk_ClkPathSetSource</a>(1UL, <a class="code hl_enumvalue" href="group__group__sysclk__path__src__enums.html#gga8ddaf9023a02dee0d1f9a5629d6ccfe6a01c7cbab413a99daa41d2fb7a0340955">CY_SYSCLK_CLKPATH_IN_IMO</a>);</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* Configure Path 1 PLL with the settings in pllConfig struct */</span></div>
<div class="line">    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code hl_function" href="group__group__sysclk__pll__funcs.html#gac5c498137bf7012e8e0f8b8e0dfba1f0">Cy_SysClk_PllConfigure</a>(1UL, &amp;pllConfig))</div>
<div class="line">    {</div>
<div class="line">        <span class="comment">/* Insert error handling */</span></div>
<div class="line">    }</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* Enable the Path 1 PLL with 2000 microsecond timeout */</span></div>
<div class="line">    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code hl_function" href="group__group__sysclk__pll__funcs.html#ga5396ed00cc7ddeeb924bf00ee08311e5">Cy_SysClk_PllEnable</a>(1UL, 2000UL))</div>
<div class="line">    {</div>
<div class="line">        <span class="comment">/* Insert error handling */</span></div>
<div class="line">    }</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* Set the HFCLK0 source to clock path 1 */</span></div>
<div class="line">    (void)<a class="code hl_function" href="group__group__sysclk__clk__hf__funcs.html#ga2d39c7e5111f9ba0738f032a98b4593e">Cy_SysClk_ClkHfSetSource</a>(0UL, <a class="code hl_enumvalue" href="group__group__sysclk__clk__hf__enums.html#ggabac2d6b9124a00860dcd781a922788d6a69197ee41c916c6e61d81dbe9be1825f">CY_SYSCLK_CLKHF_IN_CLKPATH1</a>);</div>
<div class="ttc" id="agroup__group__sysclk__clk__hf__enums_html_ggabac2d6b9124a00860dcd781a922788d6a69197ee41c916c6e61d81dbe9be1825f"><div class="ttname"><a href="group__group__sysclk__clk__hf__enums.html#ggabac2d6b9124a00860dcd781a922788d6a69197ee41c916c6e61d81dbe9be1825f">CY_SYSCLK_CLKHF_IN_CLKPATH1</a></div><div class="ttdeci">@ CY_SYSCLK_CLKHF_IN_CLKPATH1</div><div class="ttdoc">clkHf input is Clock Path 1</div><div class="ttdef"><b>Definition:</b> cy_sysclk.h:2510</div></div>
<div class="ttc" id="agroup__group__sysclk__clk__hf__funcs_html_ga2d39c7e5111f9ba0738f032a98b4593e"><div class="ttname"><a href="group__group__sysclk__clk__hf__funcs.html#ga2d39c7e5111f9ba0738f032a98b4593e">Cy_SysClk_ClkHfSetSource</a></div><div class="ttdeci">cy_en_sysclk_status_t Cy_SysClk_ClkHfSetSource(uint32_t clkHf, cy_en_clkhf_in_sources_t source)</div><div class="ttdoc">Selects the source of the selected clkHf.</div><div class="ttdef"><b>Definition:</b> cy_sysclk_v2.c:3244</div></div>
<div class="ttc" id="agroup__group__sysclk__path__src__enums_html_gga8ddaf9023a02dee0d1f9a5629d6ccfe6a01c7cbab413a99daa41d2fb7a0340955"><div class="ttname"><a href="group__group__sysclk__path__src__enums.html#gga8ddaf9023a02dee0d1f9a5629d6ccfe6a01c7cbab413a99daa41d2fb7a0340955">CY_SYSCLK_CLKPATH_IN_IMO</a></div><div class="ttdeci">@ CY_SYSCLK_CLKPATH_IN_IMO</div><div class="ttdoc">Select the IMO as the output of the path mux.</div><div class="ttdef"><b>Definition:</b> cy_sysclk.h:828</div></div>
<div class="ttc" id="agroup__group__sysclk__path__src__funcs_html_ga517f603266062d0013947ea950ed5b60"><div class="ttname"><a href="group__group__sysclk__path__src__funcs.html#ga517f603266062d0013947ea950ed5b60">Cy_SysClk_ClkPathSetSource</a></div><div class="ttdeci">cy_en_sysclk_status_t Cy_SysClk_ClkPathSetSource(uint32_t clkPath, cy_en_clkpath_in_sources_t source)</div><div class="ttdoc">Configures the source for the specified clock path.</div><div class="ttdef"><b>Definition:</b> cy_sysclk_v2.c:4693</div></div>
<div class="ttc" id="agroup__group__sysclk__pll__enums_html_gga777e08424e26c9cd8c2602b2114e716bacd71b0d705fcb6d646c7f439e6de3cf0"><div class="ttname"><a href="group__group__sysclk__pll__enums.html#gga777e08424e26c9cd8c2602b2114e716bacd71b0d705fcb6d646c7f439e6de3cf0">CY_SYSCLK_FLLPLL_OUTPUT_AUTO</a></div><div class="ttdeci">@ CY_SYSCLK_FLLPLL_OUTPUT_AUTO</div><div class="ttdoc">Output FLL/PLL input source when not locked, and FLL/PLL output when locked.</div><div class="ttdef"><b>Definition:</b> cy_sysclk.h:989</div></div>
<div class="ttc" id="agroup__group__sysclk__pll__funcs_html_ga5396ed00cc7ddeeb924bf00ee08311e5"><div class="ttname"><a href="group__group__sysclk__pll__funcs.html#ga5396ed00cc7ddeeb924bf00ee08311e5">Cy_SysClk_PllEnable</a></div><div class="ttdeci">cy_en_sysclk_status_t Cy_SysClk_PllEnable(uint32_t clkPath, uint32_t timeoutus)</div><div class="ttdoc">Enables the PLL.</div><div class="ttdef"><b>Definition:</b> cy_sysclk_v2.c:7436</div></div>
<div class="ttc" id="agroup__group__sysclk__pll__funcs_html_gac5c498137bf7012e8e0f8b8e0dfba1f0"><div class="ttname"><a href="group__group__sysclk__pll__funcs.html#gac5c498137bf7012e8e0f8b8e0dfba1f0">Cy_SysClk_PllConfigure</a></div><div class="ttdeci">cy_en_sysclk_status_t Cy_SysClk_PllConfigure(uint32_t clkPath, const cy_stc_pll_config_t *config)</div><div class="ttdoc">Configures a given PLL.</div><div class="ttdef"><b>Definition:</b> cy_sysclk_v2.c:7304</div></div>
<div class="ttc" id="agroup__group__sysclk__pll__structs_html_structcy__stc__pll__config__t"><div class="ttname"><a href="group__group__sysclk__pll__structs.html#structcy__stc__pll__config__t">cy_stc_pll_config_t</a></div><div class="ttdoc">Structure containing information for configuration of a PLL.</div><div class="ttdef"><b>Definition:</b> cy_sysclk.h:1009</div></div>
<div class="ttc" id="agroup__group__sysclk__returns_html_ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec"><div class="ttname"><a href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a></div><div class="ttdeci">@ CY_SYSCLK_SUCCESS</div><div class="ttdoc">Command completed with no errors.</div><div class="ttdef"><b>Definition:</b> cy_sysclk.h:497</div></div>
</div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="gad21ad8110bfc4506947fbd0fb163d055" name="gad21ad8110bfc4506947fbd0fb163d055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad21ad8110bfc4506947fbd0fb163d055">&#9670;&nbsp;</a></span>Cy_SysClk_PllManualConfigure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> Cy_SysClk_PllManualConfigure </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkPath</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Manually configures a PLL based on user inputs. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clkPath</td><td>Selects which PLL to configure. 1 is the first PLL; 0 is invalid.</td></tr>
    <tr><td class="paramname">config</td><td><a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code: <br  />
CY_SYSCLK_SUCCESS - PLL successfully configured <br  />
CY_SYSCLK_INVALID_STATE - PLL not configured because it is already enabled <br  />
CY_SYSCLK_BAD_PARAM - invalid clock path number CY_SYSCLK_UNSUPPORTED_STATE - PLL is not present</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Call this function after changing the PLL input frequency; for example if <a class="el" href="group__group__sysclk__path__src__funcs.html#ga517f603266062d0013947ea950ed5b60">Cy_SysClk_ClkPathSetSource()</a> is called.</dd>
<dd>
Do not call this function when the PLL is enabled. If it is called, then this function returns immediately with an error return value and no register updates.</dd>
<dd>
Call <a class="el" href="group__group__startup__config__system__functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> after this function calling if it affects the CLK_HF0 frequency.</dd>
<dd>
Call <a class="el" href="group__group__syslib__functions.html#ga8b897f8554957f9393f645d5ab1106c9">Cy_SysLib_SetWaitStates</a> before calling this function if the PLL is the source of CLK_HF0 and the PLL frequency is increasing.</dd>
<dd>
Call <a class="el" href="group__group__syslib__functions.html#ga8b897f8554957f9393f645d5ab1106c9">Cy_SysLib_SetWaitStates</a> after calling this function if the PLL is the source of CLK_HF0 and the PLL frequency is decreasing.</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: PLL needs to source HFCLK0, which must operate at 100 MHz.</span></div>
<div class="line"><span class="comment">                 The IMO sources the PLL at 8MHz. The characteristics of the</span></div>
<div class="line"><span class="comment">                 PLL lock parameters are already known and the startup time</span></div>
<div class="line"><span class="comment">                 for the PLL configuration must be minimized. */</span></div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* Refer to the TRM for the full set of equations used to calculate the parameters */</span></div>
<div class="line">    <a class="code hl_struct" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a> pllConfig =</div>
<div class="line">    {</div>
<div class="line">        <span class="comment">/*.feedbackDiv  =*/</span> 25u,                            <span class="comment">/* Feedback divider */</span></div>
<div class="line">        <span class="comment">/*.referenceDiv =*/</span> 1u,                             <span class="comment">/* Reference divider */</span></div>
<div class="line">        <span class="comment">/*.outputDiv    =*/</span> 2u,                             <span class="comment">/* Output divider */</span></div>
<div class="line">        <span class="comment">/*.lfMode       =*/</span> <span class="keyword">true</span>,                           <span class="comment">/* Enable low frequency mode (VCO = 170~200 MHz) */</span></div>
<div class="line">        <span class="comment">/*.outputMode   =*/</span> <a class="code hl_enumvalue" href="group__group__sysclk__pll__enums.html#gga777e08424e26c9cd8c2602b2114e716bacd71b0d705fcb6d646c7f439e6de3cf0">CY_SYSCLK_FLLPLL_OUTPUT_AUTO</a>,   <span class="comment">/* Output 100 MHz when locked. Otherwise 8 MHz */</span></div>
<div class="line"><span class="preprocessor">#if (defined (CY_IP_MXS40SRSS) &amp;&amp; (CY_IP_MXS40SRSS_VERSION &gt;= 2))</span></div>
<div class="line">        <span class="comment">/*.fracDiv      =*/</span> 5u,                             <span class="comment">/* FRAC_DIV bits, only for CAT1C devices */</span></div>
<div class="line">        <span class="comment">/*.fracDitherEn =*/</span> <span class="keyword">false</span>,                          <span class="comment">/* FRAC_DITHER_EN bit, only for CAT1C devices */</span></div>
<div class="line">        <span class="comment">/*.fracEn       =*/</span> <span class="keyword">true</span>,                           <span class="comment">/* FRAC_EN bit, only for CAT1C devices */</span></div>
<div class="line">        <span class="comment">/*.sscgDepth    =*/</span> 0,                              <span class="comment">/* SSCG_DEPTH bits, only for CAT1C devices */</span></div>
<div class="line">        <span class="comment">/*.sscgRate     =*/</span> 0,                              <span class="comment">/* SSCG_RATE bits, only for CAT1C devices */</span></div>
<div class="line">        <span class="comment">/*.sscgEn       =*/</span> <span class="keyword">false</span>,                          <span class="comment">/* SSCG_EN bit, only for CAT1C devices */</span></div>
<div class="line"><span class="preprocessor">#endif</span></div>
<div class="line">    };</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* Set the PLL source (path 1 mux) to be the IMO.</span></div>
<div class="line"><span class="comment">       Note: Path 0 is not valid for PLL. */</span></div>
<div class="line">    (void)<a class="code hl_function" href="group__group__sysclk__path__src__funcs.html#ga517f603266062d0013947ea950ed5b60">Cy_SysClk_ClkPathSetSource</a>(1UL, <a class="code hl_enumvalue" href="group__group__sysclk__path__src__enums.html#gga8ddaf9023a02dee0d1f9a5629d6ccfe6a01c7cbab413a99daa41d2fb7a0340955">CY_SYSCLK_CLKPATH_IN_IMO</a>);</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* Configure Path 1 PLL with the settings in pllConfig struct */</span></div>
<div class="line">    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code hl_function" href="group__group__sysclk__pll__funcs.html#gad21ad8110bfc4506947fbd0fb163d055">Cy_SysClk_PllManualConfigure</a>(1UL, &amp;pllConfig))</div>
<div class="line">    {</div>
<div class="line">        <span class="comment">/* Insert error handling */</span></div>
<div class="line">    }</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* Enable the path 1 PLL with 2000 microsecond timeout */</span></div>
<div class="line">    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code hl_function" href="group__group__sysclk__pll__funcs.html#ga5396ed00cc7ddeeb924bf00ee08311e5">Cy_SysClk_PllEnable</a>(1UL, 2000UL))</div>
<div class="line">    {</div>
<div class="line">        <span class="comment">/* Insert error handling */</span></div>
<div class="line">    }</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* Set the HFCLK0 source to clock path 1 */</span></div>
<div class="line">    (void)<a class="code hl_function" href="group__group__sysclk__clk__hf__funcs.html#ga2d39c7e5111f9ba0738f032a98b4593e">Cy_SysClk_ClkHfSetSource</a>(0UL, <a class="code hl_enumvalue" href="group__group__sysclk__clk__hf__enums.html#ggabac2d6b9124a00860dcd781a922788d6a69197ee41c916c6e61d81dbe9be1825f">CY_SYSCLK_CLKHF_IN_CLKPATH1</a>);</div>
<div class="ttc" id="agroup__group__sysclk__pll__funcs_html_gad21ad8110bfc4506947fbd0fb163d055"><div class="ttname"><a href="group__group__sysclk__pll__funcs.html#gad21ad8110bfc4506947fbd0fb163d055">Cy_SysClk_PllManualConfigure</a></div><div class="ttdeci">cy_en_sysclk_status_t Cy_SysClk_PllManualConfigure(uint32_t clkPath, const cy_stc_pll_manual_config_t *config)</div><div class="ttdoc">Manually configures a PLL based on user inputs.</div><div class="ttdef"><b>Definition:</b> cy_sysclk_v2.c:7348</div></div>
<div class="ttc" id="agroup__group__sysclk__pll__structs_html_structcy__stc__pll__manual__config__t"><div class="ttname"><a href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a></div><div class="ttdoc">Structure containing information for manual configuration of a PLL.</div><div class="ttdef"><b>Definition:</b> cy_sysclk.h:1141</div></div>
</div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ga1fc66dcae940c37c26bc7d8b840f83b0" name="ga1fc66dcae940c37c26bc7d8b840f83b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fc66dcae940c37c26bc7d8b840f83b0">&#9670;&nbsp;</a></span>Cy_SysClk_PllGetConfiguration()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> Cy_SysClk_PllGetConfiguration </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkPath</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reports configuration settings for a PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clkPath</td><td>Selects which PLL to report. 1 is the first PLL; 0 is invalid.</td></tr>
    <tr><td class="paramname">config</td><td><a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code: <br  />
CY_SYSCLK_SUCCESS - PLL data successfully reported <br  />
CY_SYSCLK_BAD_PARAM - invalid clock path number CY_SYSCLK_UNSUPPORTED_STATE - PLL is not present</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: The calculated PLL parameters need to be checked. */</span></div>
<div class="line"> </div>
<div class="line">    <a class="code hl_struct" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__config__t">cy_stc_pll_config_t</a> autoPllConfig =</div>
<div class="line">    {</div>
<div class="line">        <span class="comment">/*.inputFreq  =*/</span> 8000000UL,                    <span class="comment">/* PLL input: 8 MHz IMO */</span></div>
<div class="line">        <span class="comment">/*.outputFreq =*/</span> 100000000UL,                  <span class="comment">/* PLL output: 100 MHz */</span></div>
<div class="line">        <span class="comment">/*.lfMode     =*/</span> <span class="keyword">true</span>,                         <span class="comment">/* Enable low frequency mode (VCO = 170~200 MHz) */</span></div>
<div class="line">        <span class="comment">/*.outputMode =*/</span> <a class="code hl_enumvalue" href="group__group__sysclk__pll__enums.html#gga777e08424e26c9cd8c2602b2114e716bacd71b0d705fcb6d646c7f439e6de3cf0">CY_SYSCLK_FLLPLL_OUTPUT_AUTO</a>  <span class="comment">/* Output 100 MHz when locked. Otherwise 8 MHz */</span></div>
<div class="line">    };</div>
<div class="line"> </div>
<div class="line">    <a class="code hl_struct" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a> getPllParams;</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* Configure Path 1 PLL with the settings in pllConfig struct */</span></div>
<div class="line">    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code hl_function" href="group__group__sysclk__pll__funcs.html#gac5c498137bf7012e8e0f8b8e0dfba1f0">Cy_SysClk_PllConfigure</a>(1UL, &amp;autoPllConfig))</div>
<div class="line">    {</div>
<div class="line">        <span class="comment">/* Insert error handling */</span></div>
<div class="line">    }</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* Retrieve the calculated parameters of Path 1 PLL */</span></div>
<div class="line">    (void)<a class="code hl_function" href="group__group__sysclk__pll__funcs.html#ga1fc66dcae940c37c26bc7d8b840f83b0">Cy_SysClk_PllGetConfiguration</a>(1UL, &amp;getPllParams);</div>
<div class="ttc" id="agroup__group__sysclk__pll__funcs_html_ga1fc66dcae940c37c26bc7d8b840f83b0"><div class="ttname"><a href="group__group__sysclk__pll__funcs.html#ga1fc66dcae940c37c26bc7d8b840f83b0">Cy_SysClk_PllGetConfiguration</a></div><div class="ttdeci">cy_en_sysclk_status_t Cy_SysClk_PllGetConfiguration(uint32_t clkPath, cy_stc_pll_manual_config_t *config)</div><div class="ttdoc">Reports configuration settings for a PLL.</div><div class="ttdef"><b>Definition:</b> cy_sysclk_v2.c:7392</div></div>
</div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ga5396ed00cc7ddeeb924bf00ee08311e5" name="ga5396ed00cc7ddeeb924bf00ee08311e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5396ed00cc7ddeeb924bf00ee08311e5">&#9670;&nbsp;</a></span>Cy_SysClk_PllEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> Cy_SysClk_PllEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkPath</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeoutus</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the PLL. </p>
<p >The PLL should be configured before calling this function.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clkPath</td><td>Selects which PLL to enable. 1 is the first PLL; 0 is invalid.</td></tr>
    <tr><td class="paramname">timeoutus</td><td>amount of time in microseconds to wait for the PLL to lock. If the lock doesn't occur, PLL is stopped. To avoid waiting for lock, set this to 0 and manually check for lock using <a class="el" href="group__group__sysclk__pll__funcs.html#ga4be60f83c0ecbcaa5dcb6f41c93d6958">Cy_SysClk_PllLocked</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code: <br  />
CY_SYSCLK_SUCCESS - PLL successfully enabled <br  />
CY_SYSCLK_TIMEOUT - Timeout waiting for PLL lock <br  />
CY_SYSCLK_BAD_PARAM - invalid clock path number CY_SYSCLK_UNSUPPORTED_STATE - PLL is not present</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Call <a class="el" href="group__group__startup__config__system__functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> after this function calling if it affects the CLK_HF0 frequency.</dd>
<dd>
Call <a class="el" href="group__group__syslib__functions.html#ga8b897f8554957f9393f645d5ab1106c9">Cy_SysLib_SetWaitStates</a> before calling this function if the PLL is the source of CLK_HF0 and the CLK_HF0 frequency is increasing.</dd>
<dd>
Call <a class="el" href="group__group__syslib__functions.html#ga8b897f8554957f9393f645d5ab1106c9">Cy_SysLib_SetWaitStates</a> after calling this function if the PLL is the source of CLK_HF0 and the CLK_HF0 frequency is decreasing.</dd>
<dd>
Take into account the possible platform specific clkHf (and further clocking chain links) frequency limitations while using this API.</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: PLL is configured and needs to be enabled within 2 ms */</span></div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* Enable the Path 1 PLL with a timeout of 2000 microsecond */</span></div>
<div class="line">    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code hl_function" href="group__group__sysclk__pll__funcs.html#ga5396ed00cc7ddeeb924bf00ee08311e5">Cy_SysClk_PllEnable</a>(1UL, 2000UL))</div>
<div class="line">    {</div>
<div class="line">        <span class="comment">/* Insert error handling */</span></div>
<div class="line">    }</div>
</div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="gae3ee5e192525df92ea07b32a3eb3d295" name="gae3ee5e192525df92ea07b32a3eb3d295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3ee5e192525df92ea07b32a3eb3d295">&#9670;&nbsp;</a></span>Cy_SysClk_PllIsEnabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool Cy_SysClk_PllIsEnabled </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkPath</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reports whether or not the selected PLL is enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clkPath</td><td>Selects which PLL to check. 1 is the first PLL; 0 is invalid.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>false = disabled <br  />
true = enabled</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: Path 1 PLL failed to enable and must be reconfigured. Or the</span></div>
<div class="line"><span class="comment">                 PLL is no longer used and hence needs to be disabled. */</span></div>
<div class="line"> </div>
<div class="line">    <span class="keywordflow">if</span> (<a class="code hl_function" href="group__group__sysclk__pll__funcs.html#gae3ee5e192525df92ea07b32a3eb3d295">Cy_SysClk_PllIsEnabled</a>(1UL))</div>
<div class="line">    {</div>
<div class="line">        <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code hl_function" href="group__group__sysclk__pll__funcs.html#ga0dab90271e8887833424c8fc280a1f30">Cy_SysClk_PllDisable</a>(1UL))</div>
<div class="line">        {</div>
<div class="line">            <span class="comment">/* Insert error handling */</span></div>
<div class="line">        }</div>
<div class="line">    }</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* The clocks that relied on the PLL will now run off of the clock that</span></div>
<div class="line"><span class="comment">       was used to source the FLL (e.g. IMO or ECO). */</span></div>
<div class="ttc" id="agroup__group__sysclk__pll__funcs_html_ga0dab90271e8887833424c8fc280a1f30"><div class="ttname"><a href="group__group__sysclk__pll__funcs.html#ga0dab90271e8887833424c8fc280a1f30">Cy_SysClk_PllDisable</a></div><div class="ttdeci">cy_en_sysclk_status_t Cy_SysClk_PllDisable(uint32_t clkPath)</div><div class="ttdoc">Disables the selected PLL.</div><div class="ttdef"><b>Definition:</b> cy_sysclk_v2.c:7259</div></div>
<div class="ttc" id="agroup__group__sysclk__pll__funcs_html_gae3ee5e192525df92ea07b32a3eb3d295"><div class="ttname"><a href="group__group__sysclk__pll__funcs.html#gae3ee5e192525df92ea07b32a3eb3d295">Cy_SysClk_PllIsEnabled</a></div><div class="ttdeci">bool Cy_SysClk_PllIsEnabled(uint32_t clkPath)</div><div class="ttdoc">Reports whether or not the selected PLL is enabled.</div><div class="ttdef"><b>Definition:</b> cy_sysclk_v2.c:7130</div></div>
</div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ga4be60f83c0ecbcaa5dcb6f41c93d6958" name="ga4be60f83c0ecbcaa5dcb6f41c93d6958"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4be60f83c0ecbcaa5dcb6f41c93d6958">&#9670;&nbsp;</a></span>Cy_SysClk_PllLocked()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool Cy_SysClk_PllLocked </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkPath</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reports whether or not the selected PLL is locked. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clkPath</td><td>Selects which PLL to check. 1 is the first PLL; 0 is invalid.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>false = not locked <br  />
true = locked</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: PLL is configured and needs to be enabled in a non-blocking way */</span></div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* Enable the Path 1 PLL without timeout */</span></div>
<div class="line">    (void)<a class="code hl_function" href="group__group__sysclk__pll__funcs.html#ga5396ed00cc7ddeeb924bf00ee08311e5">Cy_SysClk_PllEnable</a>(1UL, 0UL);</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* Check the status of the lock */</span></div>
<div class="line">    <span class="keywordflow">while</span>(<a class="code hl_function" href="group__group__sysclk__pll__funcs.html#ga4be60f83c0ecbcaa5dcb6f41c93d6958">Cy_SysClk_PllLocked</a>(1UL))</div>
<div class="line">    {</div>
<div class="line">        <span class="comment">/* Perform other actions while the PLL is locking */</span></div>
<div class="line">    }</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* PLL Locked. Proceed with further configuration */</span></div>
<div class="ttc" id="agroup__group__sysclk__pll__funcs_html_ga4be60f83c0ecbcaa5dcb6f41c93d6958"><div class="ttname"><a href="group__group__sysclk__pll__funcs.html#ga4be60f83c0ecbcaa5dcb6f41c93d6958">Cy_SysClk_PllLocked</a></div><div class="ttdeci">bool Cy_SysClk_PllLocked(uint32_t clkPath)</div><div class="ttdoc">Reports whether or not the selected PLL is locked.</div><div class="ttdef"><b>Definition:</b> cy_sysclk_v2.c:7171</div></div>
</div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="gab852ca09112d6bd07259c795c23f9efb" name="gab852ca09112d6bd07259c795c23f9efb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab852ca09112d6bd07259c795c23f9efb">&#9670;&nbsp;</a></span>Cy_SysClk_PllLostLock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool Cy_SysClk_PllLostLock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkPath</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reports whether or not the selected PLL lost its lock since the last time this function was called. </p>
<p >Clears the lost lock indicator.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clkPath</td><td>Selects which PLL to check. 1 is the first PLL; 0 is invalid.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>false = did not lose lock <br  />
true = lost lock</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: Suspicious change in Path 1 clock frequency was encountered</span></div>
<div class="line"><span class="comment">                 in the application. Check if the Path 1 PLL lost the lock. */</span></div>
<div class="line"> </div>
<div class="line">    <span class="keywordflow">if</span>(<a class="code hl_function" href="group__group__sysclk__pll__funcs.html#gab852ca09112d6bd07259c795c23f9efb">Cy_SysClk_PllLostLock</a>(1UL))</div>
<div class="line">    {</div>
<div class="line">        <span class="comment">/* Insert error handling */</span></div>
<div class="line">    }</div>
<div class="ttc" id="agroup__group__sysclk__pll__funcs_html_gab852ca09112d6bd07259c795c23f9efb"><div class="ttname"><a href="group__group__sysclk__pll__funcs.html#gab852ca09112d6bd07259c795c23f9efb">Cy_SysClk_PllLostLock</a></div><div class="ttdeci">bool Cy_SysClk_PllLostLock(uint32_t clkPath)</div><div class="ttdoc">Reports whether or not the selected PLL lost its lock since the last time this function was called.</div><div class="ttdef"><b>Definition:</b> cy_sysclk_v2.c:7215</div></div>
</div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ga0dab90271e8887833424c8fc280a1f30" name="ga0dab90271e8887833424c8fc280a1f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dab90271e8887833424c8fc280a1f30">&#9670;&nbsp;</a></span>Cy_SysClk_PllDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> Cy_SysClk_PllDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkPath</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the selected PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clkPath</td><td>Selects which PLL to disable. 1 is the first PLL; 0 is invalid.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code: <br  />
CY_SYSCLK_SUCCESS - PLL successfully disabled <br  />
CY_SYSCLK_BAD_PARAM - invalid clock path number CY_SYSCLK_UNSUPPORTED_STATE - PLL is not present</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Call <a class="el" href="group__group__startup__config__system__functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> after this function calling if it affects the CLK_HF0 frequency.</dd>
<dd>
Call <a class="el" href="group__group__syslib__functions.html#ga8b897f8554957f9393f645d5ab1106c9">Cy_SysLib_SetWaitStates</a> before calling this function if the PLL is the source of CLK_HF0 and the CLK_HF0 frequency is increasing.</dd>
<dd>
Call <a class="el" href="group__group__syslib__functions.html#ga8b897f8554957f9393f645d5ab1106c9">Cy_SysLib_SetWaitStates</a> after calling this function if the PLL is the source of CLK_HF0 and the CLK_HF0 frequency is decreasing.</dd></dl>
<dl class="section user"><dt>Side Effects</dt><dd>This function sets PLL bypass mode to CY_SYSCLK_FLLPLL_OUTPUT_INPUT. If AUTO mode should be used, call <a class="el" href="group__group__sysclk__pll__funcs.html#gac5c498137bf7012e8e0f8b8e0dfba1f0">Cy_SysClk_PllConfigure</a> or <a class="el" href="group__group__sysclk__pll__funcs.html#gad21ad8110bfc4506947fbd0fb163d055">Cy_SysClk_PllManualConfigure</a> before calling <a class="el" href="group__group__sysclk__pll__funcs.html#ga5396ed00cc7ddeeb924bf00ee08311e5">Cy_SysClk_PllEnable</a>.</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    <span class="comment">/* Scenario: Path 1 PLL failed to enable and must be reconfigured. Or the</span></div>
<div class="line"><span class="comment">                 PLL is no longer used and hence needs to be disabled. */</span></div>
<div class="line"> </div>
<div class="line">    <span class="keywordflow">if</span> (<a class="code hl_function" href="group__group__sysclk__pll__funcs.html#gae3ee5e192525df92ea07b32a3eb3d295">Cy_SysClk_PllIsEnabled</a>(1UL))</div>
<div class="line">    {</div>
<div class="line">        <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="group__group__sysclk__returns.html#ggad6699a184e2e3c01433251b0981558f3a1563f761f963757b339ff05eb5a690ec">CY_SYSCLK_SUCCESS</a> != <a class="code hl_function" href="group__group__sysclk__pll__funcs.html#ga0dab90271e8887833424c8fc280a1f30">Cy_SysClk_PllDisable</a>(1UL))</div>
<div class="line">        {</div>
<div class="line">            <span class="comment">/* Insert error handling */</span></div>
<div class="line">        }</div>
<div class="line">    }</div>
<div class="line"> </div>
<div class="line">    <span class="comment">/* The clocks that relied on the PLL will now run off of the clock that</span></div>
<div class="line"><span class="comment">       was used to source the FLL (e.g. IMO or ECO). */</span></div>
</div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ga219fd6d8d1d18090fe6d7002610ac021" name="ga219fd6d8d1d18090fe6d7002610ac021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga219fd6d8d1d18090fe6d7002610ac021">&#9670;&nbsp;</a></span>Cy_SysClk_PllGetFrequency()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Cy_SysClk_PllGetFrequency </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkPath</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the output frequency of the PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clkPath</td><td>Selects the path on which the PLL frequency has to be obtained.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The output frequency of the path PLL.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>If the return value equals zero, that means PLL is disabled.</dd></dl>
<dl class="section user"><dt>Function Usage</dt><dd><div class="fragment"><div class="line">    uint32_t freq = <a class="code hl_function" href="group__group__sysclk__pll__funcs.html#ga219fd6d8d1d18090fe6d7002610ac021">Cy_SysClk_PllGetFrequency</a>(1UL);</div>
<div class="line">    (void) freq; <span class="comment">/* Suppress &#39;unused variable&#39; warning */</span></div>
<div class="ttc" id="agroup__group__sysclk__pll__funcs_html_ga219fd6d8d1d18090fe6d7002610ac021"><div class="ttname"><a href="group__group__sysclk__pll__funcs.html#ga219fd6d8d1d18090fe6d7002610ac021">Cy_SysClk_PllGetFrequency</a></div><div class="ttdeci">uint32_t Cy_SysClk_PllGetFrequency(uint32_t clkPath)</div><div class="ttdoc">Returns the output frequency of the PLL.</div><div class="ttdef"><b>Definition:</b> cy_sysclk_v2.c:7480</div></div>
</div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="gacfc0cc6f44b440d63ff697132c3d9f83" name="gacfc0cc6f44b440d63ff697132c3d9f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfc0cc6f44b440d63ff697132c3d9f83">&#9670;&nbsp;</a></span>Cy_SysClk_DpllLpConfigure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> Cy_SysClk_DpllLpConfigure </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__config__t">cy_stc_pll_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures DPLL-LP. </p>
<p >The configuration formula used is: Fout = pll_clk * (P / Q / div_out), where: Fout is the desired output frequency pll_clk is the frequency of the input source P is the feedback divider. Its value is in bitfield FEEDBACK_DIV. Q is the reference divider. Its value is in bitfield REFERENCE_DIV. div_out is the reference divider. Its value is in bitfield OUTPUT_DIV.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>Selects which DPLL-LP to configure</td></tr>
    <tr><td class="paramname">config</td><td><a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__config__t">cy_stc_pll_config_t</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code: <br  />
CY_SYSCLK_SUCCESS - PLL successfully configured <br  />
CY_SYSCLK_INVALID_STATE - PLL not configured because it is already enabled <br  />
CY_SYSCLK_BAD_PARAM - Invalid clock path number, or input or desired output frequency is out of valid range <br  />
CY_SYSCLK_UNSUPPORTED_STATE - PLL is not present</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Call this function after changing the PLL input frequency, for example if <a class="el" href="group__group__sysclk__path__src__funcs.html#ga517f603266062d0013947ea950ed5b60">Cy_SysClk_ClkPathSetSource()</a> is called.</dd>
<dd>
Do not call this function when the PLL is enabled. If it is called, then this function returns immediately with an error return value and no register updates.</dd>
<dd>
Call <a class="el" href="group__group__startup__config__system__functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> after this function calling if it affects the CLK_HF0 frequency. </dd></dl>

</div>
</div>
<a id="ga4f8814474cc9ec207be0d0e27a1b7218" name="ga4f8814474cc9ec207be0d0e27a1b7218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f8814474cc9ec207be0d0e27a1b7218">&#9670;&nbsp;</a></span>Cy_SysClk_DpllLpManualConfigure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> Cy_SysClk_DpllLpManualConfigure </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Manually configures a DPLL-LP based on user inputs. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>Selects which DPLL-LP to configure.</td></tr>
    <tr><td class="paramname">config</td><td><a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code: <br  />
CY_SYSCLK_SUCCESS - PLL successfully configured <br  />
CY_SYSCLK_INVALID_STATE - PLL not configured because it is already enabled <br  />
CY_SYSCLK_BAD_PARAM - invalid clock path number CY_SYSCLK_UNSUPPORTED_STATE - PLL is not present</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Call this function after changing the PLL input frequency; for example if <a class="el" href="group__group__sysclk__path__src__funcs.html#ga517f603266062d0013947ea950ed5b60">Cy_SysClk_ClkPathSetSource()</a> is called.</dd>
<dd>
Do not call this function when the PLL is enabled. If it is called, then this function returns immediately with an error return value and no register updates.</dd>
<dd>
Call <a class="el" href="group__group__startup__config__system__functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> after this function calling if it affects the CLK_HF0 frequency. </dd></dl>

</div>
</div>
<a id="ga240fbd22a67aa84442e961abb1fcd901" name="ga240fbd22a67aa84442e961abb1fcd901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga240fbd22a67aa84442e961abb1fcd901">&#9670;&nbsp;</a></span>Cy_SysClk_DpllLpGetConfiguration()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> Cy_SysClk_DpllLpGetConfiguration </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reports configuration settings for DPLL-LP. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>Selects which DPLL-LP to report.</td></tr>
    <tr><td class="paramname">config</td><td><a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code: <br  />
CY_SYSCLK_SUCCESS - PLL data successfully reported <br  />
CY_SYSCLK_BAD_PARAM - invalid clock path number CY_SYSCLK_INVALID_STATE - PLL not configured because it is already enabled <br  />
CY_SYSCLK_UNSUPPORTED_STATE - PLL is not present </dd></dl>

</div>
</div>
<a id="ga071663e9443cdf59b805a8a501f1a037" name="ga071663e9443cdf59b805a8a501f1a037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga071663e9443cdf59b805a8a501f1a037">&#9670;&nbsp;</a></span>Cy_SysClk_DpllLpEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> Cy_SysClk_DpllLpEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeoutus</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the DPLL-LP. </p>
<p >The PLL should be configured before calling this function.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>Selects which DPLL-LP to enable.</td></tr>
    <tr><td class="paramname">timeoutus</td><td>amount of time in microseconds to wait for the PLL to lock. If the lock doesn't occur, PLL is stopped. To avoid waiting for lock, set this to 0 and manually check for lock using <a class="el" href="group__group__sysclk__pll__funcs.html#ga4be60f83c0ecbcaa5dcb6f41c93d6958">Cy_SysClk_PllLocked</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code: <br  />
CY_SYSCLK_SUCCESS - PLL successfully enabled <br  />
CY_SYSCLK_TIMEOUT - Timeout waiting for PLL lock <br  />
CY_SYSCLK_BAD_PARAM - invalid clock path number CY_SYSCLK_INVALID_STATE - PLL not configured because it is already enabled <br  />
CY_SYSCLK_UNSUPPORTED_STATE - PLL is not present</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Call <a class="el" href="group__group__startup__config__system__functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> after this function calling if it affects the CLK_HF0 frequency. </dd></dl>

</div>
</div>
<a id="gae26617bd31494774f3c2eadf0f813b90" name="gae26617bd31494774f3c2eadf0f813b90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae26617bd31494774f3c2eadf0f813b90">&#9670;&nbsp;</a></span>Cy_SysClk_DpllLpIsEnabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool Cy_SysClk_DpllLpIsEnabled </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reports whether or not the selected DPLL-LP is enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>Selects which DPLL-LP to check.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>false = disabled <br  />
true = enabled </dd></dl>

</div>
</div>
<a id="ga02b90e0b82dee889b26d3dfb2684fad8" name="ga02b90e0b82dee889b26d3dfb2684fad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02b90e0b82dee889b26d3dfb2684fad8">&#9670;&nbsp;</a></span>Cy_SysClk_DpllLpLocked()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool Cy_SysClk_DpllLpLocked </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reports whether or not the selected DPLL-LP is locked. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>Selects which DPLL-LP to check.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>false = not locked <br  />
true = locked </dd></dl>

</div>
</div>
<a id="gaa473883b6747bf82896660e987b219a2" name="gaa473883b6747bf82896660e987b219a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa473883b6747bf82896660e987b219a2">&#9670;&nbsp;</a></span>Cy_SysClk_DpllLpLostLock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool Cy_SysClk_DpllLpLostLock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reports whether or not the selected DPLL-LP lost its lock since the last time this function was called. </p>
<p >Clears the lost lock indicator.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>Selects which DPLL-LP to check.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>false = did not lose lock <br  />
true = lost lock </dd></dl>

</div>
</div>
<a id="ga60489b3d2d85a7db0a142d70a247b340" name="ga60489b3d2d85a7db0a142d70a247b340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60489b3d2d85a7db0a142d70a247b340">&#9670;&nbsp;</a></span>Cy_SysClk_DpllLpDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> Cy_SysClk_DpllLpDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the selected DPLL-LP. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>Selects which DPLL-LP to disable.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code: <br  />
CY_SYSCLK_SUCCESS - PLL successfully disabled <br  />
CY_SYSCLK_BAD_PARAM - invalid clock path number CY_SYSCLK_INVALID_STATE - PLL not configured because it is already enabled <br  />
CY_SYSCLK_UNSUPPORTED_STATE - PLL is not present</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Call <a class="el" href="group__group__startup__config__system__functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> after this function calling if it affects the CLK_HF0 frequency.</dd></dl>
<dl class="section user"><dt>Side Effects</dt><dd>This function sets PLL bypass mode to CY_SYSCLK_FLLPLL_OUTPUT_INPUT. If AUTO mode should be used, call <a class="el" href="group__group__sysclk__pll__funcs.html#gacfc0cc6f44b440d63ff697132c3d9f83">Cy_SysClk_DpllLpConfigure</a> or <a class="el" href="group__group__sysclk__pll__funcs.html#ga4f8814474cc9ec207be0d0e27a1b7218">Cy_SysClk_DpllLpManualConfigure</a> before calling <a class="el" href="group__group__sysclk__pll__funcs.html#ga071663e9443cdf59b805a8a501f1a037">Cy_SysClk_DpllLpEnable</a>. </dd></dl>

</div>
</div>
<a id="gae21534b679bc01898738d6b94cdb2539" name="gae21534b679bc01898738d6b94cdb2539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae21534b679bc01898738d6b94cdb2539">&#9670;&nbsp;</a></span>Cy_SysClk_DpllLpGetFrequency()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Cy_SysClk_DpllLpGetFrequency </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the frequency of DPLL-LP. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>Selects which DPLL-LP to check.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>DPLL-LP Frequency </dd></dl>

</div>
</div>
<a id="ga50cf7ad0cdbf271d3e968f65107e3153" name="ga50cf7ad0cdbf271d3e968f65107e3153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50cf7ad0cdbf271d3e968f65107e3153">&#9670;&nbsp;</a></span>Cy_SysClk_DpllHpConfigure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> Cy_SysClk_DpllHpConfigure </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__config__t">cy_stc_pll_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures DPLL-HP. </p>
<p >The configuration formula used is: Fout = (pll_clk * NDIV) / (PDIV * KDIV), where: Fout is the desired output frequency pll_clk is the frequency of the input source NDIV is the Ratio between DCO frequency and reference frequency. PDIV is the reference divider. KDIV is the post divider.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>Selects which DPLL-HP to configure</td></tr>
    <tr><td class="paramname">config</td><td><a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__config__t">cy_stc_pll_config_t</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code: <br  />
CY_SYSCLK_SUCCESS - PLL successfully configured <br  />
CY_SYSCLK_INVALID_STATE - PLL not configured because it is already enabled <br  />
CY_SYSCLK_BAD_PARAM - Invalid clock path number, or input or desired output frequency is out of valid range <br  />
CY_SYSCLK_UNSUPPORTED_STATE - PLL is not present</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Call this function after changing the PLL input frequency, for example if <a class="el" href="group__group__sysclk__path__src__funcs.html#ga517f603266062d0013947ea950ed5b60">Cy_SysClk_ClkPathSetSource()</a> is called.</dd>
<dd>
Do not call this function when the PLL is enabled. If it is called, then this function returns immediately with an error return value and no register updates.</dd>
<dd>
Call <a class="el" href="group__group__startup__config__system__functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> after this function calling if it affects the CLK_HF0 frequency. </dd></dl>

</div>
</div>
<a id="ga071c4ece05958ebd30b7564e8acf762c" name="ga071c4ece05958ebd30b7564e8acf762c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga071c4ece05958ebd30b7564e8acf762c">&#9670;&nbsp;</a></span>Cy_SysClk_DpllHpManualConfigure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> Cy_SysClk_DpllHpManualConfigure </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Manually configures a DPLL-HP based on user inputs. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>Selects which DPLL-HP to configure.</td></tr>
    <tr><td class="paramname">config</td><td><a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code: <br  />
CY_SYSCLK_SUCCESS - PLL successfully configured <br  />
CY_SYSCLK_INVALID_STATE - PLL not configured because it is already enabled <br  />
CY_SYSCLK_BAD_PARAM - invalid clock path number CY_SYSCLK_UNSUPPORTED_STATE - PLL is not present</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Call this function after changing the PLL input frequency; for example if <a class="el" href="group__group__sysclk__path__src__funcs.html#ga517f603266062d0013947ea950ed5b60">Cy_SysClk_ClkPathSetSource()</a> is called.</dd>
<dd>
Do not call this function when the PLL is enabled. If it is called, then this function returns immediately with an error return value and no register updates.</dd>
<dd>
Call <a class="el" href="group__group__startup__config__system__functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> after this function calling if it affects the CLK_HF0 frequency. </dd></dl>

</div>
</div>
<a id="ga8c08b25093711abc288cb048ec60177c" name="ga8c08b25093711abc288cb048ec60177c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c08b25093711abc288cb048ec60177c">&#9670;&nbsp;</a></span>Cy_SysClk_DpllHpGetConfiguration()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> Cy_SysClk_DpllHpGetConfiguration </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reports configuration settings for DPLL-HP. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>Selects which DPLL-HP to report.</td></tr>
    <tr><td class="paramname">config</td><td><a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code: <br  />
CY_SYSCLK_SUCCESS - PLL data successfully reported <br  />
CY_SYSCLK_BAD_PARAM - invalid clock path number CY_SYSCLK_INVALID_STATE - PLL not configured because it is already enabled <br  />
CY_SYSCLK_UNSUPPORTED_STATE - PLL is not present </dd></dl>

</div>
</div>
<a id="ga39c6f3837926a7f727f339d3c454f9b7" name="ga39c6f3837926a7f727f339d3c454f9b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39c6f3837926a7f727f339d3c454f9b7">&#9670;&nbsp;</a></span>Cy_SysClk_DpllHpEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> Cy_SysClk_DpllHpEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeoutus</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the DPLL-HP. </p>
<p >The PLL should be configured before calling this function.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>Selects which DPLL-HP to enable.</td></tr>
    <tr><td class="paramname">timeoutus</td><td>amount of time in microseconds to wait for the PLL to lock. If the lock doesn't occur, PLL is stopped. To avoid waiting for lock, set this to 0 and manually check for lock using <a class="el" href="group__group__sysclk__pll__funcs.html#ga4be60f83c0ecbcaa5dcb6f41c93d6958">Cy_SysClk_PllLocked</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code: <br  />
CY_SYSCLK_SUCCESS - PLL successfully enabled <br  />
CY_SYSCLK_TIMEOUT - Timeout waiting for PLL lock <br  />
CY_SYSCLK_BAD_PARAM - invalid clock path number CY_SYSCLK_INVALID_STATE - PLL not configured because it is already enabled <br  />
CY_SYSCLK_UNSUPPORTED_STATE - PLL is not present</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Call <a class="el" href="group__group__startup__config__system__functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> after this function calling if it affects the CLK_HF0 frequency. </dd></dl>

</div>
</div>
<a id="ga9f8a7c05c8b0e4c88a29adf3a37addf1" name="ga9f8a7c05c8b0e4c88a29adf3a37addf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f8a7c05c8b0e4c88a29adf3a37addf1">&#9670;&nbsp;</a></span>Cy_SysClk_DpllHpIsEnabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool Cy_SysClk_DpllHpIsEnabled </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reports whether or not the selected DPLL-HP is enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>Selects which DPLL-HP to check.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>false = disabled <br  />
true = enabled </dd></dl>

</div>
</div>
<a id="ga14642cae7c248ca95a6cfc83da1951f1" name="ga14642cae7c248ca95a6cfc83da1951f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14642cae7c248ca95a6cfc83da1951f1">&#9670;&nbsp;</a></span>Cy_SysClk_DpllHpLocked()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool Cy_SysClk_DpllHpLocked </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reports whether or not the selected DPLL-HP is locked. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>Selects which DPLL-HP to check.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>false = not locked <br  />
true = locked </dd></dl>

</div>
</div>
<a id="gaefa69b99019cffc2dfb8429234a7d35c" name="gaefa69b99019cffc2dfb8429234a7d35c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefa69b99019cffc2dfb8429234a7d35c">&#9670;&nbsp;</a></span>Cy_SysClk_DpllHpLostLock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool Cy_SysClk_DpllHpLostLock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reports whether or not the selected DPLL-HP lost its lock since the last time this function was called. </p>
<p >Clears the lost lock indicator.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>Selects which DPLL-HP to check.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>false = did not lose lock <br  />
true = lost lock </dd></dl>

</div>
</div>
<a id="gac4943fd500e4aa02e587a948efadcab8" name="gac4943fd500e4aa02e587a948efadcab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4943fd500e4aa02e587a948efadcab8">&#9670;&nbsp;</a></span>Cy_SysClk_DpllHpDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__sysclk__returns.html#gad6699a184e2e3c01433251b0981558f3">cy_en_sysclk_status_t</a> Cy_SysClk_DpllHpDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the selected DPLL-HP. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>Selects which DPLL-HP to disable.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error / status code: <br  />
CY_SYSCLK_SUCCESS - PLL successfully disabled <br  />
CY_SYSCLK_BAD_PARAM - invalid clock path number CY_SYSCLK_INVALID_STATE - PLL not configured because it is already enabled <br  />
CY_SYSCLK_UNSUPPORTED_STATE - PLL is not present</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Call <a class="el" href="group__group__startup__config__system__functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> after this function calling if it affects the CLK_HF0 frequency.</dd></dl>
<dl class="section user"><dt>Side Effects</dt><dd>This function sets PLL bypass mode to CY_SYSCLK_FLLPLL_OUTPUT_INPUT. If AUTO mode should be used, call <a class="el" href="group__group__sysclk__pll__funcs.html#ga50cf7ad0cdbf271d3e968f65107e3153">Cy_SysClk_DpllHpConfigure</a> or <a class="el" href="group__group__sysclk__pll__funcs.html#ga071c4ece05958ebd30b7564e8acf762c">Cy_SysClk_DpllHpManualConfigure</a> before calling <a class="el" href="group__group__sysclk__pll__funcs.html#ga39c6f3837926a7f727f339d3c454f9b7">Cy_SysClk_DpllHpEnable</a>. </dd></dl>

</div>
</div>
<a id="ga785f29d63d707173a0d5985f6159814f" name="ga785f29d63d707173a0d5985f6159814f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga785f29d63d707173a0d5985f6159814f">&#9670;&nbsp;</a></span>Cy_SysClk_DpllHpGetFrequency()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Cy_SysClk_DpllHpGetFrequency </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the frequency of DPLL-HP. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllNum</td><td>Selects which DPLL-HP to check.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>DPLL-LP Frequency </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>PSOC E8XXGP Device Support Library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
