{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523699929309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523699929312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 14 12:58:49 2018 " "Processing started: Sat Apr 14 12:58:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523699929312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699929312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699929312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523699929514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523699929515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_we.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_we.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_WE " "Found entity 1: Reg_WE" {  } { { "Reg_WE.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/Reg_WE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523699936318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699936318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Simple " "Found entity 1: Reg_Simple" {  } { { "Reg_Simple.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/Reg_Simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523699936319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699936319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Shift " "Found entity 1: Reg_Shift" {  } { { "Reg_Shift.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/Reg_Shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523699936320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699936320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523699936321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699936321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523699936322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699936322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "Decoder2to4.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/Decoder2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523699936322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699936322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constantvaluegenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file constantvaluegenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 constantValueGenerator " "Found entity 1: constantValueGenerator" {  } { { "constantValueGenerator.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/constantValueGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523699936323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699936323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523699936324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699936324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder4to16 " "Found entity 1: Decoder4to16" {  } { { "Decoder4to16.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/Decoder4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523699936325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699936325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/RF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523699936326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699936326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16to1 " "Found entity 1: Mux16to1" {  } { { "Mux16to1.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/Mux16to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523699936327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699936327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523699936328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699936328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523699936329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699936329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523699936330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699936330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523699936330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699936330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523699936331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699936331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523699936332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699936332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523699936333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699936333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523699936355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALUU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALUU\"" {  } { { "datapath.bdf" "ALUU" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { 160 1176 1392 304 "ALUU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523699936371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:RF " "Elaborating entity \"regfile\" for hierarchy \"regfile:RF\"" {  } { { "datapath.bdf" "RF" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { 160 760 936 336 "RF" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523699936372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:PCp8 " "Elaborating entity \"adder\" for hierarchy \"adder:PCp8\"" {  } { { "datapath.bdf" "PCp8" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { 480 224 408 560 "PCp8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523699936373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Simple Reg_Simple:PCreg " "Elaborating entity \"Reg_Simple\" for hierarchy \"Reg_Simple:PCreg\"" {  } { { "datapath.bdf" "PCreg" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { 160 -408 -216 272 "PCreg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523699936374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:PCmux " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:PCmux\"" {  } { { "datapath.bdf" "PCmux" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { 152 -728 -544 264 "PCmux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523699936375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 Mux4to1:resultmux " "Elaborating entity \"Mux4to1\" for hierarchy \"Mux4to1:resultmux\"" {  } { { "datapath.bdf" "resultmux" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { 160 1648 1832 304 "resultmux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523699936376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:inst " "Elaborating entity \"shifter\" for hierarchy \"shifter:inst\"" {  } { { "datapath.bdf" "inst" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { -56 1264 1432 56 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523699936376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constantValueGenerator constantValueGenerator:const4 " "Elaborating entity \"constantValueGenerator\" for hierarchy \"constantValueGenerator:const4\"" {  } { { "datapath.bdf" "const4" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { 360 -328 -160 440 "const4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523699936377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:a2mux " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:a2mux\"" {  } { { "datapath.bdf" "a2mux" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { 32 504 688 144 "a2mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523699936378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:ex " "Elaborating entity \"extend\" for hierarchy \"extend:ex\"" {  } { { "datapath.bdf" "ex" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { 384 712 912 464 "ex" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523699936378 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "regfile:RF\|rf " "RAM logic \"regfile:RF\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.v" "rf" { Text "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/regfile.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1523699936579 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1523699936579 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523699938531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523699940659 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523699940659 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[31\] " "No output dependent on input pin \"Instr\[31\]\"" {  } { { "datapath.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { -240 384 400 -40 "Instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523699940776 "|datapath|Instr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[30\] " "No output dependent on input pin \"Instr\[30\]\"" {  } { { "datapath.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { -240 384 400 -40 "Instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523699940776 "|datapath|Instr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[29\] " "No output dependent on input pin \"Instr\[29\]\"" {  } { { "datapath.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { -240 384 400 -40 "Instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523699940776 "|datapath|Instr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[28\] " "No output dependent on input pin \"Instr\[28\]\"" {  } { { "datapath.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { -240 384 400 -40 "Instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523699940776 "|datapath|Instr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[27\] " "No output dependent on input pin \"Instr\[27\]\"" {  } { { "datapath.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { -240 384 400 -40 "Instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523699940776 "|datapath|Instr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[26\] " "No output dependent on input pin \"Instr\[26\]\"" {  } { { "datapath.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { -240 384 400 -40 "Instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523699940776 "|datapath|Instr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[25\] " "No output dependent on input pin \"Instr\[25\]\"" {  } { { "datapath.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { -240 384 400 -40 "Instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523699940776 "|datapath|Instr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[24\] " "No output dependent on input pin \"Instr\[24\]\"" {  } { { "datapath.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { -240 384 400 -40 "Instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523699940776 "|datapath|Instr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[23\] " "No output dependent on input pin \"Instr\[23\]\"" {  } { { "datapath.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { -240 384 400 -40 "Instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523699940776 "|datapath|Instr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[22\] " "No output dependent on input pin \"Instr\[22\]\"" {  } { { "datapath.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { -240 384 400 -40 "Instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523699940776 "|datapath|Instr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[21\] " "No output dependent on input pin \"Instr\[21\]\"" {  } { { "datapath.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { -240 384 400 -40 "Instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523699940776 "|datapath|Instr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[20\] " "No output dependent on input pin \"Instr\[20\]\"" {  } { { "datapath.bdf" "" { Schematic "C:/Users/AhmetSalih/Documents/GitHub/446/Lab/Lab3/lab3/datapath.bdf" { { -240 384 400 -40 "Instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523699940776 "|datapath|Instr[20]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1523699940776 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2351 " "Implemented 2351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "76 " "Implemented 76 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523699940777 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523699940777 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2175 " "Implemented 2175 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523699940777 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523699940777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "921 " "Peak virtual memory: 921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523699940811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 14 12:59:00 2018 " "Processing ended: Sat Apr 14 12:59:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523699940811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523699940811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523699940811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523699940811 ""}
