<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: Dacc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_dacc-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Dacc Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml">Digital-to-Analog Converter Controller</a> &#124; <a class="el" href="group___s_a_m_s70___d_a_c_c.xhtml">Digital-to-Analog Converter Controller</a> &#124; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml">Digital-to-Analog Converter Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> hardware registers.  
 <a href="struct_dacc.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="same70_2component_2component__dacc_8h_source.xhtml">component_dacc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a48b4e673b7ee90e09f94a9fce1ba2990"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.xhtml#a48b4e673b7ee90e09f94a9fce1ba2990">DACC_CR</a></td></tr>
<tr class="memdesc:a48b4e673b7ee90e09f94a9fce1ba2990"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x00) Control Register  <a href="#a48b4e673b7ee90e09f94a9fce1ba2990">More...</a><br /></td></tr>
<tr class="separator:a48b4e673b7ee90e09f94a9fce1ba2990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45307b0cc8da9f0aaccf3d1f1a368ef3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.xhtml#a45307b0cc8da9f0aaccf3d1f1a368ef3">DACC_MR</a></td></tr>
<tr class="memdesc:a45307b0cc8da9f0aaccf3d1f1a368ef3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x04) Mode Register  <a href="#a45307b0cc8da9f0aaccf3d1f1a368ef3">More...</a><br /></td></tr>
<tr class="separator:a45307b0cc8da9f0aaccf3d1f1a368ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6ab2c13dfd4acbe9a5a3808a6a7fd5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.xhtml#af6ab2c13dfd4acbe9a5a3808a6a7fd5e">DACC_TRIGR</a></td></tr>
<tr class="memdesc:af6ab2c13dfd4acbe9a5a3808a6a7fd5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x08) Trigger Register  <a href="#af6ab2c13dfd4acbe9a5a3808a6a7fd5e">More...</a><br /></td></tr>
<tr class="separator:af6ab2c13dfd4acbe9a5a3808a6a7fd5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac624164a8dccf31cc456281b2e5ae225"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.xhtml#ac624164a8dccf31cc456281b2e5ae225">Reserved1</a> [1]</td></tr>
<tr class="separator:ac624164a8dccf31cc456281b2e5ae225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0548f522857f9bfe33e0ebf6abaedcb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.xhtml#a0548f522857f9bfe33e0ebf6abaedcb7">DACC_CHER</a></td></tr>
<tr class="memdesc:a0548f522857f9bfe33e0ebf6abaedcb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x10) Channel Enable Register  <a href="#a0548f522857f9bfe33e0ebf6abaedcb7">More...</a><br /></td></tr>
<tr class="separator:a0548f522857f9bfe33e0ebf6abaedcb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeffc0a6a58c0954b5ef80d34958981a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.xhtml#aeffc0a6a58c0954b5ef80d34958981a4">DACC_CHDR</a></td></tr>
<tr class="memdesc:aeffc0a6a58c0954b5ef80d34958981a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x14) Channel Disable Register  <a href="#aeffc0a6a58c0954b5ef80d34958981a4">More...</a><br /></td></tr>
<tr class="separator:aeffc0a6a58c0954b5ef80d34958981a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b296351c32f8be2a39872d3f8a96da7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.xhtml#a4b296351c32f8be2a39872d3f8a96da7">DACC_CHSR</a></td></tr>
<tr class="memdesc:a4b296351c32f8be2a39872d3f8a96da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x18) Channel Status Register  <a href="#a4b296351c32f8be2a39872d3f8a96da7">More...</a><br /></td></tr>
<tr class="separator:a4b296351c32f8be2a39872d3f8a96da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf86a2246a427ac5e9e9f774d117e2ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.xhtml#acf86a2246a427ac5e9e9f774d117e2ec">DACC_CDR</a> [2]</td></tr>
<tr class="memdesc:acf86a2246a427ac5e9e9f774d117e2ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x1C) Conversion Data Register  <a href="#acf86a2246a427ac5e9e9f774d117e2ec">More...</a><br /></td></tr>
<tr class="separator:acf86a2246a427ac5e9e9f774d117e2ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afae3036f4a7fb6730c8194904f898a93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.xhtml#afae3036f4a7fb6730c8194904f898a93">DACC_IER</a></td></tr>
<tr class="memdesc:afae3036f4a7fb6730c8194904f898a93"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x24) Interrupt Enable Register  <a href="#afae3036f4a7fb6730c8194904f898a93">More...</a><br /></td></tr>
<tr class="separator:afae3036f4a7fb6730c8194904f898a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167106a9f9219c19702012e03f1d4b61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.xhtml#a167106a9f9219c19702012e03f1d4b61">DACC_IDR</a></td></tr>
<tr class="memdesc:a167106a9f9219c19702012e03f1d4b61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x28) Interrupt Disable Register  <a href="#a167106a9f9219c19702012e03f1d4b61">More...</a><br /></td></tr>
<tr class="separator:a167106a9f9219c19702012e03f1d4b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a145af762db0fefcca94c7cf37aed98a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.xhtml#a145af762db0fefcca94c7cf37aed98a1">DACC_IMR</a></td></tr>
<tr class="memdesc:a145af762db0fefcca94c7cf37aed98a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x2C) Interrupt Mask Register  <a href="#a145af762db0fefcca94c7cf37aed98a1">More...</a><br /></td></tr>
<tr class="separator:a145af762db0fefcca94c7cf37aed98a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9412cfef25e8248b3a160e83072cc513"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.xhtml#a9412cfef25e8248b3a160e83072cc513">DACC_ISR</a></td></tr>
<tr class="memdesc:a9412cfef25e8248b3a160e83072cc513"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x30) Interrupt Status Register  <a href="#a9412cfef25e8248b3a160e83072cc513">More...</a><br /></td></tr>
<tr class="separator:a9412cfef25e8248b3a160e83072cc513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12884ef7ae3d81e08993fcb4dbb6203e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.xhtml#a12884ef7ae3d81e08993fcb4dbb6203e">Reserved2</a> [24]</td></tr>
<tr class="separator:a12884ef7ae3d81e08993fcb4dbb6203e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723e7b1c3acf89bfd9e92ed169c7fdf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.xhtml#a723e7b1c3acf89bfd9e92ed169c7fdf5">DACC_ACR</a></td></tr>
<tr class="memdesc:a723e7b1c3acf89bfd9e92ed169c7fdf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x94) Analog Current Register  <a href="#a723e7b1c3acf89bfd9e92ed169c7fdf5">More...</a><br /></td></tr>
<tr class="separator:a723e7b1c3acf89bfd9e92ed169c7fdf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46bb361938bcfc7f8527b9e6e30e7423"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.xhtml#a46bb361938bcfc7f8527b9e6e30e7423">Reserved3</a> [19]</td></tr>
<tr class="separator:a46bb361938bcfc7f8527b9e6e30e7423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5deaa688b44a8ad9d11524ca4e6a560"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.xhtml#ae5deaa688b44a8ad9d11524ca4e6a560">DACC_WPMR</a></td></tr>
<tr class="memdesc:ae5deaa688b44a8ad9d11524ca4e6a560"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0xE4) Write Protection Mode Register  <a href="#ae5deaa688b44a8ad9d11524ca4e6a560">More...</a><br /></td></tr>
<tr class="separator:ae5deaa688b44a8ad9d11524ca4e6a560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a238d3925d9af596e25cd6810cd2357df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.xhtml#a238d3925d9af596e25cd6810cd2357df">DACC_WPSR</a></td></tr>
<tr class="memdesc:a238d3925d9af596e25cd6810cd2357df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0xE8) Write Protection Status Register  <a href="#a238d3925d9af596e25cd6810cd2357df">More...</a><br /></td></tr>
<tr class="separator:a238d3925d9af596e25cd6810cd2357df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0475bd854e64711851435b47cba3caed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.xhtml#a0475bd854e64711851435b47cba3caed">Reserved4</a> [4]</td></tr>
<tr class="separator:a0475bd854e64711851435b47cba3caed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacbb697d97cb840b888acfdea2a88580"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.xhtml#aacbb697d97cb840b888acfdea2a88580">DACC_VERSION</a></td></tr>
<tr class="memdesc:aacbb697d97cb840b888acfdea2a88580"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0xFC) Version Register  <a href="#aacbb697d97cb840b888acfdea2a88580">More...</a><br /></td></tr>
<tr class="separator:aacbb697d97cb840b888acfdea2a88580"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a723e7b1c3acf89bfd9e92ed169c7fdf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a723e7b1c3acf89bfd9e92ed169c7fdf5">&sect;&nbsp;</a></span>DACC_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Dacc::DACC_ACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x94) Analog Current Register </p>

</div>
</div>
<a id="acf86a2246a427ac5e9e9f774d117e2ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf86a2246a427ac5e9e9f774d117e2ec">&sect;&nbsp;</a></span>DACC_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Dacc::DACC_CDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x1C) Conversion Data Register </p>

</div>
</div>
<a id="aeffc0a6a58c0954b5ef80d34958981a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeffc0a6a58c0954b5ef80d34958981a4">&sect;&nbsp;</a></span>DACC_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Dacc::DACC_CHDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x14) Channel Disable Register </p>

</div>
</div>
<a id="a0548f522857f9bfe33e0ebf6abaedcb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0548f522857f9bfe33e0ebf6abaedcb7">&sect;&nbsp;</a></span>DACC_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Dacc::DACC_CHER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x10) Channel Enable Register </p>

</div>
</div>
<a id="a4b296351c32f8be2a39872d3f8a96da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b296351c32f8be2a39872d3f8a96da7">&sect;&nbsp;</a></span>DACC_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Dacc::DACC_CHSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x18) Channel Status Register </p>

</div>
</div>
<a id="a48b4e673b7ee90e09f94a9fce1ba2990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48b4e673b7ee90e09f94a9fce1ba2990">&sect;&nbsp;</a></span>DACC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Dacc::DACC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x00) Control Register </p>

</div>
</div>
<a id="a167106a9f9219c19702012e03f1d4b61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a167106a9f9219c19702012e03f1d4b61">&sect;&nbsp;</a></span>DACC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Dacc::DACC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x28) Interrupt Disable Register </p>

</div>
</div>
<a id="afae3036f4a7fb6730c8194904f898a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afae3036f4a7fb6730c8194904f898a93">&sect;&nbsp;</a></span>DACC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Dacc::DACC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x24) Interrupt Enable Register </p>

</div>
</div>
<a id="a145af762db0fefcca94c7cf37aed98a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a145af762db0fefcca94c7cf37aed98a1">&sect;&nbsp;</a></span>DACC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Dacc::DACC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x2C) Interrupt Mask Register </p>

</div>
</div>
<a id="a9412cfef25e8248b3a160e83072cc513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9412cfef25e8248b3a160e83072cc513">&sect;&nbsp;</a></span>DACC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Dacc::DACC_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x30) Interrupt Status Register </p>

</div>
</div>
<a id="a45307b0cc8da9f0aaccf3d1f1a368ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45307b0cc8da9f0aaccf3d1f1a368ef3">&sect;&nbsp;</a></span>DACC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Dacc::DACC_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x04) Mode Register </p>

</div>
</div>
<a id="af6ab2c13dfd4acbe9a5a3808a6a7fd5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6ab2c13dfd4acbe9a5a3808a6a7fd5e">&sect;&nbsp;</a></span>DACC_TRIGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Dacc::DACC_TRIGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0x08) Trigger Register </p>

</div>
</div>
<a id="aacbb697d97cb840b888acfdea2a88580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacbb697d97cb840b888acfdea2a88580">&sect;&nbsp;</a></span>DACC_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Dacc::DACC_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0xFC) Version Register </p>

</div>
</div>
<a id="ae5deaa688b44a8ad9d11524ca4e6a560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5deaa688b44a8ad9d11524ca4e6a560">&sect;&nbsp;</a></span>DACC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Dacc::DACC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0xE4) Write Protection Mode Register </p>

</div>
</div>
<a id="a238d3925d9af596e25cd6810cd2357df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a238d3925d9af596e25cd6810cd2357df">&sect;&nbsp;</a></span>DACC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Dacc::DACC_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> Offset: 0xE8) Write Protection Status Register </p>

</div>
</div>
<a id="ac624164a8dccf31cc456281b2e5ae225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac624164a8dccf31cc456281b2e5ae225">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Dacc::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12884ef7ae3d81e08993fcb4dbb6203e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12884ef7ae3d81e08993fcb4dbb6203e">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Dacc::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46bb361938bcfc7f8527b9e6e30e7423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46bb361938bcfc7f8527b9e6e30e7423">&sect;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Dacc::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0475bd854e64711851435b47cba3caed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0475bd854e64711851435b47cba3caed">&sect;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Dacc::Reserved4[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/hal/x4m0x_s70/libraries/libchip/include/same70/component/<a class="el" href="same70_2component_2component__dacc_8h_source.xhtml">component_dacc.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
