/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  reg [4:0] _02_;
  wire [19:0] _03_;
  wire [2:0] _04_;
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [4:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[143] & in_data[178]);
  assign celloutsig_0_9z = ~(celloutsig_0_2z[3] & celloutsig_0_5z);
  assign celloutsig_0_11z = ~(celloutsig_0_9z & celloutsig_0_1z[0]);
  assign celloutsig_0_22z = ~(celloutsig_0_1z[3] & celloutsig_0_17z);
  assign celloutsig_0_25z = ~(celloutsig_0_19z & celloutsig_0_22z);
  assign celloutsig_0_3z = ~(celloutsig_0_2z[4] & celloutsig_0_1z[2]);
  assign celloutsig_1_19z = ~(celloutsig_1_3z | celloutsig_1_17z[5]);
  assign celloutsig_0_55z = ~celloutsig_0_43z;
  assign celloutsig_1_11z = ~celloutsig_1_9z;
  assign celloutsig_1_16z = ~celloutsig_1_12z;
  assign celloutsig_0_8z = ~celloutsig_0_6z;
  assign celloutsig_0_19z = ~in_data[41];
  assign celloutsig_1_3z = ~((celloutsig_1_1z | in_data[111]) & (celloutsig_1_1z | celloutsig_1_1z));
  assign celloutsig_0_28z = ~((celloutsig_0_16z[8] | celloutsig_0_25z) & (_00_ | celloutsig_0_14z[0]));
  assign celloutsig_1_1z = in_data[143] | celloutsig_1_0z;
  assign celloutsig_0_6z = celloutsig_0_1z[1] | celloutsig_0_1z[6];
  assign celloutsig_1_14z = { celloutsig_1_10z[1:0], celloutsig_1_2z } + { celloutsig_1_4z[2:1], celloutsig_1_9z };
  assign celloutsig_1_17z = { celloutsig_1_11z, celloutsig_1_7z } + { celloutsig_1_8z[3:1], celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_11z };
  assign celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_8z } + { in_data[172:169], celloutsig_1_16z };
  assign celloutsig_0_14z = { celloutsig_0_10z[3], celloutsig_0_3z, celloutsig_0_7z } + { celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_16z = { _01_[8:1], celloutsig_0_8z } + { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_2z = { celloutsig_0_1z[5:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } + in_data[31:25];
  reg [19:0] _27_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _27_ <= 20'h00000;
    else _27_ <= { in_data[58:54], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign { _03_[19:16], _01_[8:1], _03_[7:0] } = _27_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 5'h00;
    else _02_ <= celloutsig_0_10z[11:7];
  reg [2:0] _29_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _29_ <= 3'h0;
    else _29_ <= celloutsig_0_2z[2:0];
  assign { _04_[2], _00_, _04_[0] } = _29_;
  assign celloutsig_1_4z = in_data[141:139] / { 1'h1, in_data[147:146] };
  assign celloutsig_1_7z = { celloutsig_1_6z[8:5], celloutsig_1_6z[8:6] } % { 1'h1, celloutsig_1_5z[6:4], celloutsig_1_5z[7:5] };
  assign celloutsig_1_8z = { celloutsig_1_6z[6:5], celloutsig_1_6z[8:7] } % { 1'h1, in_data[113:112], celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_5z[7:4], celloutsig_1_5z[7:4] } % { 1'h1, celloutsig_1_6z[7:5], celloutsig_1_6z[8:6], celloutsig_1_6z[1], celloutsig_1_6z[1] };
  assign celloutsig_0_29z = { celloutsig_0_15z[7:1], celloutsig_0_28z } % { 1'h1, in_data[59:54], celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[9:4] != in_data[24:19];
  assign celloutsig_0_43z = { _02_[4:1], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_8z } != celloutsig_0_15z[6:0];
  assign celloutsig_0_54z = ~ celloutsig_0_29z[7:3];
  assign celloutsig_0_1z = ~ in_data[43:37];
  assign celloutsig_1_9z = & { celloutsig_1_8z[2], celloutsig_1_4z };
  assign celloutsig_0_7z = ^ { celloutsig_0_1z[5:0], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_13z = ^ { celloutsig_0_2z[2], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_17z = ^ { celloutsig_0_16z[8:2], celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_5z } ~^ { _03_[7:0], celloutsig_0_12z };
  assign celloutsig_0_5z = ~((_03_[6] & celloutsig_0_3z) | (celloutsig_0_1z[5] & celloutsig_0_2z[2]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_0z) | (in_data[103] & celloutsig_1_0z));
  assign celloutsig_1_12z = ~((celloutsig_1_10z[6] & celloutsig_1_7z[2]) | (celloutsig_1_9z & celloutsig_1_5z[4]));
  assign celloutsig_0_12z = ~((celloutsig_0_10z[12] & in_data[40]) | (celloutsig_0_10z[6] & celloutsig_0_3z));
  assign { celloutsig_0_10z[2], celloutsig_0_10z[6], celloutsig_0_10z[7], celloutsig_0_10z[3], celloutsig_0_10z[8], celloutsig_0_10z[13:9], celloutsig_0_10z[5:4] } = { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, in_data[26:22], celloutsig_0_0z, celloutsig_0_0z } ~^ { celloutsig_0_5z, celloutsig_0_9z, _01_[1], celloutsig_0_0z, _01_[2], _01_[7:3], celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_1_5z[7:4] = ~ { celloutsig_1_4z, celloutsig_1_3z };
  assign { celloutsig_1_6z[8:5], celloutsig_1_6z[9], celloutsig_1_6z[1] } = ~ { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign _01_[0] = celloutsig_0_8z;
  assign _03_[15:8] = _01_[8:1];
  assign _04_[1] = _00_;
  assign celloutsig_0_10z[1:0] = { 1'h1, celloutsig_0_10z[3] };
  assign celloutsig_1_5z[3:0] = celloutsig_1_5z[7:4];
  assign { celloutsig_1_6z[4:2], celloutsig_1_6z[0] } = { celloutsig_1_6z[8:6], celloutsig_1_6z[1] };
  assign { out_data[132:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
