<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MachinePipeliner.cpp source code [llvm/llvm/lib/CodeGen/MachinePipeliner.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/MachinePipeliner.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='MachinePipeliner.cpp.html'>MachinePipeliner.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MachinePipeliner.cpp - Machine Software Pipeliner Pass -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// An implementation of the Swing Modulo Scheduling (SMS) software pipeliner.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>// This SMS implementation is a target-independent back-end pass. When enabled,</i></td></tr>
<tr><th id="12">12</th><td><i>// the pass runs just prior to the register allocation pass, while the machine</i></td></tr>
<tr><th id="13">13</th><td><i>// IR is in SSA form. If software pipelining is successful, then the original</i></td></tr>
<tr><th id="14">14</th><td><i>// loop is replaced by the optimized loop. The optimized loop contains one or</i></td></tr>
<tr><th id="15">15</th><td><i>// more prolog blocks, the pipelined kernel, and one or more epilog blocks. If</i></td></tr>
<tr><th id="16">16</th><td><i>// the instructions cannot be scheduled in a given MII, we increase the MII by</i></td></tr>
<tr><th id="17">17</th><td><i>// one and try again.</i></td></tr>
<tr><th id="18">18</th><td><i>//</i></td></tr>
<tr><th id="19">19</th><td><i>// The SMS implementation is an extension of the ScheduleDAGInstrs class. We</i></td></tr>
<tr><th id="20">20</th><td><i>// represent loop carried dependences in the DAG as order edges to the Phi</i></td></tr>
<tr><th id="21">21</th><td><i>// nodes. We also perform several passes over the DAG to eliminate unnecessary</i></td></tr>
<tr><th id="22">22</th><td><i>// edges that inhibit the ability to pipeline. The implementation uses the</i></td></tr>
<tr><th id="23">23</th><td><i>// DFAPacketizer class to compute the minimum initiation interval and the check</i></td></tr>
<tr><th id="24">24</th><td><i>// where an instruction may be inserted in the pipelined schedule.</i></td></tr>
<tr><th id="25">25</th><td><i>//</i></td></tr>
<tr><th id="26">26</th><td><i>// In order for the SMS pass to work, several target specific hooks need to be</i></td></tr>
<tr><th id="27">27</th><td><i>// implemented to get information about the loop structure and to rewrite</i></td></tr>
<tr><th id="28">28</th><td><i>// instructions.</i></td></tr>
<tr><th id="29">29</th><td><i>//</i></td></tr>
<tr><th id="30">30</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/ADT/MapVector.h.html">"llvm/ADT/MapVector.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/ADT/PriorityQueue.h.html">"llvm/ADT/PriorityQueue.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/llvm/ADT/SetVector.h.html">"llvm/ADT/SetVector.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../include/llvm/ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../include/llvm/Analysis/MemoryLocation.h.html">"llvm/Analysis/MemoryLocation.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../include/llvm/Analysis/ValueTracking.h.html">"llvm/Analysis/ValueTracking.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../include/llvm/CodeGen/DFAPacketizer.h.html">"llvm/CodeGen/DFAPacketizer.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../include/llvm/CodeGen/MachinePipeliner.h.html">"llvm/CodeGen/MachinePipeliner.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../include/llvm/CodeGen/RegisterPressure.h.html">"llvm/CodeGen/RegisterPressure.h"</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../include/llvm/CodeGen/ScheduleDAGMutation.h.html">"llvm/CodeGen/ScheduleDAGMutation.h"</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="63">63</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="64">64</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="65">65</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="66">66</th><td><u>#include <a href="../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="67">67</th><td><u>#include <a href="../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="68">68</th><td><u>#include <a href="../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="69">69</th><td><u>#include <a href="../../include/llvm/MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="70">70</th><td><u>#include <a href="../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="71">71</th><td><u>#include <a href="../../include/llvm/MC/MCInstrItineraries.h.html">"llvm/MC/MCInstrItineraries.h"</a></u></td></tr>
<tr><th id="72">72</th><td><u>#include <a href="../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="73">73</th><td><u>#include <a href="../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="74">74</th><td><u>#include <a href="../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="75">75</th><td><u>#include <a href="../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="76">76</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="77">77</th><td><u>#include <a href="../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="78">78</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="79">79</th><td><u>#include <a href="../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="80">80</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="81">81</th><td><u>#include <a href="../../../../include/c++/7/climits.html">&lt;climits&gt;</a></u></td></tr>
<tr><th id="82">82</th><td><u>#include <a href="../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="83">83</th><td><u>#include <a href="../../../../include/c++/7/deque.html">&lt;deque&gt;</a></u></td></tr>
<tr><th id="84">84</th><td><u>#include <a href="../../../../include/c++/7/functional.html">&lt;functional&gt;</a></u></td></tr>
<tr><th id="85">85</th><td><u>#include <a href="../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="86">86</th><td><u>#include <a href="../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="87">87</th><td><u>#include <a href="../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="88">88</th><td><u>#include <a href="../../../../include/c++/7/tuple.html">&lt;tuple&gt;</a></u></td></tr>
<tr><th id="89">89</th><td><u>#include <a href="../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="90">90</th><td><u>#include <a href="../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"pipeliner"</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumTrytoPipeline = {&quot;pipeliner&quot;, &quot;NumTrytoPipeline&quot;, &quot;Number of loops that we attempt to pipeline&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumTrytoPipeline" title='NumTrytoPipeline' data-ref="NumTrytoPipeline">NumTrytoPipeline</dfn>, <q>"Number of loops that we attempt to pipeline"</q>);</td></tr>
<tr><th id="97">97</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumPipelined = {&quot;pipeliner&quot;, &quot;NumPipelined&quot;, &quot;Number of loops software pipelined&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumPipelined" title='NumPipelined' data-ref="NumPipelined">NumPipelined</dfn>, <q>"Number of loops software pipelined"</q>);</td></tr>
<tr><th id="98">98</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumNodeOrderIssues = {&quot;pipeliner&quot;, &quot;NumNodeOrderIssues&quot;, &quot;Number of node order issues found&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumNodeOrderIssues" title='NumNodeOrderIssues' data-ref="NumNodeOrderIssues">NumNodeOrderIssues</dfn>, <q>"Number of node order issues found"</q>);</td></tr>
<tr><th id="99">99</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumFailBranch = {&quot;pipeliner&quot;, &quot;NumFailBranch&quot;, &quot;Pipeliner abort due to unknown branch&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumFailBranch" title='NumFailBranch' data-ref="NumFailBranch">NumFailBranch</dfn>, <q>"Pipeliner abort due to unknown branch"</q>);</td></tr>
<tr><th id="100">100</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumFailLoop = {&quot;pipeliner&quot;, &quot;NumFailLoop&quot;, &quot;Pipeliner abort due to unsupported loop&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumFailLoop" title='NumFailLoop' data-ref="NumFailLoop">NumFailLoop</dfn>, <q>"Pipeliner abort due to unsupported loop"</q>);</td></tr>
<tr><th id="101">101</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumFailPreheader = {&quot;pipeliner&quot;, &quot;NumFailPreheader&quot;, &quot;Pipeliner abort due to missing preheader&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumFailPreheader" title='NumFailPreheader' data-ref="NumFailPreheader">NumFailPreheader</dfn>, <q>"Pipeliner abort due to missing preheader"</q>);</td></tr>
<tr><th id="102">102</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumFailLargeMaxMII = {&quot;pipeliner&quot;, &quot;NumFailLargeMaxMII&quot;, &quot;Pipeliner abort due to MaxMII too large&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumFailLargeMaxMII" title='NumFailLargeMaxMII' data-ref="NumFailLargeMaxMII">NumFailLargeMaxMII</dfn>, <q>"Pipeliner abort due to MaxMII too large"</q>);</td></tr>
<tr><th id="103">103</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumFailZeroMII = {&quot;pipeliner&quot;, &quot;NumFailZeroMII&quot;, &quot;Pipeliner abort due to zero MII&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumFailZeroMII" title='NumFailZeroMII' data-ref="NumFailZeroMII">NumFailZeroMII</dfn>, <q>"Pipeliner abort due to zero MII"</q>);</td></tr>
<tr><th id="104">104</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumFailNoSchedule = {&quot;pipeliner&quot;, &quot;NumFailNoSchedule&quot;, &quot;Pipeliner abort due to no schedule found&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumFailNoSchedule" title='NumFailNoSchedule' data-ref="NumFailNoSchedule">NumFailNoSchedule</dfn>, <q>"Pipeliner abort due to no schedule found"</q>);</td></tr>
<tr><th id="105">105</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumFailZeroStage = {&quot;pipeliner&quot;, &quot;NumFailZeroStage&quot;, &quot;Pipeliner abort due to zero stage&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumFailZeroStage" title='NumFailZeroStage' data-ref="NumFailZeroStage">NumFailZeroStage</dfn>, <q>"Pipeliner abort due to zero stage"</q>);</td></tr>
<tr><th id="106">106</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumFailLargeMaxStage = {&quot;pipeliner&quot;, &quot;NumFailLargeMaxStage&quot;, &quot;Pipeliner abort due to too many stages&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumFailLargeMaxStage" title='NumFailLargeMaxStage' data-ref="NumFailLargeMaxStage">NumFailLargeMaxStage</dfn>, <q>"Pipeliner abort due to too many stages"</q>);</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><i class="doc" data-doc="EnableSWP">/// A command line option to turn software pipelining on or off.</i></td></tr>
<tr><th id="109">109</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableSWP" title='EnableSWP' data-type='cl::opt&lt;bool&gt;' data-ref="EnableSWP">EnableSWP</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"enable-pipeliner"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="110">110</th><td>                               <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>,</td></tr>
<tr><th id="111">111</th><td>                               <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable Software Pipelining"</q>));</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><i class="doc" data-doc="EnableSWPOptSize">/// A command line option to enable SWP at -Os.</i></td></tr>
<tr><th id="114">114</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableSWPOptSize" title='EnableSWPOptSize' data-type='cl::opt&lt;bool&gt;' data-ref="EnableSWPOptSize">EnableSWPOptSize</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"enable-pipeliner-opt-size"</q>,</td></tr>
<tr><th id="115">115</th><td>                                      <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable SWP at Os."</q>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="116">116</th><td>                                      <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><i class="doc" data-doc="SwpMaxMii">/// A command line argument to limit minimum initial interval for pipelining.</i></td></tr>
<tr><th id="119">119</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>int</em>&gt; <dfn class="tu decl def" id="SwpMaxMii" title='SwpMaxMii' data-type='cl::opt&lt;int&gt;' data-ref="SwpMaxMii">SwpMaxMii</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"pipeliner-max-mii"</q>,</td></tr>
<tr><th id="120">120</th><td>                              <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Size limit for the MII."</q>),</td></tr>
<tr><th id="121">121</th><td>                              <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>27</var>));</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><i class="doc" data-doc="SwpMaxStages">/// A command line argument to limit the number of stages in the pipeline.</i></td></tr>
<tr><th id="124">124</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>int</em>&gt;</td></tr>
<tr><th id="125">125</th><td>    <dfn class="tu decl def" id="SwpMaxStages" title='SwpMaxStages' data-type='cl::opt&lt;int&gt;' data-ref="SwpMaxStages">SwpMaxStages</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"pipeliner-max-stages"</q>,</td></tr>
<tr><th id="126">126</th><td>                 <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Maximum stages allowed in the generated scheduled."</q>),</td></tr>
<tr><th id="127">127</th><td>                 <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>3</var>));</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><i class="doc" data-doc="SwpPruneDeps">/// A command line option to disable the pruning of chain dependences due to</i></td></tr>
<tr><th id="130">130</th><td><i class="doc" data-doc="SwpPruneDeps">/// an unrelated Phi.</i></td></tr>
<tr><th id="131">131</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="132">132</th><td>    <dfn class="tu decl def" id="SwpPruneDeps" title='SwpPruneDeps' data-type='cl::opt&lt;bool&gt;' data-ref="SwpPruneDeps">SwpPruneDeps</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"pipeliner-prune-deps"</q>,</td></tr>
<tr><th id="133">133</th><td>                 <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Prune dependences between unrelated Phi nodes."</q>),</td></tr>
<tr><th id="134">134</th><td>                 <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><i class="doc" data-doc="SwpPruneLoopCarried">/// A command line option to disable the pruning of loop carried order</i></td></tr>
<tr><th id="137">137</th><td><i class="doc" data-doc="SwpPruneLoopCarried">/// dependences.</i></td></tr>
<tr><th id="138">138</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="139">139</th><td>    <dfn class="tu decl def" id="SwpPruneLoopCarried" title='SwpPruneLoopCarried' data-type='cl::opt&lt;bool&gt;' data-ref="SwpPruneLoopCarried">SwpPruneLoopCarried</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"pipeliner-prune-loop-carried"</q>,</td></tr>
<tr><th id="140">140</th><td>                        <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Prune loop carried order dependences."</q>),</td></tr>
<tr><th id="141">141</th><td>                        <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><u>#<span data-ppcond="143">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="144">144</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>int</em>&gt; <dfn class="tu decl def" id="SwpLoopLimit" title='SwpLoopLimit' data-type='cl::opt&lt;int&gt;' data-ref="SwpLoopLimit">SwpLoopLimit</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"pipeliner-max"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(-<var>1</var>));</td></tr>
<tr><th id="145">145</th><td><u>#<span data-ppcond="143">endif</span></u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="SwpIgnoreRecMII" title='SwpIgnoreRecMII' data-type='cl::opt&lt;bool&gt;' data-ref="SwpIgnoreRecMII">SwpIgnoreRecMII</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"pipeliner-ignore-recmii"</q>,</td></tr>
<tr><th id="148">148</th><td>                                     <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::ReallyHidden" title='llvm::cl::OptionHidden::ReallyHidden' data-ref="llvm::cl::OptionHidden::ReallyHidden">ReallyHidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="149">149</th><td>                                     <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Ignore RecMII"</q>));</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><i>// A command line option to enable the CopyToPhi DAG mutation.</i></td></tr>
<tr><th id="154">154</th><td><span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="155">155</th><td>    <dfn class="decl def" id="llvm::SwpEnableCopyToPhi" title='llvm::SwpEnableCopyToPhi' data-ref="llvm::SwpEnableCopyToPhi">SwpEnableCopyToPhi</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"pipeliner-enable-copytophi"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::ReallyHidden" title='llvm::cl::OptionHidden::ReallyHidden' data-ref="llvm::cl::OptionHidden::ReallyHidden">ReallyHidden</a>,</td></tr>
<tr><th id="156">156</th><td>                       <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>,</td></tr>
<tr><th id="157">157</th><td>                       <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable CopyToPhi DAG Mutation"</q>));</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits" title='llvm::SwingSchedulerDAG::Circuits' data-ref="llvm::SwingSchedulerDAG::Circuits">Circuits</a>::<dfn class="decl def" id="llvm::SwingSchedulerDAG::Circuits::MaxPaths" title='llvm::SwingSchedulerDAG::Circuits::MaxPaths' data-ref="llvm::SwingSchedulerDAG::Circuits::MaxPaths">MaxPaths</dfn> = <var>5</var>;</td></tr>
<tr><th id="162">162</th><td><em>char</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner" title='llvm::MachinePipeliner' data-ref="llvm::MachinePipeliner">MachinePipeliner</a>::<dfn class="decl def" id="llvm::MachinePipeliner::ID" title='llvm::MachinePipeliner::ID' data-ref="llvm::MachinePipeliner::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="163">163</th><td><u>#<span data-ppcond="163">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="164">164</th><td><em>int</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner" title='llvm::MachinePipeliner' data-ref="llvm::MachinePipeliner">MachinePipeliner</a>::<dfn class="decl def" id="llvm::MachinePipeliner::NumTries" title='llvm::MachinePipeliner::NumTries' data-ref="llvm::MachinePipeliner::NumTries">NumTries</dfn> = <var>0</var>;</td></tr>
<tr><th id="165">165</th><td><u>#<span data-ppcond="163">endif</span></u></td></tr>
<tr><th id="166">166</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::MachinePipelinerID" title='llvm::MachinePipelinerID' data-ref="llvm::MachinePipelinerID">MachinePipelinerID</dfn> = <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner" title='llvm::MachinePipeliner' data-ref="llvm::MachinePipeliner">MachinePipeliner</a>::<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::ID" title='llvm::MachinePipeliner::ID' data-ref="llvm::MachinePipeliner::ID">ID</a>;</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#47" title="static void *initializeMachinePipelinerPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(MachinePipeliner, DEBUG_TYPE,</td></tr>
<tr><th id="169">169</th><td>                      <q>"Modulo Software Pipelining"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="170">170</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeAAResultsWrapperPassPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(AAResultsWrapperPass)</td></tr>
<tr><th id="171">171</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineLoopInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineLoopInfo)</td></tr>
<tr><th id="172">172</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="173">173</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeLiveIntervalsPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveIntervals)</td></tr>
<tr><th id="174">174</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Modulo Software Pipelining&quot;, &quot;pipeliner&quot;, &amp;MachinePipeliner::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;MachinePipeliner&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeMachinePipelinerPassFlag; void llvm::initializeMachinePipelinerPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeMachinePipelinerPassFlag, initializeMachinePipelinerPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner" title='llvm::MachinePipeliner' data-ref="llvm::MachinePipeliner">MachinePipeliner</a>, <a class="macro" href="#94" title="&quot;pipeliner&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="175">175</th><td>                    <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Modulo Software Pipelining"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><i class="doc">/// The "main" function for implementing Swing Modulo Scheduling.</i></td></tr>
<tr><th id="178">178</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner" title='llvm::MachinePipeliner' data-ref="llvm::MachinePipeliner">MachinePipeliner</a>::<dfn class="virtual decl def" id="_ZN4llvm16MachinePipeliner20runOnMachineFunctionERNS_15MachineFunctionE" title='llvm::MachinePipeliner::runOnMachineFunction' data-ref="_ZN4llvm16MachinePipeliner20runOnMachineFunctionERNS_15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="336mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="336mf">mf</dfn>) {</td></tr>
<tr><th id="179">179</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col6 ref" href="#336mf" title='mf' data-ref="336mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="180">180</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <b>if</b> (!<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableSWP" title='EnableSWP' data-use='m' data-ref="EnableSWP">EnableSWP</a>)</td></tr>
<tr><th id="183">183</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <b>if</b> (mf.getFunction().getAttributes().hasAttribute(</td></tr>
<tr><th id="186">186</th><td>          AttributeList::FunctionIndex, Attribute::<span class='error' title="no member named &apos;OptimizeForSize&apos; in &apos;llvm::Attribute&apos;">OptimizeForSize</span>) &amp;&amp;</td></tr>
<tr><th id="187">187</th><td>      !EnableSWPOptSize.getPosition())</td></tr>
<tr><th id="188">188</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <b>if</b> (!<a class="local col6 ref" href="#336mf" title='mf' data-ref="336mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo22enableMachinePipelinerEv" title='llvm::TargetSubtargetInfo::enableMachinePipeliner' data-ref="_ZNK4llvm19TargetSubtargetInfo22enableMachinePipelinerEv">enableMachinePipeliner</a>())</td></tr>
<tr><th id="191">191</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <i>// Cannot pipeline loops without instruction itineraries if we are using</i></td></tr>
<tr><th id="194">194</th><td><i>  // DFA for the pipeliner.</i></td></tr>
<tr><th id="195">195</th><td>  <b>if</b> (<a class="local col6 ref" href="#336mf" title='mf' data-ref="336mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12useDFAforSMSEv" title='llvm::TargetSubtargetInfo::useDFAforSMS' data-ref="_ZNK4llvm19TargetSubtargetInfo12useDFAforSMSEv">useDFAforSMS</a>() &amp;&amp;</td></tr>
<tr><th id="196">196</th><td>      (!<a class="local col6 ref" href="#336mf" title='mf' data-ref="336mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv" title='llvm::TargetSubtargetInfo::getInstrItineraryData' data-ref="_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv">getInstrItineraryData</a>() ||</td></tr>
<tr><th id="197">197</th><td>       <a class="local col6 ref" href="#336mf" title='mf' data-ref="336mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv" title='llvm::TargetSubtargetInfo::getInstrItineraryData' data-ref="_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv">getInstrItineraryData</a>()-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>()))</td></tr>
<tr><th id="198">198</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::MF" title='llvm::MachinePipeliner::MF' data-ref="llvm::MachinePipeliner::MF">MF</a> = &amp;<a class="local col6 ref" href="#336mf" title='mf' data-ref="336mf">mf</a>;</td></tr>
<tr><th id="201">201</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::MLI" title='llvm::MachinePipeliner::MLI' data-ref="llvm::MachinePipeliner::MLI">MLI</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="202">202</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::MDT" title='llvm::MachinePipeliner::MDT' data-ref="llvm::MachinePipeliner::MDT">MDT</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="203">203</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::TII" title='llvm::MachinePipeliner::TII' data-ref="llvm::MachinePipeliner::TII">TII</a> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::MF" title='llvm::MachinePipeliner::MF' data-ref="llvm::MachinePipeliner::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="204">204</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::RegClassInfo" title='llvm::MachinePipeliner::RegClassInfo' data-ref="llvm::MachinePipeliner::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE" title='llvm::RegisterClassInfo::runOnMachineFunction' data-ref="_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE">runOnMachineFunction</a>(*<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::MF" title='llvm::MachinePipeliner::MF' data-ref="llvm::MachinePipeliner::MF">MF</a>);</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="337L" title='L' data-type='llvm::MachineLoop *const &amp;' data-ref="337L">L</dfn> : *<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::MLI" title='llvm::MachinePipeliner::MLI' data-ref="llvm::MachinePipeliner::MLI">MLI</a>)</td></tr>
<tr><th id="207">207</th><td>    <a class="member" href="#_ZN4llvm16MachinePipeliner12scheduleLoopERNS_11MachineLoopE" title='llvm::MachinePipeliner::scheduleLoop' data-ref="_ZN4llvm16MachinePipeliner12scheduleLoopERNS_11MachineLoopE">scheduleLoop</a>(<span class='refarg'>*<a class="local col7 ref" href="#337L" title='L' data-ref="337L">L</a></span>);</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="210">210</th><td>}</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><i class="doc">/// Attempt to perform the SMS algorithm on the specified loop. This function is</i></td></tr>
<tr><th id="213">213</th><td><i class="doc">/// the main entry point for the algorithm.  The function identifies candidate</i></td></tr>
<tr><th id="214">214</th><td><i class="doc">/// loops, calculates the minimum initiation interval, and attempts to schedule</i></td></tr>
<tr><th id="215">215</th><td><i class="doc">/// the loop.</i></td></tr>
<tr><th id="216">216</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner" title='llvm::MachinePipeliner' data-ref="llvm::MachinePipeliner">MachinePipeliner</a>::<dfn class="decl def" id="_ZN4llvm16MachinePipeliner12scheduleLoopERNS_11MachineLoopE" title='llvm::MachinePipeliner::scheduleLoop' data-ref="_ZN4llvm16MachinePipeliner12scheduleLoopERNS_11MachineLoopE">scheduleLoop</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> &amp;<dfn class="local col8 decl" id="338L" title='L' data-type='llvm::MachineLoop &amp;' data-ref="338L">L</dfn>) {</td></tr>
<tr><th id="217">217</th><td>  <em>bool</em> <dfn class="local col9 decl" id="339Changed" title='Changed' data-type='bool' data-ref="339Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="218">218</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="340InnerLoop" title='InnerLoop' data-type='llvm::MachineLoop *const &amp;' data-ref="340InnerLoop">InnerLoop</dfn> : <a class="local col8 ref" href="#338L" title='L' data-ref="338L">L</a>)</td></tr>
<tr><th id="219">219</th><td>    <a class="local col9 ref" href="#339Changed" title='Changed' data-ref="339Changed">Changed</a> |= <a class="member" href="#_ZN4llvm16MachinePipeliner12scheduleLoopERNS_11MachineLoopE" title='llvm::MachinePipeliner::scheduleLoop' data-ref="_ZN4llvm16MachinePipeliner12scheduleLoopERNS_11MachineLoopE">scheduleLoop</a>(<span class='refarg'>*<a class="local col0 ref" href="#340InnerLoop" title='InnerLoop' data-ref="340InnerLoop">InnerLoop</a></span>);</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><u>#<span data-ppcond="221">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="222">222</th><td>  <i>// Stop trying after reaching the limit (if any).</i></td></tr>
<tr><th id="223">223</th><td>  <em>int</em> <dfn class="local col1 decl" id="341Limit" title='Limit' data-type='int' data-ref="341Limit">Limit</dfn> = <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SwpLoopLimit" title='SwpLoopLimit' data-use='m' data-ref="SwpLoopLimit">SwpLoopLimit</a>;</td></tr>
<tr><th id="224">224</th><td>  <b>if</b> (<a class="local col1 ref" href="#341Limit" title='Limit' data-ref="341Limit">Limit</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="225">225</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::NumTries" title='llvm::MachinePipeliner::NumTries' data-ref="llvm::MachinePipeliner::NumTries">NumTries</a> &gt;= <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SwpLoopLimit" title='SwpLoopLimit' data-use='m' data-ref="SwpLoopLimit">SwpLoopLimit</a>)</td></tr>
<tr><th id="226">226</th><td>      <b>return</b> <a class="local col9 ref" href="#339Changed" title='Changed' data-ref="339Changed">Changed</a>;</td></tr>
<tr><th id="227">227</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::NumTries" title='llvm::MachinePipeliner::NumTries' data-ref="llvm::MachinePipeliner::NumTries">NumTries</a>++;</td></tr>
<tr><th id="228">228</th><td>  }</td></tr>
<tr><th id="229">229</th><td><u>#<span data-ppcond="221">endif</span></u></td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <a class="member" href="#_ZN4llvm16MachinePipeliner24setPragmaPipelineOptionsERNS_11MachineLoopE" title='llvm::MachinePipeliner::setPragmaPipelineOptions' data-ref="_ZN4llvm16MachinePipeliner24setPragmaPipelineOptionsERNS_11MachineLoopE">setPragmaPipelineOptions</a>(<span class='refarg'><a class="local col8 ref" href="#338L" title='L' data-ref="338L">L</a></span>);</td></tr>
<tr><th id="232">232</th><td>  <b>if</b> (!<a class="member" href="#_ZN4llvm16MachinePipeliner15canPipelineLoopERNS_11MachineLoopE" title='llvm::MachinePipeliner::canPipelineLoop' data-ref="_ZN4llvm16MachinePipeliner15canPipelineLoopERNS_11MachineLoopE">canPipelineLoop</a>(<span class='refarg'><a class="local col8 ref" href="#338L" title='L' data-ref="338L">L</a></span>)) {</td></tr>
<tr><th id="233">233</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;\n!!! Can not pipeline loop.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n!!! Can not pipeline loop.\n"</q>);</td></tr>
<tr><th id="234">234</th><td>    <b>return</b> <a class="local col9 ref" href="#339Changed" title='Changed' data-ref="339Changed">Changed</a>;</td></tr>
<tr><th id="235">235</th><td>  }</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#96" title='NumTrytoPipeline' data-ref="NumTrytoPipeline">NumTrytoPipeline</a>;</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>  <a class="local col9 ref" href="#339Changed" title='Changed' data-ref="339Changed">Changed</a> = <a class="member" href="#_ZN4llvm16MachinePipeliner20swingModuloSchedulerERNS_11MachineLoopE" title='llvm::MachinePipeliner::swingModuloScheduler' data-ref="_ZN4llvm16MachinePipeliner20swingModuloSchedulerERNS_11MachineLoopE">swingModuloScheduler</a>(<span class='refarg'><a class="local col8 ref" href="#338L" title='L' data-ref="338L">L</a></span>);</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <b>return</b> <a class="local col9 ref" href="#339Changed" title='Changed' data-ref="339Changed">Changed</a>;</td></tr>
<tr><th id="242">242</th><td>}</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner" title='llvm::MachinePipeliner' data-ref="llvm::MachinePipeliner">MachinePipeliner</a>::<dfn class="decl def" id="_ZN4llvm16MachinePipeliner24setPragmaPipelineOptionsERNS_11MachineLoopE" title='llvm::MachinePipeliner::setPragmaPipelineOptions' data-ref="_ZN4llvm16MachinePipeliner24setPragmaPipelineOptionsERNS_11MachineLoopE">setPragmaPipelineOptions</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> &amp;<dfn class="local col2 decl" id="342L" title='L' data-type='llvm::MachineLoop &amp;' data-ref="342L">L</dfn>) {</td></tr>
<tr><th id="245">245</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="343LBLK" title='LBLK' data-type='llvm::MachineBasicBlock *' data-ref="343LBLK">LBLK</dfn> = <a class="local col2 ref" href="#342L" title='L' data-ref="342L">L</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZN4llvm11MachineLoop11getTopBlockEv" title='llvm::MachineLoop::getTopBlock' data-ref="_ZN4llvm11MachineLoop11getTopBlockEv">getTopBlock</a>();</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <b>if</b> (<a class="local col3 ref" href="#343LBLK" title='LBLK' data-ref="343LBLK">LBLK</a> == <b>nullptr</b>)</td></tr>
<tr><th id="248">248</th><td>    <b>return</b>;</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>  <em>const</em> <a class="type" href="../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a> *<dfn class="local col4 decl" id="344BBLK" title='BBLK' data-type='const llvm::BasicBlock *' data-ref="344BBLK">BBLK</dfn> = <a class="local col3 ref" href="#343LBLK" title='LBLK' data-ref="343LBLK">LBLK</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>();</td></tr>
<tr><th id="251">251</th><td>  <b>if</b> (<a class="local col4 ref" href="#344BBLK" title='BBLK' data-ref="344BBLK">BBLK</a> == <b>nullptr</b>)</td></tr>
<tr><th id="252">252</th><td>    <b>return</b>;</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <em>const</em> <a class="type" href="../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col5 decl" id="345TI" title='TI' data-type='const llvm::Instruction *' data-ref="345TI">TI</dfn> = <a class="local col4 ref" href="#344BBLK" title='BBLK' data-ref="344BBLK">BBLK</a>-&gt;<a class="ref" href="../../include/llvm/IR/BasicBlock.h.html#_ZNK4llvm10BasicBlock13getTerminatorEv" title='llvm::BasicBlock::getTerminator' data-ref="_ZNK4llvm10BasicBlock13getTerminatorEv">getTerminator</a>();</td></tr>
<tr><th id="255">255</th><td>  <b>if</b> (<a class="local col5 ref" href="#345TI" title='TI' data-ref="345TI">TI</a> == <b>nullptr</b>)</td></tr>
<tr><th id="256">256</th><td>    <b>return</b>;</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>  <a class="type" href="../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col6 decl" id="346LoopID" title='LoopID' data-type='llvm::MDNode *' data-ref="346LoopID">LoopID</dfn> = <a class="local col5 ref" href="#345TI" title='TI' data-ref="345TI">TI</a>-&gt;<a class="ref" href="../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction11getMetadataEj" title='llvm::Instruction::getMetadata' data-ref="_ZNK4llvm11Instruction11getMetadataEj">getMetadata</a>(<a class="type" href="../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a>::<a class="enum" href="../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext::MD_loop" title='llvm::LLVMContext::MD_loop' data-ref="llvm::LLVMContext::MD_loop">MD_loop</a>);</td></tr>
<tr><th id="259">259</th><td>  <b>if</b> (<a class="local col6 ref" href="#346LoopID" title='LoopID' data-ref="346LoopID">LoopID</a> == <b>nullptr</b>)</td></tr>
<tr><th id="260">260</th><td>    <b>return</b>;</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LoopID-&gt;getNumOperands() &gt; 0 &amp;&amp; &quot;requires atleast one operand&quot;) ? void (0) : __assert_fail (&quot;LoopID-&gt;getNumOperands() &gt; 0 &amp;&amp; \&quot;requires atleast one operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 262, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#346LoopID" title='LoopID' data-ref="346LoopID">LoopID</a>-&gt;<a class="ref" href="../../include/llvm/IR/Metadata.h.html#_ZNK4llvm6MDNode14getNumOperandsEv" title='llvm::MDNode::getNumOperands' data-ref="_ZNK4llvm6MDNode14getNumOperandsEv">getNumOperands</a>() &gt; <var>0</var> &amp;&amp; <q>"requires atleast one operand"</q>);</td></tr>
<tr><th id="263">263</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LoopID-&gt;getOperand(0) == LoopID &amp;&amp; &quot;invalid loop&quot;) ? void (0) : __assert_fail (&quot;LoopID-&gt;getOperand(0) == LoopID &amp;&amp; \&quot;invalid loop\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 263, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref fake" href="../../include/llvm/IR/Metadata.h.html#_ZNK4llvm9MDOperandcvPNS_8MetadataEEv" title='llvm::MDOperand::operator llvm::Metadata *' data-ref="_ZNK4llvm9MDOperandcvPNS_8MetadataEEv"></a><a class="local col6 ref" href="#346LoopID" title='LoopID' data-ref="346LoopID">LoopID</a>-&gt;<a class="ref" href="../../include/llvm/IR/Metadata.h.html#_ZNK4llvm6MDNode10getOperandEj" title='llvm::MDNode::getOperand' data-ref="_ZNK4llvm6MDNode10getOperandEj">getOperand</a>(<var>0</var>) == <a class="local col6 ref" href="#346LoopID" title='LoopID' data-ref="346LoopID">LoopID</a> &amp;&amp; <q>"invalid loop"</q>);</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="347i" title='i' data-type='unsigned int' data-ref="347i">i</dfn> = <var>1</var>, <dfn class="local col8 decl" id="348e" title='e' data-type='unsigned int' data-ref="348e">e</dfn> = <a class="local col6 ref" href="#346LoopID" title='LoopID' data-ref="346LoopID">LoopID</a>-&gt;<a class="ref" href="../../include/llvm/IR/Metadata.h.html#_ZNK4llvm6MDNode14getNumOperandsEv" title='llvm::MDNode::getNumOperands' data-ref="_ZNK4llvm6MDNode14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#347i" title='i' data-ref="347i">i</a> &lt; <a class="local col8 ref" href="#348e" title='e' data-ref="348e">e</a>; ++<a class="local col7 ref" href="#347i" title='i' data-ref="347i">i</a>) {</td></tr>
<tr><th id="266">266</th><td>    <a class="type" href="../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col9 decl" id="349MD" title='MD' data-type='llvm::MDNode *' data-ref="349MD">MD</dfn> = <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a>&gt;(<a class="local col6 ref" href="#346LoopID" title='LoopID' data-ref="346LoopID">LoopID</a>-&gt;<a class="ref" href="../../include/llvm/IR/Metadata.h.html#_ZNK4llvm6MDNode10getOperandEj" title='llvm::MDNode::getOperand' data-ref="_ZNK4llvm6MDNode10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#347i" title='i' data-ref="347i">i</a>));</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>    <b>if</b> (<a class="local col9 ref" href="#349MD" title='MD' data-ref="349MD">MD</a> == <b>nullptr</b>)</td></tr>
<tr><th id="269">269</th><td>      <b>continue</b>;</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>    <a class="type" href="../../include/llvm/IR/Metadata.h.html#llvm::MDString" title='llvm::MDString' data-ref="llvm::MDString">MDString</a> *<dfn class="local col0 decl" id="350S" title='S' data-type='llvm::MDString *' data-ref="350S">S</dfn> = <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../include/llvm/IR/Metadata.h.html#llvm::MDString" title='llvm::MDString' data-ref="llvm::MDString">MDString</a>&gt;(<a class="local col9 ref" href="#349MD" title='MD' data-ref="349MD">MD</a>-&gt;<a class="ref" href="../../include/llvm/IR/Metadata.h.html#_ZNK4llvm6MDNode10getOperandEj" title='llvm::MDNode::getOperand' data-ref="_ZNK4llvm6MDNode10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>    <b>if</b> (<a class="local col0 ref" href="#350S" title='S' data-ref="350S">S</a> == <b>nullptr</b>)</td></tr>
<tr><th id="274">274</th><td>      <b>continue</b>;</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>    <b>if</b> (<a class="local col0 ref" href="#350S" title='S' data-ref="350S">S</a>-&gt;<a class="ref" href="../../include/llvm/IR/Metadata.h.html#_ZNK4llvm8MDString9getStringEv" title='llvm::MDString::getString' data-ref="_ZNK4llvm8MDString9getStringEv">getString</a>() <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"llvm.loop.pipeline.initiationinterval"</q>) {</td></tr>
<tr><th id="277">277</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MD-&gt;getNumOperands() == 2 &amp;&amp; &quot;Pipeline initiation interval hint metadata should have two operands.&quot;) ? void (0) : __assert_fail (&quot;MD-&gt;getNumOperands() == 2 &amp;&amp; \&quot;Pipeline initiation interval hint metadata should have two operands.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 278, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#349MD" title='MD' data-ref="349MD">MD</a>-&gt;<a class="ref" href="../../include/llvm/IR/Metadata.h.html#_ZNK4llvm6MDNode14getNumOperandsEv" title='llvm::MDNode::getNumOperands' data-ref="_ZNK4llvm6MDNode14getNumOperandsEv">getNumOperands</a>() == <var>2</var> &amp;&amp;</td></tr>
<tr><th id="278">278</th><td>             <q>"Pipeline initiation interval hint metadata should have two operands."</q>);</td></tr>
<tr><th id="279">279</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::II_setByPragma" title='llvm::MachinePipeliner::II_setByPragma' data-ref="llvm::MachinePipeliner::II_setByPragma">II_setByPragma</a> =</td></tr>
<tr><th id="280">280</th><td>          <span class="namespace">mdconst::</span><a class="ref" href="../../include/llvm/IR/Metadata.h.html#_ZN4llvm7mdconst7extractEOT0_" title='llvm::mdconst::extract' data-ref="_ZN4llvm7mdconst7extractEOT0_">extract</a>&lt;<a class="type" href="../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col9 ref" href="#349MD" title='MD' data-ref="349MD">MD</a>-&gt;<a class="ref" href="../../include/llvm/IR/Metadata.h.html#_ZNK4llvm6MDNode10getOperandEj" title='llvm::MDNode::getOperand' data-ref="_ZNK4llvm6MDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="281">281</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (II_setByPragma &gt;= 1 &amp;&amp; &quot;Pipeline initiation interval must be positive.&quot;) ? void (0) : __assert_fail (&quot;II_setByPragma &gt;= 1 &amp;&amp; \&quot;Pipeline initiation interval must be positive.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 281, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::II_setByPragma" title='llvm::MachinePipeliner::II_setByPragma' data-ref="llvm::MachinePipeliner::II_setByPragma">II_setByPragma</a> &gt;= <var>1</var> &amp;&amp; <q>"Pipeline initiation interval must be positive."</q>);</td></tr>
<tr><th id="282">282</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#350S" title='S' data-ref="350S">S</a>-&gt;<a class="ref" href="../../include/llvm/IR/Metadata.h.html#_ZNK4llvm8MDString9getStringEv" title='llvm::MDString::getString' data-ref="_ZNK4llvm8MDString9getStringEv">getString</a>() <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"llvm.loop.pipeline.disable"</q>) {</td></tr>
<tr><th id="283">283</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::disabledByPragma" title='llvm::MachinePipeliner::disabledByPragma' data-ref="llvm::MachinePipeliner::disabledByPragma">disabledByPragma</a> = <b>true</b>;</td></tr>
<tr><th id="284">284</th><td>    }</td></tr>
<tr><th id="285">285</th><td>  }</td></tr>
<tr><th id="286">286</th><td>}</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><i class="doc">/// Return true if the loop can be software pipelined.  The algorithm is</i></td></tr>
<tr><th id="289">289</th><td><i class="doc">/// restricted to loops with a single basic block.  Make sure that the</i></td></tr>
<tr><th id="290">290</th><td><i class="doc">/// branch in the loop can be analyzed.</i></td></tr>
<tr><th id="291">291</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner" title='llvm::MachinePipeliner' data-ref="llvm::MachinePipeliner">MachinePipeliner</a>::<dfn class="decl def" id="_ZN4llvm16MachinePipeliner15canPipelineLoopERNS_11MachineLoopE" title='llvm::MachinePipeliner::canPipelineLoop' data-ref="_ZN4llvm16MachinePipeliner15canPipelineLoopERNS_11MachineLoopE">canPipelineLoop</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> &amp;<dfn class="local col1 decl" id="351L" title='L' data-type='llvm::MachineLoop &amp;' data-ref="351L">L</dfn>) {</td></tr>
<tr><th id="292">292</th><td>  <b>if</b> (<a class="local col1 ref" href="#351L" title='L' data-ref="351L">L</a>.<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase12getNumBlocksEv" title='llvm::LoopBase::getNumBlocks' data-ref="_ZNK4llvm8LoopBase12getNumBlocksEv">getNumBlocks</a>() != <var>1</var>)</td></tr>
<tr><th id="293">293</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::disabledByPragma" title='llvm::MachinePipeliner::disabledByPragma' data-ref="llvm::MachinePipeliner::disabledByPragma">disabledByPragma</a>)</td></tr>
<tr><th id="296">296</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>  <i>// Check if the branch can't be understood because we can't do pipelining</i></td></tr>
<tr><th id="299">299</th><td><i>  // if that's the case.</i></td></tr>
<tr><th id="300">300</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LI" title='llvm::MachinePipeliner::LI' data-ref="llvm::MachinePipeliner::LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LoopInfo::TBB" title='llvm::MachinePipeliner::LoopInfo::TBB' data-ref="llvm::MachinePipeliner::LoopInfo::TBB">TBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="301">301</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LI" title='llvm::MachinePipeliner::LI' data-ref="llvm::MachinePipeliner::LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LoopInfo::FBB" title='llvm::MachinePipeliner::LoopInfo::FBB' data-ref="llvm::MachinePipeliner::LoopInfo::FBB">FBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="302">302</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LI" title='llvm::MachinePipeliner::LI' data-ref="llvm::MachinePipeliner::LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LoopInfo::BrCond" title='llvm::MachinePipeliner::LoopInfo::BrCond' data-ref="llvm::MachinePipeliner::LoopInfo::BrCond">BrCond</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="303">303</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::TII" title='llvm::MachinePipeliner::TII' data-ref="llvm::MachinePipeliner::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::TargetInstrInfo::analyzeBranch' data-ref="_ZNK4llvm15TargetInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'>*<a class="local col1 ref" href="#351L" title='L' data-ref="351L">L</a>.<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>()</span>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LI" title='llvm::MachinePipeliner::LI' data-ref="llvm::MachinePipeliner::LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LoopInfo::TBB" title='llvm::MachinePipeliner::LoopInfo::TBB' data-ref="llvm::MachinePipeliner::LoopInfo::TBB">TBB</a></span>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LI" title='llvm::MachinePipeliner::LI' data-ref="llvm::MachinePipeliner::LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LoopInfo::FBB" title='llvm::MachinePipeliner::LoopInfo::FBB' data-ref="llvm::MachinePipeliner::LoopInfo::FBB">FBB</a></span>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LI" title='llvm::MachinePipeliner::LI' data-ref="llvm::MachinePipeliner::LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LoopInfo::BrCond" title='llvm::MachinePipeliner::LoopInfo::BrCond' data-ref="llvm::MachinePipeliner::LoopInfo::BrCond">BrCond</a></span>)) {</td></tr>
<tr><th id="304">304</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;Unable to analyzeBranch, can NOT pipeline current Loop\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="305">305</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unable to analyzeBranch, can NOT pipeline current Loop\n"</q>);</td></tr>
<tr><th id="306">306</th><td>    <a class="ref" href="#99" title='NumFailBranch' data-ref="NumFailBranch">NumFailBranch</a><a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="307">307</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="308">308</th><td>  }</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LI" title='llvm::MachinePipeliner::LI' data-ref="llvm::MachinePipeliner::LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LoopInfo::LoopInductionVar" title='llvm::MachinePipeliner::LoopInfo::LoopInductionVar' data-ref="llvm::MachinePipeliner::LoopInfo::LoopInductionVar">LoopInductionVar</a> = <b>nullptr</b>;</td></tr>
<tr><th id="311">311</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LI" title='llvm::MachinePipeliner::LI' data-ref="llvm::MachinePipeliner::LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LoopInfo::LoopCompare" title='llvm::MachinePipeliner::LoopInfo::LoopCompare' data-ref="llvm::MachinePipeliner::LoopInfo::LoopCompare">LoopCompare</a> = <b>nullptr</b>;</td></tr>
<tr><th id="312">312</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::TII" title='llvm::MachinePipeliner::TII' data-ref="llvm::MachinePipeliner::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11analyzeLoopERNS_11MachineLoopERPNS_12MachineInstrES5_" title='llvm::TargetInstrInfo::analyzeLoop' data-ref="_ZNK4llvm15TargetInstrInfo11analyzeLoopERNS_11MachineLoopERPNS_12MachineInstrES5_">analyzeLoop</a>(<span class='refarg'><a class="local col1 ref" href="#351L" title='L' data-ref="351L">L</a></span>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LI" title='llvm::MachinePipeliner::LI' data-ref="llvm::MachinePipeliner::LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LoopInfo::LoopInductionVar" title='llvm::MachinePipeliner::LoopInfo::LoopInductionVar' data-ref="llvm::MachinePipeliner::LoopInfo::LoopInductionVar">LoopInductionVar</a></span>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LI" title='llvm::MachinePipeliner::LI' data-ref="llvm::MachinePipeliner::LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LoopInfo::LoopCompare" title='llvm::MachinePipeliner::LoopInfo::LoopCompare' data-ref="llvm::MachinePipeliner::LoopInfo::LoopCompare">LoopCompare</a></span>)) {</td></tr>
<tr><th id="313">313</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;Unable to analyzeLoop, can NOT pipeline current Loop\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="314">314</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unable to analyzeLoop, can NOT pipeline current Loop\n"</q>);</td></tr>
<tr><th id="315">315</th><td>    <a class="ref" href="#100" title='NumFailLoop' data-ref="NumFailLoop">NumFailLoop</a><a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="316">316</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="317">317</th><td>  }</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <b>if</b> (!<a class="local col1 ref" href="#351L" title='L' data-ref="351L">L</a>.<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase16getLoopPreheaderEv" title='llvm::LoopBase::getLoopPreheader' data-ref="_ZNK4llvm8LoopBase16getLoopPreheaderEv">getLoopPreheader</a>()) {</td></tr>
<tr><th id="320">320</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;Preheader not found, can NOT pipeline current Loop\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="321">321</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Preheader not found, can NOT pipeline current Loop\n"</q>);</td></tr>
<tr><th id="322">322</th><td>    <a class="ref" href="#101" title='NumFailPreheader' data-ref="NumFailPreheader">NumFailPreheader</a><a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="323">323</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="324">324</th><td>  }</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <i>// Remove any subregisters from inputs to phi nodes.</i></td></tr>
<tr><th id="327">327</th><td>  <a class="member" href="#_ZN4llvm16MachinePipeliner18preprocessPhiNodesERNS_17MachineBasicBlockE" title='llvm::MachinePipeliner::preprocessPhiNodes' data-ref="_ZN4llvm16MachinePipeliner18preprocessPhiNodesERNS_17MachineBasicBlockE">preprocessPhiNodes</a>(<span class='refarg'>*<a class="local col1 ref" href="#351L" title='L' data-ref="351L">L</a>.<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>()</span>);</td></tr>
<tr><th id="328">328</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="329">329</th><td>}</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner" title='llvm::MachinePipeliner' data-ref="llvm::MachinePipeliner">MachinePipeliner</a>::<dfn class="decl def" id="_ZN4llvm16MachinePipeliner18preprocessPhiNodesERNS_17MachineBasicBlockE" title='llvm::MachinePipeliner::preprocessPhiNodes' data-ref="_ZN4llvm16MachinePipeliner18preprocessPhiNodesERNS_17MachineBasicBlockE">preprocessPhiNodes</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="352B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="352B">B</dfn>) {</td></tr>
<tr><th id="332">332</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="353MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="353MRI">MRI</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::MF" title='llvm::MachinePipeliner::MF' data-ref="llvm::MachinePipeliner::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="333">333</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a> &amp;<dfn class="local col4 decl" id="354Slots" title='Slots' data-type='llvm::SlotIndexes &amp;' data-ref="354Slots">Slots</dfn> = *<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;().<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals14getSlotIndexesEv" title='llvm::LiveIntervals::getSlotIndexes' data-ref="_ZNK4llvm13LiveIntervals14getSlotIndexesEv">getSlotIndexes</a>();</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="355PI" title='PI' data-type='llvm::MachineInstr &amp;' data-ref="355PI">PI</dfn> : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col2 ref" href="#352B" title='B' data-ref="352B">B</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="local col2 ref" href="#352B" title='B' data-ref="352B">B</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>())) {</td></tr>
<tr><th id="336">336</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="356DefOp" title='DefOp' data-type='llvm::MachineOperand &amp;' data-ref="356DefOp">DefOp</dfn> = <a class="local col5 ref" href="#355PI" title='PI' data-ref="355PI">PI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="337">337</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DefOp.getSubReg() == 0) ? void (0) : __assert_fail (&quot;DefOp.getSubReg() == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 337, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#356DefOp" title='DefOp' data-ref="356DefOp">DefOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var>);</td></tr>
<tr><th id="338">338</th><td>    <em>auto</em> *<dfn class="local col7 decl" id="357RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="357RC">RC</dfn> = <a class="local col3 ref" href="#353MRI" title='MRI' data-ref="353MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#356DefOp" title='DefOp' data-ref="356DefOp">DefOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="358i" title='i' data-type='unsigned int' data-ref="358i">i</dfn> = <var>1</var>, <dfn class="local col9 decl" id="359n" title='n' data-type='unsigned int' data-ref="359n">n</dfn> = <a class="local col5 ref" href="#355PI" title='PI' data-ref="355PI">PI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#358i" title='i' data-ref="358i">i</a> != <a class="local col9 ref" href="#359n" title='n' data-ref="359n">n</a>; <a class="local col8 ref" href="#358i" title='i' data-ref="358i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="341">341</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="360RegOp" title='RegOp' data-type='llvm::MachineOperand &amp;' data-ref="360RegOp">RegOp</dfn> = <a class="local col5 ref" href="#355PI" title='PI' data-ref="355PI">PI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#358i" title='i' data-ref="358i">i</a>);</td></tr>
<tr><th id="342">342</th><td>      <b>if</b> (<a class="local col0 ref" href="#360RegOp" title='RegOp' data-ref="360RegOp">RegOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var>)</td></tr>
<tr><th id="343">343</th><td>        <b>continue</b>;</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>      <i>// If the operand uses a subregister, replace it with a new register</i></td></tr>
<tr><th id="346">346</th><td><i>      // without subregisters, and generate a copy to the new register.</i></td></tr>
<tr><th id="347">347</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="361NewReg" title='NewReg' data-type='unsigned int' data-ref="361NewReg">NewReg</dfn> = <a class="local col3 ref" href="#353MRI" title='MRI' data-ref="353MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#357RC" title='RC' data-ref="357RC">RC</a>);</td></tr>
<tr><th id="348">348</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="362PredB" title='PredB' data-type='llvm::MachineBasicBlock &amp;' data-ref="362PredB">PredB</dfn> = *<a class="local col5 ref" href="#355PI" title='PI' data-ref="355PI">PI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#358i" title='i' data-ref="358i">i</a>+<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="349">349</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="363At" title='At' data-type='MachineBasicBlock::iterator' data-ref="363At">At</dfn> = <a class="local col2 ref" href="#362PredB" title='PredB' data-ref="362PredB">PredB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="350">350</th><td>      <em>const</em> <a class="type" href="../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="364DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="364DL">DL</dfn> = <a class="local col2 ref" href="#362PredB" title='PredB' data-ref="362PredB">PredB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#363At" title='At' data-ref="363At">At</a>);</td></tr>
<tr><th id="351">351</th><td>      <em>auto</em> <dfn class="local col5 decl" id="365Copy" title='Copy' data-type='llvm::MachineInstrBuilder' data-ref="365Copy">Copy</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#362PredB" title='PredB' data-ref="362PredB">PredB</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#363At" title='At' data-ref="363At">At</a>, <a class="local col4 ref" href="#364DL" title='DL' data-ref="364DL">DL</a>, <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::TII" title='llvm::MachinePipeliner::TII' data-ref="llvm::MachinePipeliner::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col1 ref" href="#361NewReg" title='NewReg' data-ref="361NewReg">NewReg</a>)</td></tr>
<tr><th id="352">352</th><td>                    .<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#360RegOp" title='RegOp' data-ref="360RegOp">RegOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm11getRegStateERKNS_14MachineOperandE" title='llvm::getRegState' data-ref="_ZN4llvm11getRegStateERKNS_14MachineOperandE">getRegState</a>(<a class="local col0 ref" href="#360RegOp" title='RegOp' data-ref="360RegOp">RegOp</a>),</td></tr>
<tr><th id="353">353</th><td>                            <a class="local col0 ref" href="#360RegOp" title='RegOp' data-ref="360RegOp">RegOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="354">354</th><td>      <a class="local col4 ref" href="#354Slots" title='Slots' data-ref="354Slots">Slots</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm11SlotIndexes24insertMachineInstrInMapsERNS_12MachineInstrEb" title='llvm::SlotIndexes::insertMachineInstrInMaps' data-ref="_ZN4llvm11SlotIndexes24insertMachineInstrInMapsERNS_12MachineInstrEb">insertMachineInstrInMaps</a>(<span class='refarg'>*<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#365Copy" title='Copy' data-ref="365Copy">Copy</a></span>);</td></tr>
<tr><th id="355">355</th><td>      <a class="local col0 ref" href="#360RegOp" title='RegOp' data-ref="360RegOp">RegOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col1 ref" href="#361NewReg" title='NewReg' data-ref="361NewReg">NewReg</a>);</td></tr>
<tr><th id="356">356</th><td>      <a class="local col0 ref" href="#360RegOp" title='RegOp' data-ref="360RegOp">RegOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="357">357</th><td>    }</td></tr>
<tr><th id="358">358</th><td>  }</td></tr>
<tr><th id="359">359</th><td>}</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><i class="doc">/// The SMS algorithm consists of the following main steps:</i></td></tr>
<tr><th id="362">362</th><td><i class="doc">/// 1. Computation and analysis of the dependence graph.</i></td></tr>
<tr><th id="363">363</th><td><i class="doc">/// 2. Ordering of the nodes (instructions).</i></td></tr>
<tr><th id="364">364</th><td><i class="doc">/// 3. Attempt to Schedule the loop.</i></td></tr>
<tr><th id="365">365</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner" title='llvm::MachinePipeliner' data-ref="llvm::MachinePipeliner">MachinePipeliner</a>::<dfn class="decl def" id="_ZN4llvm16MachinePipeliner20swingModuloSchedulerERNS_11MachineLoopE" title='llvm::MachinePipeliner::swingModuloScheduler' data-ref="_ZN4llvm16MachinePipeliner20swingModuloSchedulerERNS_11MachineLoopE">swingModuloScheduler</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> &amp;<dfn class="local col6 decl" id="366L" title='L' data-type='llvm::MachineLoop &amp;' data-ref="366L">L</dfn>) {</td></tr>
<tr><th id="366">366</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (L.getBlocks().size() == 1 &amp;&amp; &quot;SMS works on single blocks only.&quot;) ? void (0) : __assert_fail (&quot;L.getBlocks().size() == 1 &amp;&amp; \&quot;SMS works on single blocks only.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 366, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#366L" title='L' data-ref="366L">L</a>.<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getBlocksEv" title='llvm::LoopBase::getBlocks' data-ref="_ZNK4llvm8LoopBase9getBlocksEv">getBlocks</a>().<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"SMS works on single blocks only."</q>);</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a> <dfn class="local col7 decl" id="367SMS" title='SMS' data-type='llvm::SwingSchedulerDAG' data-ref="367SMS">SMS</dfn><a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAGC1ERNS_16MachinePipelinerERNS_11MachineLoopERNS_13LiveIntervalsERKNS_17RegisterClassInfoEj" title='llvm::SwingSchedulerDAG::SwingSchedulerDAG' data-ref="_ZN4llvm17SwingSchedulerDAGC1ERNS_16MachinePipelinerERNS_11MachineLoopERNS_13LiveIntervalsERKNS_17RegisterClassInfoEj">(</a>*<b>this</b>, <a class="local col6 ref" href="#366L" title='L' data-ref="366L">L</a>, <a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;(), <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::RegClassInfo" title='llvm::MachinePipeliner::RegClassInfo' data-ref="llvm::MachinePipeliner::RegClassInfo">RegClassInfo</a>,</td></tr>
<tr><th id="369">369</th><td>                        <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::II_setByPragma" title='llvm::MachinePipeliner::II_setByPragma' data-ref="llvm::MachinePipeliner::II_setByPragma">II_setByPragma</a>);</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="368MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="368MBB">MBB</dfn> = <a class="local col6 ref" href="#366L" title='L' data-ref="366L">L</a>.<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>();</td></tr>
<tr><th id="372">372</th><td>  <i>// The kernel should not include any terminator instructions.  These</i></td></tr>
<tr><th id="373">373</th><td><i>  // will be added back later.</i></td></tr>
<tr><th id="374">374</th><td>  <a class="local col7 ref" href="#367SMS" title='SMS' data-ref="367SMS">SMS</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs10startBlockEPNS_17MachineBasicBlockE" title='llvm::ScheduleDAGInstrs::startBlock' data-ref="_ZN4llvm17ScheduleDAGInstrs10startBlockEPNS_17MachineBasicBlockE">startBlock</a>(<a class="local col8 ref" href="#368MBB" title='MBB' data-ref="368MBB">MBB</a>);</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <i>// Compute the number of 'real' instructions in the basic block by</i></td></tr>
<tr><th id="377">377</th><td><i>  // ignoring terminators.</i></td></tr>
<tr><th id="378">378</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="369size" title='size' data-type='unsigned int' data-ref="369size">size</dfn> = <a class="local col8 ref" href="#368MBB" title='MBB' data-ref="368MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4sizeEv" title='llvm::MachineBasicBlock::size' data-ref="_ZNK4llvm17MachineBasicBlock4sizeEv">size</a>();</td></tr>
<tr><th id="379">379</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="370I" title='I' data-type='MachineBasicBlock::iterator' data-ref="370I">I</dfn> = <a class="local col8 ref" href="#368MBB" title='MBB' data-ref="368MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>(),</td></tr>
<tr><th id="380">380</th><td>                                   <dfn class="local col1 decl" id="371E" title='E' data-type='MachineBasicBlock::iterator' data-ref="371E">E</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col8 ref" href="#368MBB" title='MBB' data-ref="368MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="381">381</th><td>       <a class="local col0 ref" href="#370I" title='I' data-ref="370I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#371E" title='E' data-ref="371E">E</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#370I" title='I' data-ref="370I">I</a>, --<a class="local col9 ref" href="#369size" title='size' data-ref="369size">size</a>)</td></tr>
<tr><th id="382">382</th><td>    ;</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>  <a class="local col7 ref" href="#367SMS" title='SMS' data-ref="367SMS">SMS</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j" title='llvm::ScheduleDAGInstrs::enterRegion' data-ref="_ZN4llvm17ScheduleDAGInstrs11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j">enterRegion</a>(<a class="local col8 ref" href="#368MBB" title='MBB' data-ref="368MBB">MBB</a>, <a class="local col8 ref" href="#368MBB" title='MBB' data-ref="368MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="local col8 ref" href="#368MBB" title='MBB' data-ref="368MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>(), <a class="local col9 ref" href="#369size" title='size' data-ref="369size">size</a>);</td></tr>
<tr><th id="385">385</th><td>  <a class="local col7 ref" href="#367SMS" title='SMS' data-ref="367SMS">SMS</a>.<a class="virtual ref" href="#_ZN4llvm17SwingSchedulerDAG8scheduleEv" title='llvm::SwingSchedulerDAG::schedule' data-ref="_ZN4llvm17SwingSchedulerDAG8scheduleEv">schedule</a>();</td></tr>
<tr><th id="386">386</th><td>  <a class="local col7 ref" href="#367SMS" title='SMS' data-ref="367SMS">SMS</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs10exitRegionEv" title='llvm::ScheduleDAGInstrs::exitRegion' data-ref="_ZN4llvm17ScheduleDAGInstrs10exitRegionEv">exitRegion</a>();</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  <a class="local col7 ref" href="#367SMS" title='SMS' data-ref="367SMS">SMS</a>.<a class="virtual ref" href="#_ZN4llvm17SwingSchedulerDAG11finishBlockEv" title='llvm::SwingSchedulerDAG::finishBlock' data-ref="_ZN4llvm17SwingSchedulerDAG11finishBlockEv">finishBlock</a>();</td></tr>
<tr><th id="389">389</th><td>  <b>return</b> <a class="local col7 ref" href="#367SMS" title='SMS' data-ref="367SMS">SMS</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG14hasNewScheduleEv" title='llvm::SwingSchedulerDAG::hasNewSchedule' data-ref="_ZN4llvm17SwingSchedulerDAG14hasNewScheduleEv">hasNewSchedule</a>();</td></tr>
<tr><th id="390">390</th><td>}</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG6setMIIEjj" title='llvm::SwingSchedulerDAG::setMII' data-ref="_ZN4llvm17SwingSchedulerDAG6setMIIEjj">setMII</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="372ResMII" title='ResMII' data-type='unsigned int' data-ref="372ResMII">ResMII</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="373RecMII" title='RecMII' data-type='unsigned int' data-ref="373RecMII">RecMII</dfn>) {</td></tr>
<tr><th id="393">393</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::II_setByPragma" title='llvm::SwingSchedulerDAG::II_setByPragma' data-ref="llvm::SwingSchedulerDAG::II_setByPragma">II_setByPragma</a> &gt; <var>0</var>)</td></tr>
<tr><th id="394">394</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MII" title='llvm::SwingSchedulerDAG::MII' data-ref="llvm::SwingSchedulerDAG::MII">MII</a> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::II_setByPragma" title='llvm::SwingSchedulerDAG::II_setByPragma' data-ref="llvm::SwingSchedulerDAG::II_setByPragma">II_setByPragma</a>;</td></tr>
<tr><th id="395">395</th><td>  <b>else</b></td></tr>
<tr><th id="396">396</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MII" title='llvm::SwingSchedulerDAG::MII' data-ref="llvm::SwingSchedulerDAG::MII">MII</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col2 ref" href="#372ResMII" title='ResMII' data-ref="372ResMII">ResMII</a>, <a class="local col3 ref" href="#373RecMII" title='RecMII' data-ref="373RecMII">RecMII</a>);</td></tr>
<tr><th id="397">397</th><td>}</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG9setMAX_IIEv" title='llvm::SwingSchedulerDAG::setMAX_II' data-ref="_ZN4llvm17SwingSchedulerDAG9setMAX_IIEv">setMAX_II</dfn>() {</td></tr>
<tr><th id="400">400</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::II_setByPragma" title='llvm::SwingSchedulerDAG::II_setByPragma' data-ref="llvm::SwingSchedulerDAG::II_setByPragma">II_setByPragma</a> &gt; <var>0</var>)</td></tr>
<tr><th id="401">401</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MAX_II" title='llvm::SwingSchedulerDAG::MAX_II' data-ref="llvm::SwingSchedulerDAG::MAX_II">MAX_II</a> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::II_setByPragma" title='llvm::SwingSchedulerDAG::II_setByPragma' data-ref="llvm::SwingSchedulerDAG::II_setByPragma">II_setByPragma</a>;</td></tr>
<tr><th id="402">402</th><td>  <b>else</b></td></tr>
<tr><th id="403">403</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MAX_II" title='llvm::SwingSchedulerDAG::MAX_II' data-ref="llvm::SwingSchedulerDAG::MAX_II">MAX_II</a> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MII" title='llvm::SwingSchedulerDAG::MII' data-ref="llvm::SwingSchedulerDAG::MII">MII</a> + <var>10</var>;</td></tr>
<tr><th id="404">404</th><td>}</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><i class="doc">/// We override the schedule function in ScheduleDAGInstrs to implement the</i></td></tr>
<tr><th id="407">407</th><td><i class="doc">/// scheduling part of the Swing Modulo Scheduling algorithm.</i></td></tr>
<tr><th id="408">408</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="virtual decl def" id="_ZN4llvm17SwingSchedulerDAG8scheduleEv" title='llvm::SwingSchedulerDAG::schedule' data-ref="_ZN4llvm17SwingSchedulerDAG8scheduleEv">schedule</dfn>() {</td></tr>
<tr><th id="409">409</th><td>  <a class="typedef" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col4 decl" id="374AA" title='AA' data-type='AliasAnalysis *' data-ref="374AA">AA</dfn> = &amp;<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Pass" title='llvm::SwingSchedulerDAG::Pass' data-ref="llvm::SwingSchedulerDAG::Pass">Pass</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;().<a class="ref" href="../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" title='llvm::AAResultsWrapperPass::getAAResults' data-ref="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv">getAAResults</a>();</td></tr>
<tr><th id="410">410</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb" title='llvm::ScheduleDAGInstrs::buildSchedGraph' data-ref="_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb">buildSchedGraph</a>(<a class="local col4 ref" href="#374AA" title='AA' data-ref="374AA">AA</a>);</td></tr>
<tr><th id="411">411</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG25addLoopCarriedDependencesEPNS_9AAResultsE" title='llvm::SwingSchedulerDAG::addLoopCarriedDependences' data-ref="_ZN4llvm17SwingSchedulerDAG25addLoopCarriedDependencesEPNS_9AAResultsE">addLoopCarriedDependences</a>(<a class="local col4 ref" href="#374AA" title='AA' data-ref="374AA">AA</a>);</td></tr>
<tr><th id="412">412</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG20updatePhiDependencesEv" title='llvm::SwingSchedulerDAG::updatePhiDependences' data-ref="_ZN4llvm17SwingSchedulerDAG20updatePhiDependencesEv">updatePhiDependences</a>();</td></tr>
<tr><th id="413">413</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Topo" title='llvm::SwingSchedulerDAG::Topo' data-ref="llvm::SwingSchedulerDAG::Topo">Topo</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort25InitDAGTopologicalSortingEv" title='llvm::ScheduleDAGTopologicalSort::InitDAGTopologicalSorting' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort25InitDAGTopologicalSortingEv">InitDAGTopologicalSorting</a>();</td></tr>
<tr><th id="414">414</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG17changeDependencesEv" title='llvm::SwingSchedulerDAG::changeDependences' data-ref="_ZN4llvm17SwingSchedulerDAG17changeDependencesEv">changeDependences</a>();</td></tr>
<tr><th id="415">415</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG14postprocessDAGEv" title='llvm::SwingSchedulerDAG::postprocessDAG' data-ref="_ZN4llvm17SwingSchedulerDAG14postprocessDAGEv">postprocessDAG</a>();</td></tr>
<tr><th id="416">416</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs4dumpEv" title='llvm::ScheduleDAGInstrs::dump' data-ref="_ZNK4llvm17ScheduleDAGInstrs4dumpEv">dump</a>());</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="375NodeSets" title='NodeSets' data-type='NodeSetType' data-ref="375NodeSets">NodeSets</dfn>;</td></tr>
<tr><th id="419">419</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG12findCircuitsERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::findCircuits' data-ref="_ZN4llvm17SwingSchedulerDAG12findCircuitsERNS_11SmallVectorINS_7NodeSetELj8EEE">findCircuits</a>(<span class='refarg'><a class="local col5 ref" href="#375NodeSets" title='NodeSets' data-ref="375NodeSets">NodeSets</a></span>);</td></tr>
<tr><th id="420">420</th><td>  <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> <dfn class="local col6 decl" id="376Circuits" title='Circuits' data-type='NodeSetType' data-ref="376Circuits">Circuits</dfn> = <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE"></a><a class="local col5 ref" href="#375NodeSets" title='NodeSets' data-ref="375NodeSets">NodeSets</a>;</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>  <i>// Calculate the MII.</i></td></tr>
<tr><th id="423">423</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="377ResMII" title='ResMII' data-type='unsigned int' data-ref="377ResMII">ResMII</dfn> = <a class="member" href="#_ZN4llvm17SwingSchedulerDAG15calculateResMIIEv" title='llvm::SwingSchedulerDAG::calculateResMII' data-ref="_ZN4llvm17SwingSchedulerDAG15calculateResMIIEv">calculateResMII</a>();</td></tr>
<tr><th id="424">424</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="378RecMII" title='RecMII' data-type='unsigned int' data-ref="378RecMII">RecMII</dfn> = <a class="member" href="#_ZN4llvm17SwingSchedulerDAG15calculateRecMIIERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::calculateRecMII' data-ref="_ZN4llvm17SwingSchedulerDAG15calculateRecMIIERNS_11SmallVectorINS_7NodeSetELj8EEE">calculateRecMII</a>(<span class='refarg'><a class="local col5 ref" href="#375NodeSets" title='NodeSets' data-ref="375NodeSets">NodeSets</a></span>);</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG8fuseRecsERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::fuseRecs' data-ref="_ZN4llvm17SwingSchedulerDAG8fuseRecsERNS_11SmallVectorINS_7NodeSetELj8EEE">fuseRecs</a>(<span class='refarg'><a class="local col5 ref" href="#375NodeSets" title='NodeSets' data-ref="375NodeSets">NodeSets</a></span>);</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <i>// This flag is used for testing and can cause correctness problems.</i></td></tr>
<tr><th id="429">429</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SwpIgnoreRecMII" title='SwpIgnoreRecMII' data-use='m' data-ref="SwpIgnoreRecMII">SwpIgnoreRecMII</a>)</td></tr>
<tr><th id="430">430</th><td>    <a class="local col8 ref" href="#378RecMII" title='RecMII' data-ref="378RecMII">RecMII</a> = <var>0</var>;</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG6setMIIEjj" title='llvm::SwingSchedulerDAG::setMII' data-ref="_ZN4llvm17SwingSchedulerDAG6setMIIEjj">setMII</a>(<a class="local col7 ref" href="#377ResMII" title='ResMII' data-ref="377ResMII">ResMII</a>, <a class="local col8 ref" href="#378RecMII" title='RecMII' data-ref="378RecMII">RecMII</a>);</td></tr>
<tr><th id="433">433</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG9setMAX_IIEv" title='llvm::SwingSchedulerDAG::setMAX_II' data-ref="_ZN4llvm17SwingSchedulerDAG9setMAX_IIEv">setMAX_II</a>();</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;MII = &quot; &lt;&lt; MII &lt;&lt; &quot; MAX_II = &quot; &lt;&lt; MAX_II &lt;&lt; &quot; (rec=&quot; &lt;&lt; RecMII &lt;&lt; &quot;, res=&quot; &lt;&lt; ResMII &lt;&lt; &quot;)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"MII = "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MII" title='llvm::SwingSchedulerDAG::MII' data-ref="llvm::SwingSchedulerDAG::MII">MII</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" MAX_II = "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MAX_II" title='llvm::SwingSchedulerDAG::MAX_II' data-ref="llvm::SwingSchedulerDAG::MAX_II">MAX_II</a></td></tr>
<tr><th id="436">436</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" (rec="</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#378RecMII" title='RecMII' data-ref="378RecMII">RecMII</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", res="</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#377ResMII" title='ResMII' data-ref="377ResMII">ResMII</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q>);</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>  <i>// Can't schedule a loop without a valid MII.</i></td></tr>
<tr><th id="439">439</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MII" title='llvm::SwingSchedulerDAG::MII' data-ref="llvm::SwingSchedulerDAG::MII">MII</a> == <var>0</var>) {</td></tr>
<tr><th id="440">440</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;0 is not a valid Minimal Initiation Interval, can NOT schedule\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="441">441</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="442">442</th><td>        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"0 is not a valid Minimal Initiation Interval, can NOT schedule\n"</q>);</td></tr>
<tr><th id="443">443</th><td>    <a class="ref" href="#103" title='NumFailZeroMII' data-ref="NumFailZeroMII">NumFailZeroMII</a><a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="444">444</th><td>    <b>return</b>;</td></tr>
<tr><th id="445">445</th><td>  }</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <i>// Don't pipeline large loops.</i></td></tr>
<tr><th id="448">448</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SwpMaxMii" title='SwpMaxMii' data-use='m' data-ref="SwpMaxMii">SwpMaxMii</a> != -<var>1</var> &amp;&amp; (<em>int</em>)<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MII" title='llvm::SwingSchedulerDAG::MII' data-ref="llvm::SwingSchedulerDAG::MII">MII</a> &gt; <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SwpMaxMii" title='SwpMaxMii' data-use='m' data-ref="SwpMaxMii">SwpMaxMii</a>) {</td></tr>
<tr><th id="449">449</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;MII &gt; &quot; &lt;&lt; SwpMaxMii &lt;&lt; &quot;, we don&apos;t pipleline large loops\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"MII &gt; "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SwpMaxMii" title='SwpMaxMii' data-use='m' data-ref="SwpMaxMii">SwpMaxMii</a></td></tr>
<tr><th id="450">450</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", we don't pipleline large loops\n"</q>);</td></tr>
<tr><th id="451">451</th><td>    <a class="ref" href="#102" title='NumFailLargeMaxMII' data-ref="NumFailLargeMaxMII">NumFailLargeMaxMII</a><a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="452">452</th><td>    <b>return</b>;</td></tr>
<tr><th id="453">453</th><td>  }</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG20computeNodeFunctionsERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::computeNodeFunctions' data-ref="_ZN4llvm17SwingSchedulerDAG20computeNodeFunctionsERNS_11SmallVectorINS_7NodeSetELj8EEE">computeNodeFunctions</a>(<span class='refarg'><a class="local col5 ref" href="#375NodeSets" title='NodeSets' data-ref="375NodeSets">NodeSets</a></span>);</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG22registerPressureFilterERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::registerPressureFilter' data-ref="_ZN4llvm17SwingSchedulerDAG22registerPressureFilterERNS_11SmallVectorINS_7NodeSetELj8EEE">registerPressureFilter</a>(<span class='refarg'><a class="local col5 ref" href="#375NodeSets" title='NodeSets' data-ref="375NodeSets">NodeSets</a></span>);</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG16colocateNodeSetsERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::colocateNodeSets' data-ref="_ZN4llvm17SwingSchedulerDAG16colocateNodeSetsERNS_11SmallVectorINS_7NodeSetELj8EEE">colocateNodeSets</a>(<span class='refarg'><a class="local col5 ref" href="#375NodeSets" title='NodeSets' data-ref="375NodeSets">NodeSets</a></span>);</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG13checkNodeSetsERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::checkNodeSets' data-ref="_ZN4llvm17SwingSchedulerDAG13checkNodeSetsERNS_11SmallVectorINS_7NodeSetELj8EEE">checkNodeSets</a>(<span class='refarg'><a class="local col5 ref" href="#375NodeSets" title='NodeSets' data-ref="375NodeSets">NodeSets</a></span>);</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { for (auto &amp;I : NodeSets) { dbgs() &lt;&lt; &quot;  Rec NodeSet &quot;; I.dump(); } }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="464">464</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="379I" title='I' data-type='llvm::NodeSet &amp;' data-ref="379I">I</dfn> : <a class="local col5 ref" href="#375NodeSets" title='NodeSets' data-ref="375NodeSets">NodeSets</a>) {</td></tr>
<tr><th id="465">465</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Rec NodeSet "</q>;</td></tr>
<tr><th id="466">466</th><td>      <a class="local col9 ref" href="#463" title='I' data-ref="379I">I</a>.<a class="ref" href="#_ZNK4llvm7NodeSet4dumpEv" title='llvm::NodeSet::dump' data-ref="_ZNK4llvm7NodeSet4dumpEv">dump</a>();</td></tr>
<tr><th id="467">467</th><td>    }</td></tr>
<tr><th id="468">468</th><td>  });</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>  <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11stable_sortEOT_T0_" title='llvm::stable_sort' data-ref="_ZN4llvm11stable_sortEOT_T0_">stable_sort</a>(<span class='refarg'><a class="local col5 ref" href="#375NodeSets" title='NodeSets' data-ref="375NodeSets">NodeSets</a></span>, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_function.h.html#std::greater" title='std::greater' data-ref="std::greater">greater</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a>&gt;<a class="ref" href="../../../../include/c++/7/bits/stl_function.h.html#371" title='std::greater&lt;llvm::NodeSet&gt;::greater' data-ref="_ZNSt7greaterIN4llvm7NodeSetEEC1Ev">(</a>));</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG19groupRemainingNodesERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::groupRemainingNodes' data-ref="_ZN4llvm17SwingSchedulerDAG19groupRemainingNodesERNS_11SmallVectorINS_7NodeSetELj8EEE">groupRemainingNodes</a>(<span class='refarg'><a class="local col5 ref" href="#375NodeSets" title='NodeSets' data-ref="375NodeSets">NodeSets</a></span>);</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG20removeDuplicateNodesERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::removeDuplicateNodes' data-ref="_ZN4llvm17SwingSchedulerDAG20removeDuplicateNodesERNS_11SmallVectorINS_7NodeSetELj8EEE">removeDuplicateNodes</a>(<span class='refarg'><a class="local col5 ref" href="#375NodeSets" title='NodeSets' data-ref="375NodeSets">NodeSets</a></span>);</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { for (auto &amp;I : NodeSets) { dbgs() &lt;&lt; &quot;  NodeSet &quot;; I.dump(); } }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="477">477</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="380I" title='I' data-type='llvm::NodeSet &amp;' data-ref="380I">I</dfn> : <a class="local col5 ref" href="#375NodeSets" title='NodeSets' data-ref="375NodeSets">NodeSets</a>) {</td></tr>
<tr><th id="478">478</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  NodeSet "</q>;</td></tr>
<tr><th id="479">479</th><td>      <a class="local col0 ref" href="#476" title='I' data-ref="380I">I</a>.<a class="ref" href="#_ZNK4llvm7NodeSet4dumpEv" title='llvm::NodeSet::dump' data-ref="_ZNK4llvm7NodeSet4dumpEv">dump</a>();</td></tr>
<tr><th id="480">480</th><td>    }</td></tr>
<tr><th id="481">481</th><td>  });</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG16computeNodeOrderERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::computeNodeOrder' data-ref="_ZN4llvm17SwingSchedulerDAG16computeNodeOrderERNS_11SmallVectorINS_7NodeSetELj8EEE">computeNodeOrder</a>(<span class='refarg'><a class="local col5 ref" href="#375NodeSets" title='NodeSets' data-ref="375NodeSets">NodeSets</a></span>);</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>  <i>// check for node order issues</i></td></tr>
<tr><th id="486">486</th><td>  <a class="member" href="#_ZNK4llvm17SwingSchedulerDAG19checkValidNodeOrderERKNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::checkValidNodeOrder' data-ref="_ZNK4llvm17SwingSchedulerDAG19checkValidNodeOrderERKNS_11SmallVectorINS_7NodeSetELj8EEE">checkValidNodeOrder</a>(<a class="local col6 ref" href="#376Circuits" title='Circuits' data-ref="376Circuits">Circuits</a>);</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> <dfn class="local col1 decl" id="381Schedule" title='Schedule' data-type='llvm::SMSchedule' data-ref="381Schedule">Schedule</dfn><a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm10SMScheduleC1EPNS_15MachineFunctionE" title='llvm::SMSchedule::SMSchedule' data-ref="_ZN4llvm10SMScheduleC1EPNS_15MachineFunctionE">(</a><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Pass" title='llvm::SwingSchedulerDAG::Pass' data-ref="llvm::SwingSchedulerDAG::Pass">Pass</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::MF" title='llvm::MachinePipeliner::MF' data-ref="llvm::MachinePipeliner::MF">MF</a>);</td></tr>
<tr><th id="489">489</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Scheduled" title='llvm::SwingSchedulerDAG::Scheduled' data-ref="llvm::SwingSchedulerDAG::Scheduled">Scheduled</a> = <a class="member" href="#_ZN4llvm17SwingSchedulerDAG16schedulePipelineERNS_10SMScheduleE" title='llvm::SwingSchedulerDAG::schedulePipeline' data-ref="_ZN4llvm17SwingSchedulerDAG16schedulePipelineERNS_10SMScheduleE">schedulePipeline</a>(<span class='refarg'><a class="local col1 ref" href="#381Schedule" title='Schedule' data-ref="381Schedule">Schedule</a></span>);</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Scheduled" title='llvm::SwingSchedulerDAG::Scheduled' data-ref="llvm::SwingSchedulerDAG::Scheduled">Scheduled</a>){</td></tr>
<tr><th id="492">492</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;No schedule found, return\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"No schedule found, return\n"</q>);</td></tr>
<tr><th id="493">493</th><td>    <a class="ref" href="#104" title='NumFailNoSchedule' data-ref="NumFailNoSchedule">NumFailNoSchedule</a><a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="494">494</th><td>    <b>return</b>;</td></tr>
<tr><th id="495">495</th><td>  }</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="382numStages" title='numStages' data-type='unsigned int' data-ref="382numStages">numStages</dfn> = <a class="local col1 ref" href="#381Schedule" title='Schedule' data-ref="381Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm10SMSchedule16getMaxStageCountEv" title='llvm::SMSchedule::getMaxStageCount' data-ref="_ZN4llvm10SMSchedule16getMaxStageCountEv">getMaxStageCount</a>();</td></tr>
<tr><th id="498">498</th><td>  <i>// No need to generate pipeline if there are no overlapped iterations.</i></td></tr>
<tr><th id="499">499</th><td>  <b>if</b> (<a class="local col2 ref" href="#382numStages" title='numStages' data-ref="382numStages">numStages</a> == <var>0</var>) {</td></tr>
<tr><th id="500">500</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;No overlapped iterations, no need to generate pipeline\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="501">501</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"No overlapped iterations, no need to generate pipeline\n"</q>);</td></tr>
<tr><th id="502">502</th><td>    <a class="ref" href="#105" title='NumFailZeroStage' data-ref="NumFailZeroStage">NumFailZeroStage</a><a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="503">503</th><td>    <b>return</b>;</td></tr>
<tr><th id="504">504</th><td>  }</td></tr>
<tr><th id="505">505</th><td>  <i>// Check that the maximum stage count is less than user-defined limit.</i></td></tr>
<tr><th id="506">506</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SwpMaxStages" title='SwpMaxStages' data-use='m' data-ref="SwpMaxStages">SwpMaxStages</a> &gt; -<var>1</var> &amp;&amp; (<em>int</em>)<a class="local col2 ref" href="#382numStages" title='numStages' data-ref="382numStages">numStages</a> &gt; <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SwpMaxStages" title='SwpMaxStages' data-use='m' data-ref="SwpMaxStages">SwpMaxStages</a>) {</td></tr>
<tr><th id="507">507</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;numStages:&quot; &lt;&lt; numStages &lt;&lt; &quot;&gt;&quot; &lt;&lt; SwpMaxStages &lt;&lt; &quot; : too many stages, abort\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"numStages:"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#382numStages" title='numStages' data-ref="382numStages">numStages</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"&gt;"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SwpMaxStages" title='SwpMaxStages' data-use='m' data-ref="SwpMaxStages">SwpMaxStages</a></td></tr>
<tr><th id="508">508</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" : too many stages, abort\n"</q>);</td></tr>
<tr><th id="509">509</th><td>    <a class="ref" href="#106" title='NumFailLargeMaxStage' data-ref="NumFailLargeMaxStage">NumFailLargeMaxStage</a><a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="510">510</th><td>    <b>return</b>;</td></tr>
<tr><th id="511">511</th><td>  }</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG21generatePipelinedLoopERNS_10SMScheduleE" title='llvm::SwingSchedulerDAG::generatePipelinedLoop' data-ref="_ZN4llvm17SwingSchedulerDAG21generatePipelinedLoopERNS_10SMScheduleE">generatePipelinedLoop</a>(<span class='refarg'><a class="local col1 ref" href="#381Schedule" title='Schedule' data-ref="381Schedule">Schedule</a></span>);</td></tr>
<tr><th id="514">514</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#97" title='NumPipelined' data-ref="NumPipelined">NumPipelined</a>;</td></tr>
<tr><th id="515">515</th><td>}</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td><i class="doc">/// Clean up after the software pipeliner runs.</i></td></tr>
<tr><th id="518">518</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="virtual decl def" id="_ZN4llvm17SwingSchedulerDAG11finishBlockEv" title='llvm::SwingSchedulerDAG::finishBlock' data-ref="_ZN4llvm17SwingSchedulerDAG11finishBlockEv">finishBlock</dfn>() {</td></tr>
<tr><th id="519">519</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="383I" title='I' data-type='llvm::MachineInstr *' data-ref="383I">I</dfn> : <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NewMIs" title='llvm::SwingSchedulerDAG::NewMIs' data-ref="llvm::SwingSchedulerDAG::NewMIs">NewMIs</a>)</td></tr>
<tr><th id="520">520</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction18DeleteMachineInstrEPNS_12MachineInstrE" title='llvm::MachineFunction::DeleteMachineInstr' data-ref="_ZN4llvm15MachineFunction18DeleteMachineInstrEPNS_12MachineInstrE">DeleteMachineInstr</a>(<a class="local col3 ref" href="#383I" title='I' data-ref="383I">I</a>);</td></tr>
<tr><th id="521">521</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NewMIs" title='llvm::SwingSchedulerDAG::NewMIs' data-ref="llvm::SwingSchedulerDAG::NewMIs">NewMIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm19SmallPtrSetImplBase5clearEv" title='llvm::SmallPtrSetImplBase::clear' data-ref="_ZN4llvm19SmallPtrSetImplBase5clearEv">clear</a>();</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>  <i>// Call the superclass.</i></td></tr>
<tr><th id="524">524</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a>::<a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs11finishBlockEv" title='llvm::ScheduleDAGInstrs::finishBlock' data-ref="_ZN4llvm17ScheduleDAGInstrs11finishBlockEv">finishBlock</a>();</td></tr>
<tr><th id="525">525</th><td>}</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><i class="doc" data-doc="_ZL10getPhiRegsRN4llvm12MachineInstrEPNS_17MachineBasicBlockERjS4_">/// Return the register values for  the operands of a Phi instruction.</i></td></tr>
<tr><th id="528">528</th><td><i class="doc" data-doc="_ZL10getPhiRegsRN4llvm12MachineInstrEPNS_17MachineBasicBlockERjS4_">/// This function assume the instruction is a Phi.</i></td></tr>
<tr><th id="529">529</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL10getPhiRegsRN4llvm12MachineInstrEPNS_17MachineBasicBlockERjS4_" title='getPhiRegs' data-type='void getPhiRegs(llvm::MachineInstr &amp; Phi, llvm::MachineBasicBlock * Loop, unsigned int &amp; InitVal, unsigned int &amp; LoopVal)' data-ref="_ZL10getPhiRegsRN4llvm12MachineInstrEPNS_17MachineBasicBlockERjS4_">getPhiRegs</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="384Phi" title='Phi' data-type='llvm::MachineInstr &amp;' data-ref="384Phi">Phi</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="385Loop" title='Loop' data-type='llvm::MachineBasicBlock *' data-ref="385Loop">Loop</dfn>,</td></tr>
<tr><th id="530">530</th><td>                       <em>unsigned</em> &amp;<dfn class="local col6 decl" id="386InitVal" title='InitVal' data-type='unsigned int &amp;' data-ref="386InitVal">InitVal</dfn>, <em>unsigned</em> &amp;<dfn class="local col7 decl" id="387LoopVal" title='LoopVal' data-type='unsigned int &amp;' data-ref="387LoopVal">LoopVal</dfn>) {</td></tr>
<tr><th id="531">531</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Phi.isPHI() &amp;&amp; &quot;Expecting a Phi.&quot;) ? void (0) : __assert_fail (&quot;Phi.isPHI() &amp;&amp; \&quot;Expecting a Phi.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 531, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#384Phi" title='Phi' data-ref="384Phi">Phi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; <q>"Expecting a Phi."</q>);</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>  <a class="local col6 ref" href="#386InitVal" title='InitVal' data-ref="386InitVal">InitVal</a> = <var>0</var>;</td></tr>
<tr><th id="534">534</th><td>  <a class="local col7 ref" href="#387LoopVal" title='LoopVal' data-ref="387LoopVal">LoopVal</a> = <var>0</var>;</td></tr>
<tr><th id="535">535</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="388i" title='i' data-type='unsigned int' data-ref="388i">i</dfn> = <var>1</var>, <dfn class="local col9 decl" id="389e" title='e' data-type='unsigned int' data-ref="389e">e</dfn> = <a class="local col4 ref" href="#384Phi" title='Phi' data-ref="384Phi">Phi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#388i" title='i' data-ref="388i">i</a> != <a class="local col9 ref" href="#389e" title='e' data-ref="389e">e</a>; <a class="local col8 ref" href="#388i" title='i' data-ref="388i">i</a> += <var>2</var>)</td></tr>
<tr><th id="536">536</th><td>    <b>if</b> (<a class="local col4 ref" href="#384Phi" title='Phi' data-ref="384Phi">Phi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#388i" title='i' data-ref="388i">i</a> + <var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() != <a class="local col5 ref" href="#385Loop" title='Loop' data-ref="385Loop">Loop</a>)</td></tr>
<tr><th id="537">537</th><td>      <a class="local col6 ref" href="#386InitVal" title='InitVal' data-ref="386InitVal">InitVal</a> = <a class="local col4 ref" href="#384Phi" title='Phi' data-ref="384Phi">Phi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#388i" title='i' data-ref="388i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="538">538</th><td>    <b>else</b></td></tr>
<tr><th id="539">539</th><td>      <a class="local col7 ref" href="#387LoopVal" title='LoopVal' data-ref="387LoopVal">LoopVal</a> = <a class="local col4 ref" href="#384Phi" title='Phi' data-ref="384Phi">Phi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#388i" title='i' data-ref="388i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (InitVal != 0 &amp;&amp; LoopVal != 0 &amp;&amp; &quot;Unexpected Phi structure.&quot;) ? void (0) : __assert_fail (&quot;InitVal != 0 &amp;&amp; LoopVal != 0 &amp;&amp; \&quot;Unexpected Phi structure.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 541, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#386InitVal" title='InitVal' data-ref="386InitVal">InitVal</a> != <var>0</var> &amp;&amp; <a class="local col7 ref" href="#387LoopVal" title='LoopVal' data-ref="387LoopVal">LoopVal</a> != <var>0</var> &amp;&amp; <q>"Unexpected Phi structure."</q>);</td></tr>
<tr><th id="542">542</th><td>}</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><i class="doc" data-doc="_ZL13getInitPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE">/// Return the Phi register value that comes from the incoming block.</i></td></tr>
<tr><th id="545">545</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL13getInitPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE" title='getInitPhiReg' data-type='unsigned int getInitPhiReg(llvm::MachineInstr &amp; Phi, llvm::MachineBasicBlock * LoopBB)' data-ref="_ZL13getInitPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE">getInitPhiReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="390Phi" title='Phi' data-type='llvm::MachineInstr &amp;' data-ref="390Phi">Phi</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="391LoopBB" title='LoopBB' data-type='llvm::MachineBasicBlock *' data-ref="391LoopBB">LoopBB</dfn>) {</td></tr>
<tr><th id="546">546</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="392i" title='i' data-type='unsigned int' data-ref="392i">i</dfn> = <var>1</var>, <dfn class="local col3 decl" id="393e" title='e' data-type='unsigned int' data-ref="393e">e</dfn> = <a class="local col0 ref" href="#390Phi" title='Phi' data-ref="390Phi">Phi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#392i" title='i' data-ref="392i">i</a> != <a class="local col3 ref" href="#393e" title='e' data-ref="393e">e</a>; <a class="local col2 ref" href="#392i" title='i' data-ref="392i">i</a> += <var>2</var>)</td></tr>
<tr><th id="547">547</th><td>    <b>if</b> (<a class="local col0 ref" href="#390Phi" title='Phi' data-ref="390Phi">Phi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#392i" title='i' data-ref="392i">i</a> + <var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() != <a class="local col1 ref" href="#391LoopBB" title='LoopBB' data-ref="391LoopBB">LoopBB</a>)</td></tr>
<tr><th id="548">548</th><td>      <b>return</b> <a class="local col0 ref" href="#390Phi" title='Phi' data-ref="390Phi">Phi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#392i" title='i' data-ref="392i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="549">549</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="550">550</th><td>}</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td><i class="doc" data-doc="_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE">/// Return the Phi register value that comes the loop block.</i></td></tr>
<tr><th id="553">553</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE" title='getLoopPhiReg' data-type='unsigned int getLoopPhiReg(llvm::MachineInstr &amp; Phi, llvm::MachineBasicBlock * LoopBB)' data-ref="_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE">getLoopPhiReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="394Phi" title='Phi' data-type='llvm::MachineInstr &amp;' data-ref="394Phi">Phi</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="395LoopBB" title='LoopBB' data-type='llvm::MachineBasicBlock *' data-ref="395LoopBB">LoopBB</dfn>) {</td></tr>
<tr><th id="554">554</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="396i" title='i' data-type='unsigned int' data-ref="396i">i</dfn> = <var>1</var>, <dfn class="local col7 decl" id="397e" title='e' data-type='unsigned int' data-ref="397e">e</dfn> = <a class="local col4 ref" href="#394Phi" title='Phi' data-ref="394Phi">Phi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#396i" title='i' data-ref="396i">i</a> != <a class="local col7 ref" href="#397e" title='e' data-ref="397e">e</a>; <a class="local col6 ref" href="#396i" title='i' data-ref="396i">i</a> += <var>2</var>)</td></tr>
<tr><th id="555">555</th><td>    <b>if</b> (<a class="local col4 ref" href="#394Phi" title='Phi' data-ref="394Phi">Phi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#396i" title='i' data-ref="396i">i</a> + <var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="local col5 ref" href="#395LoopBB" title='LoopBB' data-ref="395LoopBB">LoopBB</a>)</td></tr>
<tr><th id="556">556</th><td>      <b>return</b> <a class="local col4 ref" href="#394Phi" title='Phi' data-ref="394Phi">Phi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#396i" title='i' data-ref="396i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="557">557</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="558">558</th><td>}</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><i class="doc" data-doc="_ZL11isSuccOrderPN4llvm5SUnitES1_">/// Return true if SUb can be reached from SUa following the chain edges.</i></td></tr>
<tr><th id="561">561</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11isSuccOrderPN4llvm5SUnitES1_" title='isSuccOrder' data-type='bool isSuccOrder(llvm::SUnit * SUa, llvm::SUnit * SUb)' data-ref="_ZL11isSuccOrderPN4llvm5SUnitES1_">isSuccOrder</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="398SUa" title='SUa' data-type='llvm::SUnit *' data-ref="398SUa">SUa</dfn>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="399SUb" title='SUb' data-type='llvm::SUnit *' data-ref="399SUb">SUb</dfn>) {</td></tr>
<tr><th id="562">562</th><td>  <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col0 decl" id="400Visited" title='Visited' data-type='SmallPtrSet&lt;llvm::SUnit *, 8&gt;' data-ref="400Visited">Visited</dfn>;</td></tr>
<tr><th id="563">563</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="401Worklist" title='Worklist' data-type='SmallVector&lt;llvm::SUnit *, 8&gt;' data-ref="401Worklist">Worklist</dfn>;</td></tr>
<tr><th id="564">564</th><td>  <a class="local col1 ref" href="#401Worklist" title='Worklist' data-ref="401Worklist">Worklist</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#398SUa" title='SUa' data-ref="398SUa">SUa</a>);</td></tr>
<tr><th id="565">565</th><td>  <b>while</b> (!<a class="local col1 ref" href="#401Worklist" title='Worklist' data-ref="401Worklist">Worklist</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="566">566</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="402SU" title='SU' data-type='const llvm::SUnit *' data-ref="402SU">SU</dfn> = <a class="local col1 ref" href="#401Worklist" title='Worklist' data-ref="401Worklist">Worklist</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="567">567</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="403SI" title='SI' data-type='const llvm::SDep &amp;' data-ref="403SI">SI</dfn> : <a class="local col2 ref" href="#402SU" title='SU' data-ref="402SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="568">568</th><td>      <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="404SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="404SuccSU">SuccSU</dfn> = <a class="local col3 ref" href="#403SI" title='SI' data-ref="403SI">SI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="569">569</th><td>      <b>if</b> (<a class="local col3 ref" href="#403SI" title='SI' data-ref="403SI">SI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a>) {</td></tr>
<tr><th id="570">570</th><td>        <b>if</b> (<a class="local col0 ref" href="#400Visited" title='Visited' data-ref="400Visited">Visited</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col4 ref" href="#404SuccSU" title='SuccSU' data-ref="404SuccSU">SuccSU</a>))</td></tr>
<tr><th id="571">571</th><td>          <b>continue</b>;</td></tr>
<tr><th id="572">572</th><td>        <b>if</b> (<a class="local col4 ref" href="#404SuccSU" title='SuccSU' data-ref="404SuccSU">SuccSU</a> == <a class="local col9 ref" href="#399SUb" title='SUb' data-ref="399SUb">SUb</a>)</td></tr>
<tr><th id="573">573</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="574">574</th><td>        <a class="local col1 ref" href="#401Worklist" title='Worklist' data-ref="401Worklist">Worklist</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#404SuccSU" title='SuccSU' data-ref="404SuccSU">SuccSU</a>);</td></tr>
<tr><th id="575">575</th><td>        <a class="local col0 ref" href="#400Visited" title='Visited' data-ref="400Visited">Visited</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col4 ref" href="#404SuccSU" title='SuccSU' data-ref="404SuccSU">SuccSU</a>);</td></tr>
<tr><th id="576">576</th><td>      }</td></tr>
<tr><th id="577">577</th><td>    }</td></tr>
<tr><th id="578">578</th><td>  }</td></tr>
<tr><th id="579">579</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="580">580</th><td>}</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td><i class="doc" data-doc="_ZL19isDependenceBarrierRN4llvm12MachineInstrEPNS_9AAResultsE">/// Return true if the instruction causes a chain between memory</i></td></tr>
<tr><th id="583">583</th><td><i class="doc" data-doc="_ZL19isDependenceBarrierRN4llvm12MachineInstrEPNS_9AAResultsE">/// references before and after it.</i></td></tr>
<tr><th id="584">584</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL19isDependenceBarrierRN4llvm12MachineInstrEPNS_9AAResultsE" title='isDependenceBarrier' data-type='bool isDependenceBarrier(llvm::MachineInstr &amp; MI, AliasAnalysis * AA)' data-ref="_ZL19isDependenceBarrierRN4llvm12MachineInstrEPNS_9AAResultsE">isDependenceBarrier</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="405MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="405MI">MI</dfn>, <a class="typedef" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col6 decl" id="406AA" title='AA' data-type='AliasAnalysis *' data-ref="406AA">AA</dfn>) {</td></tr>
<tr><th id="585">585</th><td>  <b>return</b> <a class="local col5 ref" href="#405MI" title='MI' data-ref="405MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col5 ref" href="#405MI" title='MI' data-ref="405MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19mayRaiseFPExceptionEv" title='llvm::MachineInstr::mayRaiseFPException' data-ref="_ZNK4llvm12MachineInstr19mayRaiseFPExceptionEv">mayRaiseFPException</a>() ||</td></tr>
<tr><th id="586">586</th><td>         <a class="local col5 ref" href="#405MI" title='MI' data-ref="405MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() ||</td></tr>
<tr><th id="587">587</th><td>         (<a class="local col5 ref" href="#405MI" title='MI' data-ref="405MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>() &amp;&amp;</td></tr>
<tr><th id="588">588</th><td>          (!<a class="local col5 ref" href="#405MI" title='MI' data-ref="405MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() || !<a class="local col5 ref" href="#405MI" title='MI' data-ref="405MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE" title='llvm::MachineInstr::isDereferenceableInvariantLoad' data-ref="_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE">isDereferenceableInvariantLoad</a>(<a class="local col6 ref" href="#406AA" title='AA' data-ref="406AA">AA</a>)));</td></tr>
<tr><th id="589">589</th><td>}</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td><i class="doc" data-doc="_ZL20getUnderlyingObjectsPKN4llvm12MachineInstrERNS_15SmallVectorImplIPKNS_5ValueEEERKNS_10DataLayoutE">/// Return the underlying objects for the memory references of an instruction.</i></td></tr>
<tr><th id="592">592</th><td><i class="doc" data-doc="_ZL20getUnderlyingObjectsPKN4llvm12MachineInstrERNS_15SmallVectorImplIPKNS_5ValueEEERKNS_10DataLayoutE">/// This function calls the code in ValueTracking, but first checks that the</i></td></tr>
<tr><th id="593">593</th><td><i class="doc" data-doc="_ZL20getUnderlyingObjectsPKN4llvm12MachineInstrERNS_15SmallVectorImplIPKNS_5ValueEEERKNS_10DataLayoutE">/// instruction has a memory operand.</i></td></tr>
<tr><th id="594">594</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL20getUnderlyingObjectsPKN4llvm12MachineInstrERNS_15SmallVectorImplIPKNS_5ValueEEERKNS_10DataLayoutE" title='getUnderlyingObjects' data-type='void getUnderlyingObjects(const llvm::MachineInstr * MI, SmallVectorImpl&lt;const llvm::Value *&gt; &amp; Objs, const llvm::DataLayout &amp; DL)' data-ref="_ZL20getUnderlyingObjectsPKN4llvm12MachineInstrERNS_15SmallVectorImplIPKNS_5ValueEEERKNS_10DataLayoutE">getUnderlyingObjects</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="407MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="407MI">MI</dfn>,</td></tr>
<tr><th id="595">595</th><td>                                 <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *&gt; &amp;<dfn class="local col8 decl" id="408Objs" title='Objs' data-type='SmallVectorImpl&lt;const llvm::Value *&gt; &amp;' data-ref="408Objs">Objs</dfn>,</td></tr>
<tr><th id="596">596</th><td>                                 <em>const</em> <a class="type" href="../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col9 decl" id="409DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="409DL">DL</dfn>) {</td></tr>
<tr><th id="597">597</th><td>  <b>if</b> (!<a class="local col7 ref" href="#407MI" title='MI' data-ref="407MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>())</td></tr>
<tr><th id="598">598</th><td>    <b>return</b>;</td></tr>
<tr><th id="599">599</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col0 decl" id="410MM" title='MM' data-type='llvm::MachineMemOperand *' data-ref="410MM">MM</dfn> = *<a class="local col7 ref" href="#407MI" title='MI' data-ref="407MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="600">600</th><td>  <b>if</b> (!<a class="local col0 ref" href="#410MM" title='MM' data-ref="410MM">MM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>())</td></tr>
<tr><th id="601">601</th><td>    <b>return</b>;</td></tr>
<tr><th id="602">602</th><td>  <a class="ref" href="../../include/llvm/Analysis/ValueTracking.h.html#_ZN4llvm20GetUnderlyingObjectsEPKNS_5ValueERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutEPNS_8LoopInfoEj" title='llvm::GetUnderlyingObjects' data-ref="_ZN4llvm20GetUnderlyingObjectsEPKNS_5ValueERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutEPNS_8LoopInfoEj">GetUnderlyingObjects</a>(<a class="local col0 ref" href="#410MM" title='MM' data-ref="410MM">MM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>(), <span class='refarg'><a class="local col8 ref" href="#408Objs" title='Objs' data-ref="408Objs">Objs</a></span>, <a class="local col9 ref" href="#409DL" title='DL' data-ref="409DL">DL</a>);</td></tr>
<tr><th id="603">603</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col1 decl" id="411V" title='V' data-type='const llvm::Value *' data-ref="411V">V</dfn> : <a class="local col8 ref" href="#408Objs" title='Objs' data-ref="408Objs">Objs</a>) {</td></tr>
<tr><th id="604">604</th><td>    <b>if</b> (!<a class="ref" href="../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm18isIdentifiedObjectEPKNS_5ValueE" title='llvm::isIdentifiedObject' data-ref="_ZN4llvm18isIdentifiedObjectEPKNS_5ValueE">isIdentifiedObject</a>(<a class="local col1 ref" href="#411V" title='V' data-ref="411V">V</a>)) {</td></tr>
<tr><th id="605">605</th><td>      <a class="local col8 ref" href="#408Objs" title='Objs' data-ref="408Objs">Objs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="606">606</th><td>      <b>return</b>;</td></tr>
<tr><th id="607">607</th><td>    }</td></tr>
<tr><th id="608">608</th><td>    <a class="local col8 ref" href="#408Objs" title='Objs' data-ref="408Objs">Objs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#411V" title='V' data-ref="411V">V</a>);</td></tr>
<tr><th id="609">609</th><td>  }</td></tr>
<tr><th id="610">610</th><td>}</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td><i class="doc">/// Add a chain edge between a load and store if the store can be an</i></td></tr>
<tr><th id="613">613</th><td><i class="doc">/// alias of the load on a subsequent iteration, i.e., a loop carried</i></td></tr>
<tr><th id="614">614</th><td><i class="doc">/// dependence. This code is very similar to the code in ScheduleDAGInstrs</i></td></tr>
<tr><th id="615">615</th><td><i class="doc">/// but that code doesn't create loop carried dependences.</i></td></tr>
<tr><th id="616">616</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG25addLoopCarriedDependencesEPNS_9AAResultsE" title='llvm::SwingSchedulerDAG::addLoopCarriedDependences' data-ref="_ZN4llvm17SwingSchedulerDAG25addLoopCarriedDependencesEPNS_9AAResultsE">addLoopCarriedDependences</dfn>(<a class="typedef" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col2 decl" id="412AA" title='AA' data-type='AliasAnalysis *' data-ref="412AA">AA</dfn>) {</td></tr>
<tr><th id="617">617</th><td>  <a class="type" href="../../include/llvm/ADT/MapVector.h.html#llvm::MapVector" title='llvm::MapVector' data-ref="llvm::MapVector">MapVector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *, <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>4</var>&gt;&gt; <a class="ref fake" href="../../include/llvm/ADT/MapVector.h.html#37" title='llvm::MapVector&lt;const llvm::Value *, llvm::SmallVector&lt;llvm::SUnit *, 4&gt;, llvm::DenseMap&lt;const llvm::Value *, unsigned int, llvm::DenseMapInfo&lt;const llvm::Value *&gt;, llvm::detail::DenseMapPair&lt;const llvm::Value *, unsigned int&gt; &gt;, std::vector&lt;std::pair&lt;const llvm::Value *, llvm::SmallVector&lt;llvm::SUnit *, 4&gt; &gt;, std::allocator&lt;std::pair&lt;const llvm::Value *, llvm::SmallVector&lt;llvm::SUnit *, 4&gt; &gt; &gt; &gt; &gt;::MapVector' data-ref="_ZN4llvm9MapVectorIPKNS_5ValueENS_11SmallVectorIPNS_5SUnitELj4EEENS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEESt6vectorISt3897049"></a><dfn class="local col3 decl" id="413PendingLoads" title='PendingLoads' data-type='MapVector&lt;const llvm::Value *, SmallVector&lt;llvm::SUnit *, 4&gt; &gt;' data-ref="413PendingLoads">PendingLoads</dfn>;</td></tr>
<tr><th id="618">618</th><td>  <a class="type" href="../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col4 decl" id="414UnknownValue" title='UnknownValue' data-type='llvm::Value *' data-ref="414UnknownValue">UnknownValue</dfn> =</td></tr>
<tr><th id="619">619</th><td>    <a class="type" href="../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue">UndefValue</a>::<a class="ref" href="../../include/llvm/IR/Constants.h.html#_ZN4llvm10UndefValue3getEPNS_4TypeE" title='llvm::UndefValue::get' data-ref="_ZN4llvm10UndefValue3getEPNS_4TypeE">get</a>(<a class="type" href="../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../include/llvm/IR/Type.h.html#_ZN4llvm4Type9getVoidTyERNS_11LLVMContextE" title='llvm::Type::getVoidTy' data-ref="_ZN4llvm4Type9getVoidTyERNS_11LLVMContextE">getVoidTy</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>));</td></tr>
<tr><th id="620">620</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="415SU" title='SU' data-type='llvm::SUnit &amp;' data-ref="415SU">SU</dfn> : <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>) {</td></tr>
<tr><th id="621">621</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="416MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="416MI">MI</dfn> = *<a class="local col5 ref" href="#415SU" title='SU' data-ref="415SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="622">622</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL19isDependenceBarrierRN4llvm12MachineInstrEPNS_9AAResultsE" title='isDependenceBarrier' data-use='c' data-ref="_ZL19isDependenceBarrierRN4llvm12MachineInstrEPNS_9AAResultsE">isDependenceBarrier</a>(<span class='refarg'><a class="local col6 ref" href="#416MI" title='MI' data-ref="416MI">MI</a></span>, <a class="local col2 ref" href="#412AA" title='AA' data-ref="412AA">AA</a>))</td></tr>
<tr><th id="623">623</th><td>      <a class="local col3 ref" href="#413PendingLoads" title='PendingLoads' data-ref="413PendingLoads">PendingLoads</a>.<a class="ref" href="../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVector5clearEv" title='llvm::MapVector::clear' data-ref="_ZN4llvm9MapVector5clearEv">clear</a>();</td></tr>
<tr><th id="624">624</th><td>    <b>else</b> <b>if</b> (<a class="local col6 ref" href="#416MI" title='MI' data-ref="416MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>()) {</td></tr>
<tr><th id="625">625</th><td>      <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="417Objs" title='Objs' data-type='SmallVector&lt;const llvm::Value *, 4&gt;' data-ref="417Objs">Objs</dfn>;</td></tr>
<tr><th id="626">626</th><td>      <a class="tu ref" href="#_ZL20getUnderlyingObjectsPKN4llvm12MachineInstrERNS_15SmallVectorImplIPKNS_5ValueEEERKNS_10DataLayoutE" title='getUnderlyingObjects' data-use='c' data-ref="_ZL20getUnderlyingObjectsPKN4llvm12MachineInstrERNS_15SmallVectorImplIPKNS_5ValueEEERKNS_10DataLayoutE">getUnderlyingObjects</a>(&amp;<a class="local col6 ref" href="#416MI" title='MI' data-ref="416MI">MI</a>, <span class='refarg'><a class="local col7 ref" href="#417Objs" title='Objs' data-ref="417Objs">Objs</a></span>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>());</td></tr>
<tr><th id="627">627</th><td>      <b>if</b> (<a class="local col7 ref" href="#417Objs" title='Objs' data-ref="417Objs">Objs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="628">628</th><td>        <a class="local col7 ref" href="#417Objs" title='Objs' data-ref="417Objs">Objs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#414UnknownValue" title='UnknownValue' data-ref="414UnknownValue">UnknownValue</a>);</td></tr>
<tr><th id="629">629</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="418V" title='V' data-type='const llvm::Value *' data-ref="418V">V</dfn> : <a class="local col7 ref" href="#417Objs" title='Objs' data-ref="417Objs">Objs</a>) {</td></tr>
<tr><th id="630">630</th><td>        <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>4</var>&gt; &amp;<dfn class="local col9 decl" id="419SUs" title='SUs' data-type='SmallVector&lt;llvm::SUnit *, 4&gt; &amp;' data-ref="419SUs">SUs</dfn> = <a class="local col3 ref" href="#413PendingLoads" title='PendingLoads' data-ref="413PendingLoads">PendingLoads</a><a class="ref" href="../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVectorixERKT_" title='llvm::MapVector::operator[]' data-ref="_ZN4llvm9MapVectorixERKT_">[<a class="local col8 ref" href="#418V" title='V' data-ref="418V">V</a>]</a>;</td></tr>
<tr><th id="631">631</th><td>        <a class="local col9 ref" href="#419SUs" title='SUs' data-ref="419SUs">SUs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col5 ref" href="#415SU" title='SU' data-ref="415SU">SU</a>);</td></tr>
<tr><th id="632">632</th><td>      }</td></tr>
<tr><th id="633">633</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#416MI" title='MI' data-ref="416MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="634">634</th><td>      <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="420Objs" title='Objs' data-type='SmallVector&lt;const llvm::Value *, 4&gt;' data-ref="420Objs">Objs</dfn>;</td></tr>
<tr><th id="635">635</th><td>      <a class="tu ref" href="#_ZL20getUnderlyingObjectsPKN4llvm12MachineInstrERNS_15SmallVectorImplIPKNS_5ValueEEERKNS_10DataLayoutE" title='getUnderlyingObjects' data-use='c' data-ref="_ZL20getUnderlyingObjectsPKN4llvm12MachineInstrERNS_15SmallVectorImplIPKNS_5ValueEEERKNS_10DataLayoutE">getUnderlyingObjects</a>(&amp;<a class="local col6 ref" href="#416MI" title='MI' data-ref="416MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#420Objs" title='Objs' data-ref="420Objs">Objs</a></span>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>());</td></tr>
<tr><th id="636">636</th><td>      <b>if</b> (<a class="local col0 ref" href="#420Objs" title='Objs' data-ref="420Objs">Objs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="637">637</th><td>        <a class="local col0 ref" href="#420Objs" title='Objs' data-ref="420Objs">Objs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#414UnknownValue" title='UnknownValue' data-ref="414UnknownValue">UnknownValue</a>);</td></tr>
<tr><th id="638">638</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="421V" title='V' data-type='const llvm::Value *' data-ref="421V">V</dfn> : <a class="local col0 ref" href="#420Objs" title='Objs' data-ref="420Objs">Objs</a>) {</td></tr>
<tr><th id="639">639</th><td>        <a class="type" href="../../include/llvm/ADT/MapVector.h.html#llvm::MapVector" title='llvm::MapVector' data-ref="llvm::MapVector">MapVector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *, <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>4</var>&gt;&gt;::<a class="typedef" href="../../include/llvm/ADT/MapVector.h.html#llvm::MapVector{constllvm::Value*,llvm::SmallVector{llvm::SUnit*,4},llvm::DenseMap{constllvm::Value*,unsignedint,llvm::DenseMapInfo{constllvm::Value*}5225804" title='llvm::MapVector&lt;const llvm::Value *, llvm::SmallVector&lt;llvm::SUnit *, 4&gt;, llvm::DenseMap&lt;const llvm::Value *, unsigned int, llvm::DenseMapInfo&lt;const llvm::Value *&gt;, llvm::detail::DenseMapPair&lt;const llvm::Value *, unsigned int&gt; &gt;, std::vector&lt;std::pair&lt;const llvm::Value *, llvm::SmallVector&lt;llvm::SUnit *, 4&gt; &gt;, std::allocator&lt;std::pair&lt;const llvm::Value *, llvm::SmallVector&lt;llvm::SUnit *, 4&gt; &gt; &gt; &gt; &gt;::iterator' data-type='typename vector&lt;pair&lt;const Value *, SmallVector&lt;SUnit *, 4&gt; &gt;, allocator&lt;pair&lt;const Value *, SmallVector&lt;SUnit *, 4&gt; &gt; &gt; &gt;::iterator' data-ref="llvm::MapVector{constllvm::Value*,llvm::SmallVector{llvm::SUnit*,4},llvm::DenseMap{constllvm::Value*,unsignedint,llvm::DenseMapInfo{constllvm::Value*}5225804">iterator</a> <dfn class="local col2 decl" id="422I" title='I' data-type='MapVector&lt;const Value *, SmallVector&lt;SUnit *, 4&gt; &gt;::iterator' data-ref="422I">I</dfn> =</td></tr>
<tr><th id="640">640</th><td>            <a class="local col3 ref" href="#413PendingLoads" title='PendingLoads' data-ref="413PendingLoads">PendingLoads</a>.<a class="ref" href="../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVector4findERKT_" title='llvm::MapVector::find' data-ref="_ZN4llvm9MapVector4findERKT_">find</a>(<a class="local col1 ref" href="#421V" title='V' data-ref="421V">V</a>);</td></tr>
<tr><th id="641">641</th><td>        <b>if</b> (<a class="local col2 ref" href="#422I" title='I' data-ref="422I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator==" title='__gnu_cxx::operator==' data-ref="__gnu_cxx::operator==">==</a> <a class="local col3 ref" href="#413PendingLoads" title='PendingLoads' data-ref="413PendingLoads">PendingLoads</a>.<a class="ref" href="../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVector3endEv" title='llvm::MapVector::end' data-ref="_ZN4llvm9MapVector3endEv">end</a>())</td></tr>
<tr><th id="642">642</th><td>          <b>continue</b>;</td></tr>
<tr><th id="643">643</th><td>        <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="423Load" title='Load' data-type='llvm::SUnit *' data-ref="423Load">Load</dfn> : <a class="local col2 ref" href="#422I" title='I' data-ref="422I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::Value *, llvm::SmallVector&lt;llvm::SUnit *, 4&gt; &gt;::second' data-ref="std::pair::second">second</a>) {</td></tr>
<tr><th id="644">644</th><td>          <b>if</b> (<a class="tu ref" href="#_ZL11isSuccOrderPN4llvm5SUnitES1_" title='isSuccOrder' data-use='c' data-ref="_ZL11isSuccOrderPN4llvm5SUnitES1_">isSuccOrder</a>(<a class="local col3 ref" href="#423Load" title='Load' data-ref="423Load">Load</a>, &amp;<a class="local col5 ref" href="#415SU" title='SU' data-ref="415SU">SU</a>))</td></tr>
<tr><th id="645">645</th><td>            <b>continue</b>;</td></tr>
<tr><th id="646">646</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="424LdMI" title='LdMI' data-type='llvm::MachineInstr &amp;' data-ref="424LdMI">LdMI</dfn> = *<a class="local col3 ref" href="#423Load" title='Load' data-ref="423Load">Load</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="647">647</th><td>          <i>// First, perform the cheaper check that compares the base register.</i></td></tr>
<tr><th id="648">648</th><td><i>          // If they are the same and the load offset is less than the store</i></td></tr>
<tr><th id="649">649</th><td><i>          // offset, then mark the dependence as loop carried potentially.</i></td></tr>
<tr><th id="650">650</th><td>          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="425BaseOp1" title='BaseOp1' data-type='const llvm::MachineOperand *' data-ref="425BaseOp1">BaseOp1</dfn>, *<dfn class="local col6 decl" id="426BaseOp2" title='BaseOp2' data-type='const llvm::MachineOperand *' data-ref="426BaseOp2">BaseOp2</dfn>;</td></tr>
<tr><th id="651">651</th><td>          <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="427Offset1" title='Offset1' data-type='int64_t' data-ref="427Offset1">Offset1</dfn>, <dfn class="local col8 decl" id="428Offset2" title='Offset2' data-type='int64_t' data-ref="428Offset2">Offset2</dfn>;</td></tr>
<tr><th id="652">652</th><td>          <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</a>(<a class="local col4 ref" href="#424LdMI" title='LdMI' data-ref="424LdMI">LdMI</a>, <span class='refarg'><a class="local col5 ref" href="#425BaseOp1" title='BaseOp1' data-ref="425BaseOp1">BaseOp1</a></span>, <span class='refarg'><a class="local col7 ref" href="#427Offset1" title='Offset1' data-ref="427Offset1">Offset1</a></span>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>) &amp;&amp;</td></tr>
<tr><th id="653">653</th><td>              <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</a>(<a class="local col6 ref" href="#416MI" title='MI' data-ref="416MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#426BaseOp2" title='BaseOp2' data-ref="426BaseOp2">BaseOp2</a></span>, <span class='refarg'><a class="local col8 ref" href="#428Offset2" title='Offset2' data-ref="428Offset2">Offset2</a></span>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>)) {</td></tr>
<tr><th id="654">654</th><td>            <b>if</b> (<a class="local col5 ref" href="#425BaseOp1" title='BaseOp1' data-ref="425BaseOp1">BaseOp1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(*<a class="local col6 ref" href="#426BaseOp2" title='BaseOp2' data-ref="426BaseOp2">BaseOp2</a>) &amp;&amp;</td></tr>
<tr><th id="655">655</th><td>                (<em>int</em>)<a class="local col7 ref" href="#427Offset1" title='Offset1' data-ref="427Offset1">Offset1</a> &lt; (<em>int</em>)<a class="local col8 ref" href="#428Offset2" title='Offset2' data-ref="428Offset2">Offset2</a>) {</td></tr>
<tr><th id="656">656</th><td>              <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TII-&gt;areMemAccessesTriviallyDisjoint(LdMI, MI, AA) &amp;&amp; &quot;What happened to the chain edge?&quot;) ? void (0) : __assert_fail (&quot;TII-&gt;areMemAccessesTriviallyDisjoint(LdMI, MI, AA) &amp;&amp; \&quot;What happened to the chain edge?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 657, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE" title='llvm::TargetInstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm15TargetInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE">areMemAccessesTriviallyDisjoint</a>(<a class="local col4 ref" href="#424LdMI" title='LdMI' data-ref="424LdMI">LdMI</a>, <a class="local col6 ref" href="#416MI" title='MI' data-ref="416MI">MI</a>, <a class="local col2 ref" href="#412AA" title='AA' data-ref="412AA">AA</a>) &amp;&amp;</td></tr>
<tr><th id="657">657</th><td>                     <q>"What happened to the chain edge?"</q>);</td></tr>
<tr><th id="658">658</th><td>              <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col9 decl" id="429Dep" title='Dep' data-type='llvm::SDep' data-ref="429Dep">Dep</dfn><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col3 ref" href="#423Load" title='Load' data-ref="423Load">Load</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Barrier" title='llvm::SDep::OrderKind::Barrier' data-ref="llvm::SDep::OrderKind::Barrier">Barrier</a>);</td></tr>
<tr><th id="659">659</th><td>              <a class="local col9 ref" href="#429Dep" title='Dep' data-ref="429Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<var>1</var>);</td></tr>
<tr><th id="660">660</th><td>              <a class="local col5 ref" href="#415SU" title='SU' data-ref="415SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col9 ref" href="#429Dep" title='Dep' data-ref="429Dep">Dep</a>);</td></tr>
<tr><th id="661">661</th><td>              <b>continue</b>;</td></tr>
<tr><th id="662">662</th><td>            }</td></tr>
<tr><th id="663">663</th><td>          }</td></tr>
<tr><th id="664">664</th><td>          <i>// Second, the more expensive check that uses alias analysis on the</i></td></tr>
<tr><th id="665">665</th><td><i>          // base registers. If they alias, and the load offset is less than</i></td></tr>
<tr><th id="666">666</th><td><i>          // the store offset, the mark the dependence as loop carried.</i></td></tr>
<tr><th id="667">667</th><td>          <b>if</b> (!<a class="local col2 ref" href="#412AA" title='AA' data-ref="412AA">AA</a>) {</td></tr>
<tr><th id="668">668</th><td>            <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col0 decl" id="430Dep" title='Dep' data-type='llvm::SDep' data-ref="430Dep">Dep</dfn><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col3 ref" href="#423Load" title='Load' data-ref="423Load">Load</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Barrier" title='llvm::SDep::OrderKind::Barrier' data-ref="llvm::SDep::OrderKind::Barrier">Barrier</a>);</td></tr>
<tr><th id="669">669</th><td>            <a class="local col0 ref" href="#430Dep" title='Dep' data-ref="430Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<var>1</var>);</td></tr>
<tr><th id="670">670</th><td>            <a class="local col5 ref" href="#415SU" title='SU' data-ref="415SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col0 ref" href="#430Dep" title='Dep' data-ref="430Dep">Dep</a>);</td></tr>
<tr><th id="671">671</th><td>            <b>continue</b>;</td></tr>
<tr><th id="672">672</th><td>          }</td></tr>
<tr><th id="673">673</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col1 decl" id="431MMO1" title='MMO1' data-type='llvm::MachineMemOperand *' data-ref="431MMO1">MMO1</dfn> = *<a class="local col4 ref" href="#424LdMI" title='LdMI' data-ref="424LdMI">LdMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="674">674</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col2 decl" id="432MMO2" title='MMO2' data-type='llvm::MachineMemOperand *' data-ref="432MMO2">MMO2</dfn> = *<a class="local col6 ref" href="#416MI" title='MI' data-ref="416MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="675">675</th><td>          <b>if</b> (!<a class="local col1 ref" href="#431MMO1" title='MMO1' data-ref="431MMO1">MMO1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>() || !<a class="local col2 ref" href="#432MMO2" title='MMO2' data-ref="432MMO2">MMO2</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>()) {</td></tr>
<tr><th id="676">676</th><td>            <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col3 decl" id="433Dep" title='Dep' data-type='llvm::SDep' data-ref="433Dep">Dep</dfn><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col3 ref" href="#423Load" title='Load' data-ref="423Load">Load</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Barrier" title='llvm::SDep::OrderKind::Barrier' data-ref="llvm::SDep::OrderKind::Barrier">Barrier</a>);</td></tr>
<tr><th id="677">677</th><td>            <a class="local col3 ref" href="#433Dep" title='Dep' data-ref="433Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<var>1</var>);</td></tr>
<tr><th id="678">678</th><td>            <a class="local col5 ref" href="#415SU" title='SU' data-ref="415SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col3 ref" href="#433Dep" title='Dep' data-ref="433Dep">Dep</a>);</td></tr>
<tr><th id="679">679</th><td>            <b>continue</b>;</td></tr>
<tr><th id="680">680</th><td>          }</td></tr>
<tr><th id="681">681</th><td>          <b>if</b> (<a class="local col1 ref" href="#431MMO1" title='MMO1' data-ref="431MMO1">MMO1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>() == <a class="local col2 ref" href="#432MMO2" title='MMO2' data-ref="432MMO2">MMO2</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>() &amp;&amp;</td></tr>
<tr><th id="682">682</th><td>              <a class="local col1 ref" href="#431MMO1" title='MMO1' data-ref="431MMO1">MMO1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand9getOffsetEv" title='llvm::MachineMemOperand::getOffset' data-ref="_ZNK4llvm17MachineMemOperand9getOffsetEv">getOffset</a>() &lt;= <a class="local col2 ref" href="#432MMO2" title='MMO2' data-ref="432MMO2">MMO2</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand9getOffsetEv" title='llvm::MachineMemOperand::getOffset' data-ref="_ZNK4llvm17MachineMemOperand9getOffsetEv">getOffset</a>()) {</td></tr>
<tr><th id="683">683</th><td>            <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col4 decl" id="434Dep" title='Dep' data-type='llvm::SDep' data-ref="434Dep">Dep</dfn><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col3 ref" href="#423Load" title='Load' data-ref="423Load">Load</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Barrier" title='llvm::SDep::OrderKind::Barrier' data-ref="llvm::SDep::OrderKind::Barrier">Barrier</a>);</td></tr>
<tr><th id="684">684</th><td>            <a class="local col4 ref" href="#434Dep" title='Dep' data-ref="434Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<var>1</var>);</td></tr>
<tr><th id="685">685</th><td>            <a class="local col5 ref" href="#415SU" title='SU' data-ref="415SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col4 ref" href="#434Dep" title='Dep' data-ref="434Dep">Dep</a>);</td></tr>
<tr><th id="686">686</th><td>            <b>continue</b>;</td></tr>
<tr><th id="687">687</th><td>          }</td></tr>
<tr><th id="688">688</th><td>          <a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasResult" title='llvm::AliasResult' data-ref="llvm::AliasResult">AliasResult</a> <dfn class="local col5 decl" id="435AAResult" title='AAResult' data-type='llvm::AliasResult' data-ref="435AAResult">AAResult</dfn> = <a class="local col2 ref" href="#412AA" title='AA' data-ref="412AA">AA</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm9AAResults5aliasERKNS_14MemoryLocationES3_" title='llvm::AAResults::alias' data-ref="_ZN4llvm9AAResults5aliasERKNS_14MemoryLocationES3_">alias</a>(</td></tr>
<tr><th id="689">689</th><td>              <a class="type" href="../../include/llvm/Analysis/MemoryLocation.h.html#llvm::MemoryLocation" title='llvm::MemoryLocation' data-ref="llvm::MemoryLocation">MemoryLocation</a><a class="ref" href="../../include/llvm/Analysis/MemoryLocation.h.html#_ZN4llvm14MemoryLocationC1EPKNS_5ValueENS_12LocationSizeERKNS_9AAMDNodesE" title='llvm::MemoryLocation::MemoryLocation' data-ref="_ZN4llvm14MemoryLocationC1EPKNS_5ValueENS_12LocationSizeERKNS_9AAMDNodesE">(</a><a class="local col1 ref" href="#431MMO1" title='MMO1' data-ref="431MMO1">MMO1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>(), <a class="type" href="../../include/llvm/Analysis/MemoryLocation.h.html#llvm::LocationSize" title='llvm::LocationSize' data-ref="llvm::LocationSize">LocationSize</a>::<a class="ref" href="../../include/llvm/Analysis/MemoryLocation.h.html#_ZN4llvm12LocationSize7unknownEv" title='llvm::LocationSize::unknown' data-ref="_ZN4llvm12LocationSize7unknownEv">unknown</a>(),</td></tr>
<tr><th id="690">690</th><td>                             <a class="local col1 ref" href="#431MMO1" title='MMO1' data-ref="431MMO1">MMO1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand9getAAInfoEv" title='llvm::MachineMemOperand::getAAInfo' data-ref="_ZNK4llvm17MachineMemOperand9getAAInfoEv">getAAInfo</a>()),</td></tr>
<tr><th id="691">691</th><td>              <a class="type" href="../../include/llvm/Analysis/MemoryLocation.h.html#llvm::MemoryLocation" title='llvm::MemoryLocation' data-ref="llvm::MemoryLocation">MemoryLocation</a><a class="ref" href="../../include/llvm/Analysis/MemoryLocation.h.html#_ZN4llvm14MemoryLocationC1EPKNS_5ValueENS_12LocationSizeERKNS_9AAMDNodesE" title='llvm::MemoryLocation::MemoryLocation' data-ref="_ZN4llvm14MemoryLocationC1EPKNS_5ValueENS_12LocationSizeERKNS_9AAMDNodesE">(</a><a class="local col2 ref" href="#432MMO2" title='MMO2' data-ref="432MMO2">MMO2</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>(), <a class="type" href="../../include/llvm/Analysis/MemoryLocation.h.html#llvm::LocationSize" title='llvm::LocationSize' data-ref="llvm::LocationSize">LocationSize</a>::<a class="ref" href="../../include/llvm/Analysis/MemoryLocation.h.html#_ZN4llvm12LocationSize7unknownEv" title='llvm::LocationSize::unknown' data-ref="_ZN4llvm12LocationSize7unknownEv">unknown</a>(),</td></tr>
<tr><th id="692">692</th><td>                             <a class="local col2 ref" href="#432MMO2" title='MMO2' data-ref="432MMO2">MMO2</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand9getAAInfoEv" title='llvm::MachineMemOperand::getAAInfo' data-ref="_ZNK4llvm17MachineMemOperand9getAAInfoEv">getAAInfo</a>()));</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>          <b>if</b> (<a class="local col5 ref" href="#435AAResult" title='AAResult' data-ref="435AAResult">AAResult</a> != <a class="enum" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasResult::NoAlias" title='llvm::AliasResult::NoAlias' data-ref="llvm::AliasResult::NoAlias">NoAlias</a>) {</td></tr>
<tr><th id="695">695</th><td>            <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col6 decl" id="436Dep" title='Dep' data-type='llvm::SDep' data-ref="436Dep">Dep</dfn><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col3 ref" href="#423Load" title='Load' data-ref="423Load">Load</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Barrier" title='llvm::SDep::OrderKind::Barrier' data-ref="llvm::SDep::OrderKind::Barrier">Barrier</a>);</td></tr>
<tr><th id="696">696</th><td>            <a class="local col6 ref" href="#436Dep" title='Dep' data-ref="436Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<var>1</var>);</td></tr>
<tr><th id="697">697</th><td>            <a class="local col5 ref" href="#415SU" title='SU' data-ref="415SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col6 ref" href="#436Dep" title='Dep' data-ref="436Dep">Dep</a>);</td></tr>
<tr><th id="698">698</th><td>          }</td></tr>
<tr><th id="699">699</th><td>        }</td></tr>
<tr><th id="700">700</th><td>      }</td></tr>
<tr><th id="701">701</th><td>    }</td></tr>
<tr><th id="702">702</th><td>  }</td></tr>
<tr><th id="703">703</th><td>}</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td><i class="doc">/// Update the phi dependences to the DAG because ScheduleDAGInstrs no longer</i></td></tr>
<tr><th id="706">706</th><td><i class="doc">/// processes dependences for PHIs. This function adds true dependences</i></td></tr>
<tr><th id="707">707</th><td><i class="doc">/// from a PHI to a use, and a loop carried dependence from the use to the</i></td></tr>
<tr><th id="708">708</th><td><i class="doc">/// PHI. The loop carried dependence is represented as an anti dependence</i></td></tr>
<tr><th id="709">709</th><td><i class="doc">/// edge. This function also removes chain dependences between unrelated</i></td></tr>
<tr><th id="710">710</th><td><i class="doc">/// PHIs.</i></td></tr>
<tr><th id="711">711</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG20updatePhiDependencesEv" title='llvm::SwingSchedulerDAG::updatePhiDependences' data-ref="_ZN4llvm17SwingSchedulerDAG20updatePhiDependencesEv">updatePhiDependences</dfn>() {</td></tr>
<tr><th id="712">712</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="437RemoveDeps" title='RemoveDeps' data-type='SmallVector&lt;llvm::SDep, 4&gt;' data-ref="437RemoveDeps">RemoveDeps</dfn>;</td></tr>
<tr><th id="713">713</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="438ST" title='ST' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="438ST">ST</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a>&gt;();</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>  <i>// Iterate over each DAG node.</i></td></tr>
<tr><th id="716">716</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col9 decl" id="439I" title='I' data-type='llvm::SUnit &amp;' data-ref="439I">I</dfn> : <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>) {</td></tr>
<tr><th id="717">717</th><td>    <a class="local col7 ref" href="#437RemoveDeps" title='RemoveDeps' data-ref="437RemoveDeps">RemoveDeps</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="718">718</th><td>    <i>// Set to true if the instruction has an operand defined by a Phi.</i></td></tr>
<tr><th id="719">719</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="440HasPhiUse" title='HasPhiUse' data-type='unsigned int' data-ref="440HasPhiUse">HasPhiUse</dfn> = <var>0</var>;</td></tr>
<tr><th id="720">720</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="441HasPhiDef" title='HasPhiDef' data-type='unsigned int' data-ref="441HasPhiDef">HasPhiDef</dfn> = <var>0</var>;</td></tr>
<tr><th id="721">721</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="442MI" title='MI' data-type='llvm::MachineInstr *' data-ref="442MI">MI</dfn> = <a class="local col9 ref" href="#439I" title='I' data-ref="439I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="722">722</th><td>    <i>// Iterate over each operand, and we process the definitions.</i></td></tr>
<tr><th id="723">723</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::mop_iterator" title='llvm::MachineInstr::mop_iterator' data-type='llvm::MachineOperand *' data-ref="llvm::MachineInstr::mop_iterator">mop_iterator</a> <dfn class="local col3 decl" id="443MOI" title='MOI' data-type='MachineInstr::mop_iterator' data-ref="443MOI">MOI</dfn> = <a class="local col2 ref" href="#442MI" title='MI' data-ref="442MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>(),</td></tr>
<tr><th id="724">724</th><td>                                    <dfn class="local col4 decl" id="444MOE" title='MOE' data-type='MachineInstr::mop_iterator' data-ref="444MOE">MOE</dfn> = <a class="local col2 ref" href="#442MI" title='MI' data-ref="442MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZN4llvm12MachineInstr12operands_endEv">operands_end</a>();</td></tr>
<tr><th id="725">725</th><td>         <a class="local col3 ref" href="#443MOI" title='MOI' data-ref="443MOI">MOI</a> != <a class="local col4 ref" href="#444MOE" title='MOE' data-ref="444MOE">MOE</a>; ++<a class="local col3 ref" href="#443MOI" title='MOI' data-ref="443MOI">MOI</a>) {</td></tr>
<tr><th id="726">726</th><td>      <b>if</b> (!<a class="local col3 ref" href="#443MOI" title='MOI' data-ref="443MOI">MOI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="727">727</th><td>        <b>continue</b>;</td></tr>
<tr><th id="728">728</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="445Reg" title='Reg' data-type='unsigned int' data-ref="445Reg">Reg</dfn> = <a class="local col3 ref" href="#443MOI" title='MOI' data-ref="443MOI">MOI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="729">729</th><td>      <b>if</b> (<a class="local col3 ref" href="#443MOI" title='MOI' data-ref="443MOI">MOI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="730">730</th><td>        <i>// If the register is used by a Phi, then create an anti dependence.</i></td></tr>
<tr><th id="731">731</th><td>        <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_instr_iterator" title='llvm::MachineRegisterInfo::use_instr_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_iterator">use_instr_iterator</a></td></tr>
<tr><th id="732">732</th><td>                 <dfn class="local col6 decl" id="446UI" title='UI' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="446UI">UI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj">use_instr_begin</a>(<a class="local col5 ref" href="#445Reg" title='Reg' data-ref="445Reg">Reg</a>),</td></tr>
<tr><th id="733">733</th><td>                 <dfn class="local col7 decl" id="447UE" title='UE' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="447UE">UE</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_instr_endEv" title='llvm::MachineRegisterInfo::use_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_instr_endEv">use_instr_end</a>();</td></tr>
<tr><th id="734">734</th><td>             <a class="local col6 ref" href="#446UI" title='UI' data-ref="446UI">UI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col7 ref" href="#447UE" title='UE' data-ref="447UE">UE</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv">++</a><a class="local col6 ref" href="#446UI" title='UI' data-ref="446UI">UI</a>) {</td></tr>
<tr><th id="735">735</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="448UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="448UseMI">UseMI</dfn> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col6 ref" href="#446UI" title='UI' data-ref="446UI">UI</a>;</td></tr>
<tr><th id="736">736</th><td>          <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="449SU" title='SU' data-type='llvm::SUnit *' data-ref="449SU">SU</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col8 ref" href="#448UseMI" title='UseMI' data-ref="448UseMI">UseMI</a>);</td></tr>
<tr><th id="737">737</th><td>          <b>if</b> (<a class="local col9 ref" href="#449SU" title='SU' data-ref="449SU">SU</a> != <b>nullptr</b> &amp;&amp; <a class="local col8 ref" href="#448UseMI" title='UseMI' data-ref="448UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="738">738</th><td>            <b>if</b> (!<a class="local col2 ref" href="#442MI" title='MI' data-ref="442MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="739">739</th><td>              <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col0 decl" id="450Dep" title='Dep' data-type='llvm::SDep' data-ref="450Dep">Dep</dfn><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj">(</a><a class="local col9 ref" href="#449SU" title='SU' data-ref="449SU">SU</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>, <a class="local col5 ref" href="#445Reg" title='Reg' data-ref="445Reg">Reg</a>);</td></tr>
<tr><th id="740">740</th><td>              <a class="local col0 ref" href="#450Dep" title='Dep' data-ref="450Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<var>1</var>);</td></tr>
<tr><th id="741">741</th><td>              <a class="local col9 ref" href="#439I" title='I' data-ref="439I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col0 ref" href="#450Dep" title='Dep' data-ref="450Dep">Dep</a>);</td></tr>
<tr><th id="742">742</th><td>            } <b>else</b> {</td></tr>
<tr><th id="743">743</th><td>              <a class="local col1 ref" href="#441HasPhiDef" title='HasPhiDef' data-ref="441HasPhiDef">HasPhiDef</a> = <a class="local col5 ref" href="#445Reg" title='Reg' data-ref="445Reg">Reg</a>;</td></tr>
<tr><th id="744">744</th><td>              <i>// Add a chain edge to a dependent Phi that isn't an existing</i></td></tr>
<tr><th id="745">745</th><td><i>              // predecessor.</i></td></tr>
<tr><th id="746">746</th><td>              <b>if</b> (<a class="local col9 ref" href="#449SU" title='SU' data-ref="449SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &lt; <a class="local col9 ref" href="#439I" title='I' data-ref="439I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &amp;&amp; !<a class="local col9 ref" href="#439I" title='I' data-ref="439I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit6isPredEPKS0_" title='llvm::SUnit::isPred' data-ref="_ZNK4llvm5SUnit6isPredEPKS0_">isPred</a>(<a class="local col9 ref" href="#449SU" title='SU' data-ref="449SU">SU</a>))</td></tr>
<tr><th id="747">747</th><td>                <a class="local col9 ref" href="#439I" title='I' data-ref="439I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col9 ref" href="#449SU" title='SU' data-ref="449SU">SU</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Barrier" title='llvm::SDep::OrderKind::Barrier' data-ref="llvm::SDep::OrderKind::Barrier">Barrier</a>));</td></tr>
<tr><th id="748">748</th><td>            }</td></tr>
<tr><th id="749">749</th><td>          }</td></tr>
<tr><th id="750">750</th><td>        }</td></tr>
<tr><th id="751">751</th><td>      } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#443MOI" title='MOI' data-ref="443MOI">MOI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="752">752</th><td>        <i>// If the register is defined by a Phi, then create a true dependence.</i></td></tr>
<tr><th id="753">753</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="451DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="451DefMI">DefMI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col5 ref" href="#445Reg" title='Reg' data-ref="445Reg">Reg</a>);</td></tr>
<tr><th id="754">754</th><td>        <b>if</b> (<a class="local col1 ref" href="#451DefMI" title='DefMI' data-ref="451DefMI">DefMI</a> == <b>nullptr</b>)</td></tr>
<tr><th id="755">755</th><td>          <b>continue</b>;</td></tr>
<tr><th id="756">756</th><td>        <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="452SU" title='SU' data-type='llvm::SUnit *' data-ref="452SU">SU</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col1 ref" href="#451DefMI" title='DefMI' data-ref="451DefMI">DefMI</a>);</td></tr>
<tr><th id="757">757</th><td>        <b>if</b> (<a class="local col2 ref" href="#452SU" title='SU' data-ref="452SU">SU</a> != <b>nullptr</b> &amp;&amp; <a class="local col1 ref" href="#451DefMI" title='DefMI' data-ref="451DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="758">758</th><td>          <b>if</b> (!<a class="local col2 ref" href="#442MI" title='MI' data-ref="442MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="759">759</th><td>            <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col3 decl" id="453Dep" title='Dep' data-type='llvm::SDep' data-ref="453Dep">Dep</dfn><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj">(</a><a class="local col2 ref" href="#452SU" title='SU' data-ref="452SU">SU</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>, <a class="local col5 ref" href="#445Reg" title='Reg' data-ref="445Reg">Reg</a>);</td></tr>
<tr><th id="760">760</th><td>            <a class="local col3 ref" href="#453Dep" title='Dep' data-ref="453Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<var>0</var>);</td></tr>
<tr><th id="761">761</th><td>            <a class="local col8 ref" href="#438ST" title='ST' data-ref="438ST">ST</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo21adjustSchedDependencyEPNS_5SUnitES2_RNS_4SDepE" title='llvm::TargetSubtargetInfo::adjustSchedDependency' data-ref="_ZNK4llvm19TargetSubtargetInfo21adjustSchedDependencyEPNS_5SUnitES2_RNS_4SDepE">adjustSchedDependency</a>(<a class="local col2 ref" href="#452SU" title='SU' data-ref="452SU">SU</a>, &amp;<a class="local col9 ref" href="#439I" title='I' data-ref="439I">I</a>, <span class='refarg'><a class="local col3 ref" href="#453Dep" title='Dep' data-ref="453Dep">Dep</a></span>);</td></tr>
<tr><th id="762">762</th><td>            <a class="local col9 ref" href="#439I" title='I' data-ref="439I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col3 ref" href="#453Dep" title='Dep' data-ref="453Dep">Dep</a>);</td></tr>
<tr><th id="763">763</th><td>          } <b>else</b> {</td></tr>
<tr><th id="764">764</th><td>            <a class="local col0 ref" href="#440HasPhiUse" title='HasPhiUse' data-ref="440HasPhiUse">HasPhiUse</a> = <a class="local col5 ref" href="#445Reg" title='Reg' data-ref="445Reg">Reg</a>;</td></tr>
<tr><th id="765">765</th><td>            <i>// Add a chain edge to a dependent Phi that isn't an existing</i></td></tr>
<tr><th id="766">766</th><td><i>            // predecessor.</i></td></tr>
<tr><th id="767">767</th><td>            <b>if</b> (<a class="local col2 ref" href="#452SU" title='SU' data-ref="452SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &lt; <a class="local col9 ref" href="#439I" title='I' data-ref="439I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &amp;&amp; !<a class="local col9 ref" href="#439I" title='I' data-ref="439I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit6isPredEPKS0_" title='llvm::SUnit::isPred' data-ref="_ZNK4llvm5SUnit6isPredEPKS0_">isPred</a>(<a class="local col2 ref" href="#452SU" title='SU' data-ref="452SU">SU</a>))</td></tr>
<tr><th id="768">768</th><td>              <a class="local col9 ref" href="#439I" title='I' data-ref="439I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col2 ref" href="#452SU" title='SU' data-ref="452SU">SU</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Barrier" title='llvm::SDep::OrderKind::Barrier' data-ref="llvm::SDep::OrderKind::Barrier">Barrier</a>));</td></tr>
<tr><th id="769">769</th><td>          }</td></tr>
<tr><th id="770">770</th><td>        }</td></tr>
<tr><th id="771">771</th><td>      }</td></tr>
<tr><th id="772">772</th><td>    }</td></tr>
<tr><th id="773">773</th><td>    <i>// Remove order dependences from an unrelated Phi.</i></td></tr>
<tr><th id="774">774</th><td>    <b>if</b> (!<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SwpPruneDeps" title='SwpPruneDeps' data-use='m' data-ref="SwpPruneDeps">SwpPruneDeps</a>)</td></tr>
<tr><th id="775">775</th><td>      <b>continue</b>;</td></tr>
<tr><th id="776">776</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="454PI" title='PI' data-type='llvm::SDep &amp;' data-ref="454PI">PI</dfn> : <a class="local col9 ref" href="#439I" title='I' data-ref="439I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="777">777</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="455PMI" title='PMI' data-type='llvm::MachineInstr *' data-ref="455PMI">PMI</dfn> = <a class="local col4 ref" href="#454PI" title='PI' data-ref="454PI">PI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="778">778</th><td>      <b>if</b> (<a class="local col5 ref" href="#455PMI" title='PMI' data-ref="455PMI">PMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; <a class="local col4 ref" href="#454PI" title='PI' data-ref="454PI">PI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a>) {</td></tr>
<tr><th id="779">779</th><td>        <b>if</b> (<a class="local col9 ref" href="#439I" title='I' data-ref="439I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="780">780</th><td>          <b>if</b> (<a class="local col5 ref" href="#455PMI" title='PMI' data-ref="455PMI">PMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col0 ref" href="#440HasPhiUse" title='HasPhiUse' data-ref="440HasPhiUse">HasPhiUse</a>)</td></tr>
<tr><th id="781">781</th><td>            <b>continue</b>;</td></tr>
<tr><th id="782">782</th><td>          <b>if</b> (<a class="tu ref" href="#_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE" title='getLoopPhiReg' data-use='c' data-ref="_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE">getLoopPhiReg</a>(<span class='refarg'>*<a class="local col5 ref" href="#455PMI" title='PMI' data-ref="455PMI">PMI</a></span>, <a class="local col5 ref" href="#455PMI" title='PMI' data-ref="455PMI">PMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) == <a class="local col1 ref" href="#441HasPhiDef" title='HasPhiDef' data-ref="441HasPhiDef">HasPhiDef</a>)</td></tr>
<tr><th id="783">783</th><td>            <b>continue</b>;</td></tr>
<tr><th id="784">784</th><td>        }</td></tr>
<tr><th id="785">785</th><td>        <a class="local col7 ref" href="#437RemoveDeps" title='RemoveDeps' data-ref="437RemoveDeps">RemoveDeps</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#454PI" title='PI' data-ref="454PI">PI</a>);</td></tr>
<tr><th id="786">786</th><td>      }</td></tr>
<tr><th id="787">787</th><td>    }</td></tr>
<tr><th id="788">788</th><td>    <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="456i" title='i' data-type='int' data-ref="456i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="457e" title='e' data-type='int' data-ref="457e">e</dfn> = <a class="local col7 ref" href="#437RemoveDeps" title='RemoveDeps' data-ref="437RemoveDeps">RemoveDeps</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col6 ref" href="#456i" title='i' data-ref="456i">i</a> != <a class="local col7 ref" href="#457e" title='e' data-ref="457e">e</a>; ++<a class="local col6 ref" href="#456i" title='i' data-ref="456i">i</a>)</td></tr>
<tr><th id="789">789</th><td>      <a class="local col9 ref" href="#439I" title='I' data-ref="439I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit10removePredERKNS_4SDepE" title='llvm::SUnit::removePred' data-ref="_ZN4llvm5SUnit10removePredERKNS_4SDepE">removePred</a>(<a class="local col7 ref" href="#437RemoveDeps" title='RemoveDeps' data-ref="437RemoveDeps">RemoveDeps</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#456i" title='i' data-ref="456i">i</a>]</a>);</td></tr>
<tr><th id="790">790</th><td>  }</td></tr>
<tr><th id="791">791</th><td>}</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td><i class="doc">/// Iterate over each DAG node and see if we can change any dependences</i></td></tr>
<tr><th id="794">794</th><td><i class="doc">/// in order to reduce the recurrence MII.</i></td></tr>
<tr><th id="795">795</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG17changeDependencesEv" title='llvm::SwingSchedulerDAG::changeDependences' data-ref="_ZN4llvm17SwingSchedulerDAG17changeDependencesEv">changeDependences</dfn>() {</td></tr>
<tr><th id="796">796</th><td>  <i>// See if an instruction can use a value from the previous iteration.</i></td></tr>
<tr><th id="797">797</th><td><i>  // If so, we update the base and offset of the instruction and change</i></td></tr>
<tr><th id="798">798</th><td><i>  // the dependences.</i></td></tr>
<tr><th id="799">799</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col8 decl" id="458I" title='I' data-type='llvm::SUnit &amp;' data-ref="458I">I</dfn> : <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>) {</td></tr>
<tr><th id="800">800</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="459BasePos" title='BasePos' data-type='unsigned int' data-ref="459BasePos">BasePos</dfn> = <var>0</var>, <dfn class="local col0 decl" id="460OffsetPos" title='OffsetPos' data-type='unsigned int' data-ref="460OffsetPos">OffsetPos</dfn> = <var>0</var>, <dfn class="local col1 decl" id="461NewBase" title='NewBase' data-type='unsigned int' data-ref="461NewBase">NewBase</dfn> = <var>0</var>;</td></tr>
<tr><th id="801">801</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="462NewOffset" title='NewOffset' data-type='int64_t' data-ref="462NewOffset">NewOffset</dfn> = <var>0</var>;</td></tr>
<tr><th id="802">802</th><td>    <b>if</b> (!<a class="member" href="#_ZN4llvm17SwingSchedulerDAG21canUseLastOffsetValueEPNS_12MachineInstrERjS3_S3_Rl" title='llvm::SwingSchedulerDAG::canUseLastOffsetValue' data-ref="_ZN4llvm17SwingSchedulerDAG21canUseLastOffsetValueEPNS_12MachineInstrERjS3_S3_Rl">canUseLastOffsetValue</a>(<a class="local col8 ref" href="#458I" title='I' data-ref="458I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(), <span class='refarg'><a class="local col9 ref" href="#459BasePos" title='BasePos' data-ref="459BasePos">BasePos</a></span>, <span class='refarg'><a class="local col0 ref" href="#460OffsetPos" title='OffsetPos' data-ref="460OffsetPos">OffsetPos</a></span>, <span class='refarg'><a class="local col1 ref" href="#461NewBase" title='NewBase' data-ref="461NewBase">NewBase</a></span>,</td></tr>
<tr><th id="803">803</th><td>                               <span class='refarg'><a class="local col2 ref" href="#462NewOffset" title='NewOffset' data-ref="462NewOffset">NewOffset</a></span>))</td></tr>
<tr><th id="804">804</th><td>      <b>continue</b>;</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>    <i>// Get the MI and SUnit for the instruction that defines the original base.</i></td></tr>
<tr><th id="807">807</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="463OrigBase" title='OrigBase' data-type='unsigned int' data-ref="463OrigBase">OrigBase</dfn> = <a class="local col8 ref" href="#458I" title='I' data-ref="458I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#459BasePos" title='BasePos' data-ref="459BasePos">BasePos</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="808">808</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="464DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="464DefMI">DefMI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col3 ref" href="#463OrigBase" title='OrigBase' data-ref="463OrigBase">OrigBase</a>);</td></tr>
<tr><th id="809">809</th><td>    <b>if</b> (!<a class="local col4 ref" href="#464DefMI" title='DefMI' data-ref="464DefMI">DefMI</a>)</td></tr>
<tr><th id="810">810</th><td>      <b>continue</b>;</td></tr>
<tr><th id="811">811</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="465DefSU" title='DefSU' data-type='llvm::SUnit *' data-ref="465DefSU">DefSU</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col4 ref" href="#464DefMI" title='DefMI' data-ref="464DefMI">DefMI</a>);</td></tr>
<tr><th id="812">812</th><td>    <b>if</b> (!<a class="local col5 ref" href="#465DefSU" title='DefSU' data-ref="465DefSU">DefSU</a>)</td></tr>
<tr><th id="813">813</th><td>      <b>continue</b>;</td></tr>
<tr><th id="814">814</th><td>    <i>// Get the MI and SUnit for the instruction that defins the new base.</i></td></tr>
<tr><th id="815">815</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="466LastMI" title='LastMI' data-type='llvm::MachineInstr *' data-ref="466LastMI">LastMI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col1 ref" href="#461NewBase" title='NewBase' data-ref="461NewBase">NewBase</a>);</td></tr>
<tr><th id="816">816</th><td>    <b>if</b> (!<a class="local col6 ref" href="#466LastMI" title='LastMI' data-ref="466LastMI">LastMI</a>)</td></tr>
<tr><th id="817">817</th><td>      <b>continue</b>;</td></tr>
<tr><th id="818">818</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="467LastSU" title='LastSU' data-type='llvm::SUnit *' data-ref="467LastSU">LastSU</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col6 ref" href="#466LastMI" title='LastMI' data-ref="466LastMI">LastMI</a>);</td></tr>
<tr><th id="819">819</th><td>    <b>if</b> (!<a class="local col7 ref" href="#467LastSU" title='LastSU' data-ref="467LastSU">LastSU</a>)</td></tr>
<tr><th id="820">820</th><td>      <b>continue</b>;</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Topo" title='llvm::SwingSchedulerDAG::Topo' data-ref="llvm::SwingSchedulerDAG::Topo">Topo</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort11IsReachableEPKNS_5SUnitES3_" title='llvm::ScheduleDAGTopologicalSort::IsReachable' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort11IsReachableEPKNS_5SUnitES3_">IsReachable</a>(&amp;<a class="local col8 ref" href="#458I" title='I' data-ref="458I">I</a>, <a class="local col7 ref" href="#467LastSU" title='LastSU' data-ref="467LastSU">LastSU</a>))</td></tr>
<tr><th id="823">823</th><td>      <b>continue</b>;</td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td>    <i>// Remove the dependence. The value now depends on a prior iteration.</i></td></tr>
<tr><th id="826">826</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="468Deps" title='Deps' data-type='SmallVector&lt;llvm::SDep, 4&gt;' data-ref="468Deps">Deps</dfn>;</td></tr>
<tr><th id="827">827</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::pred_iterator" title='llvm::SUnit::pred_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::iterator' data-ref="llvm::SUnit::pred_iterator">pred_iterator</a> <dfn class="local col9 decl" id="469P" title='P' data-type='SUnit::pred_iterator' data-ref="469P">P</dfn> = <a class="local col8 ref" href="#458I" title='I' data-ref="458I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <dfn class="local col0 decl" id="470E" title='E' data-type='SUnit::pred_iterator' data-ref="470E">E</dfn> = <a class="local col8 ref" href="#458I" title='I' data-ref="458I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col9 ref" href="#469P" title='P' data-ref="469P">P</a> != <a class="local col0 ref" href="#470E" title='E' data-ref="470E">E</a>;</td></tr>
<tr><th id="828">828</th><td>         ++<a class="local col9 ref" href="#469P" title='P' data-ref="469P">P</a>)</td></tr>
<tr><th id="829">829</th><td>      <b>if</b> (<a class="local col9 ref" href="#469P" title='P' data-ref="469P">P</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() == <a class="local col5 ref" href="#465DefSU" title='DefSU' data-ref="465DefSU">DefSU</a>)</td></tr>
<tr><th id="830">830</th><td>        <a class="local col8 ref" href="#468Deps" title='Deps' data-ref="468Deps">Deps</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(*<a class="local col9 ref" href="#469P" title='P' data-ref="469P">P</a>);</td></tr>
<tr><th id="831">831</th><td>    <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="471i" title='i' data-type='int' data-ref="471i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="472e" title='e' data-type='int' data-ref="472e">e</dfn> = <a class="local col8 ref" href="#468Deps" title='Deps' data-ref="468Deps">Deps</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col1 ref" href="#471i" title='i' data-ref="471i">i</a> != <a class="local col2 ref" href="#472e" title='e' data-ref="472e">e</a>; <a class="local col1 ref" href="#471i" title='i' data-ref="471i">i</a>++) {</td></tr>
<tr><th id="832">832</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Topo" title='llvm::SwingSchedulerDAG::Topo' data-ref="llvm::SwingSchedulerDAG::Topo">Topo</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort10RemovePredEPNS_5SUnitES2_" title='llvm::ScheduleDAGTopologicalSort::RemovePred' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort10RemovePredEPNS_5SUnitES2_">RemovePred</a>(&amp;<a class="local col8 ref" href="#458I" title='I' data-ref="458I">I</a>, <a class="local col8 ref" href="#468Deps" title='Deps' data-ref="468Deps">Deps</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#471i" title='i' data-ref="471i">i</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="833">833</th><td>      <a class="local col8 ref" href="#458I" title='I' data-ref="458I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit10removePredERKNS_4SDepE" title='llvm::SUnit::removePred' data-ref="_ZN4llvm5SUnit10removePredERKNS_4SDepE">removePred</a>(<a class="local col8 ref" href="#468Deps" title='Deps' data-ref="468Deps">Deps</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#471i" title='i' data-ref="471i">i</a>]</a>);</td></tr>
<tr><th id="834">834</th><td>    }</td></tr>
<tr><th id="835">835</th><td>    <i>// Remove the chain dependence between the instructions.</i></td></tr>
<tr><th id="836">836</th><td>    <a class="local col8 ref" href="#468Deps" title='Deps' data-ref="468Deps">Deps</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="837">837</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="473P" title='P' data-type='llvm::SDep &amp;' data-ref="473P">P</dfn> : <a class="local col7 ref" href="#467LastSU" title='LastSU' data-ref="467LastSU">LastSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>)</td></tr>
<tr><th id="838">838</th><td>      <b>if</b> (<a class="local col3 ref" href="#473P" title='P' data-ref="473P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() == &amp;<a class="local col8 ref" href="#458I" title='I' data-ref="458I">I</a> &amp;&amp; <a class="local col3 ref" href="#473P" title='P' data-ref="473P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a>)</td></tr>
<tr><th id="839">839</th><td>        <a class="local col8 ref" href="#468Deps" title='Deps' data-ref="468Deps">Deps</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#473P" title='P' data-ref="473P">P</a>);</td></tr>
<tr><th id="840">840</th><td>    <b>for</b> (<em>int</em> <dfn class="local col4 decl" id="474i" title='i' data-type='int' data-ref="474i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="475e" title='e' data-type='int' data-ref="475e">e</dfn> = <a class="local col8 ref" href="#468Deps" title='Deps' data-ref="468Deps">Deps</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col4 ref" href="#474i" title='i' data-ref="474i">i</a> != <a class="local col5 ref" href="#475e" title='e' data-ref="475e">e</a>; <a class="local col4 ref" href="#474i" title='i' data-ref="474i">i</a>++) {</td></tr>
<tr><th id="841">841</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Topo" title='llvm::SwingSchedulerDAG::Topo' data-ref="llvm::SwingSchedulerDAG::Topo">Topo</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort10RemovePredEPNS_5SUnitES2_" title='llvm::ScheduleDAGTopologicalSort::RemovePred' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort10RemovePredEPNS_5SUnitES2_">RemovePred</a>(<a class="local col7 ref" href="#467LastSU" title='LastSU' data-ref="467LastSU">LastSU</a>, <a class="local col8 ref" href="#468Deps" title='Deps' data-ref="468Deps">Deps</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#474i" title='i' data-ref="474i">i</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="842">842</th><td>      <a class="local col7 ref" href="#467LastSU" title='LastSU' data-ref="467LastSU">LastSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit10removePredERKNS_4SDepE" title='llvm::SUnit::removePred' data-ref="_ZN4llvm5SUnit10removePredERKNS_4SDepE">removePred</a>(<a class="local col8 ref" href="#468Deps" title='Deps' data-ref="468Deps">Deps</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#474i" title='i' data-ref="474i">i</a>]</a>);</td></tr>
<tr><th id="843">843</th><td>    }</td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td>    <i>// Add a dependence between the new instruction and the instruction</i></td></tr>
<tr><th id="846">846</th><td><i>    // that defines the new base.</i></td></tr>
<tr><th id="847">847</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col6 decl" id="476Dep" title='Dep' data-type='llvm::SDep' data-ref="476Dep">Dep</dfn><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj">(</a>&amp;<a class="local col8 ref" href="#458I" title='I' data-ref="458I">I</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>, <a class="local col1 ref" href="#461NewBase" title='NewBase' data-ref="461NewBase">NewBase</a>);</td></tr>
<tr><th id="848">848</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Topo" title='llvm::SwingSchedulerDAG::Topo' data-ref="llvm::SwingSchedulerDAG::Topo">Topo</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort7AddPredEPNS_5SUnitES2_" title='llvm::ScheduleDAGTopologicalSort::AddPred' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort7AddPredEPNS_5SUnitES2_">AddPred</a>(<a class="local col7 ref" href="#467LastSU" title='LastSU' data-ref="467LastSU">LastSU</a>, &amp;<a class="local col8 ref" href="#458I" title='I' data-ref="458I">I</a>);</td></tr>
<tr><th id="849">849</th><td>    <a class="local col7 ref" href="#467LastSU" title='LastSU' data-ref="467LastSU">LastSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col6 ref" href="#476Dep" title='Dep' data-ref="476Dep">Dep</a>);</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>    <i>// Remember the base and offset information so that we can update the</i></td></tr>
<tr><th id="852">852</th><td><i>    // instruction during code generation.</i></td></tr>
<tr><th id="853">853</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::InstrChanges" title='llvm::SwingSchedulerDAG::InstrChanges' data-ref="llvm::SwingSchedulerDAG::InstrChanges">InstrChanges</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col8 ref" href="#458I" title='I' data-ref="458I">I</a>]</a> <a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE" title='std::pair::operator=' data-ref="_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col1 ref" href="#461NewBase" title='NewBase' data-ref="461NewBase">NewBase</a></span>, <span class='refarg'><a class="local col2 ref" href="#462NewOffset" title='NewOffset' data-ref="462NewOffset">NewOffset</a></span>);</td></tr>
<tr><th id="854">854</th><td>  }</td></tr>
<tr><th id="855">855</th><td>}</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td><b>namespace</b> {</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td><i  data-doc="(anonymousnamespace)::FuncUnitSorter">// FuncUnitSorter - Comparison operator used to sort instructions by</i></td></tr>
<tr><th id="860">860</th><td><i  data-doc="(anonymousnamespace)::FuncUnitSorter">// the number of functional unit choices.</i></td></tr>
<tr><th id="861">861</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::FuncUnitSorter" title='(anonymous namespace)::FuncUnitSorter' data-ref="(anonymousnamespace)::FuncUnitSorter">FuncUnitSorter</dfn> {</td></tr>
<tr><th id="862">862</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="tu decl" id="(anonymousnamespace)::FuncUnitSorter::InstrItins" title='(anonymous namespace)::FuncUnitSorter::InstrItins' data-type='const llvm::InstrItineraryData *' data-ref="(anonymousnamespace)::FuncUnitSorter::InstrItins">InstrItins</dfn>;</td></tr>
<tr><th id="863">863</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::FuncUnitSorter::STI" title='(anonymous namespace)::FuncUnitSorter::STI' data-type='const llvm::MCSubtargetInfo *' data-ref="(anonymousnamespace)::FuncUnitSorter::STI">STI</dfn>;</td></tr>
<tr><th id="864">864</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::FuncUnitSorter::Resources" title='(anonymous namespace)::FuncUnitSorter::Resources' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::FuncUnitSorter::Resources">Resources</dfn>;</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114FuncUnitSorterC1ERKN4llvm19TargetSubtargetInfoE" title='(anonymous namespace)::FuncUnitSorter::FuncUnitSorter' data-type='void (anonymous namespace)::FuncUnitSorter::FuncUnitSorter(const llvm::TargetSubtargetInfo &amp; TSI)' data-ref="_ZN12_GLOBAL__N_114FuncUnitSorterC1ERKN4llvm19TargetSubtargetInfoE">FuncUnitSorter</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="477TSI" title='TSI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="477TSI">TSI</dfn>)</td></tr>
<tr><th id="867">867</th><td>      : <a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::InstrItins" title='(anonymous namespace)::FuncUnitSorter::InstrItins' data-use='w' data-ref="(anonymousnamespace)::FuncUnitSorter::InstrItins">InstrItins</a>(<a class="local col7 ref" href="#477TSI" title='TSI' data-ref="477TSI">TSI</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv" title='llvm::TargetSubtargetInfo::getInstrItineraryData' data-ref="_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv">getInstrItineraryData</a>()), <a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::STI" title='(anonymous namespace)::FuncUnitSorter::STI' data-use='w' data-ref="(anonymousnamespace)::FuncUnitSorter::STI">STI</a>(&amp;<a class="local col7 ref" href="#477TSI" title='TSI' data-ref="477TSI">TSI</a>) {}</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_114FuncUnitSorter12minFuncUnitsEPKN4llvm12MachineInstrERj">// Compute the number of functional unit alternatives needed</i></td></tr>
<tr><th id="870">870</th><td><i  data-doc="_ZNK12_GLOBAL__N_114FuncUnitSorter12minFuncUnitsEPKN4llvm12MachineInstrERj">  // at each stage, and take the minimum value. We prioritize the</i></td></tr>
<tr><th id="871">871</th><td><i  data-doc="_ZNK12_GLOBAL__N_114FuncUnitSorter12minFuncUnitsEPKN4llvm12MachineInstrERj">  // instructions by the least number of choices first.</i></td></tr>
<tr><th id="872">872</th><td>  <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114FuncUnitSorter12minFuncUnitsEPKN4llvm12MachineInstrERj" title='(anonymous namespace)::FuncUnitSorter::minFuncUnits' data-type='unsigned int (anonymous namespace)::FuncUnitSorter::minFuncUnits(const llvm::MachineInstr * Inst, unsigned int &amp; F) const' data-ref="_ZNK12_GLOBAL__N_114FuncUnitSorter12minFuncUnitsEPKN4llvm12MachineInstrERj">minFuncUnits</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="478Inst" title='Inst' data-type='const llvm::MachineInstr *' data-ref="478Inst">Inst</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="479F" title='F' data-type='unsigned int &amp;' data-ref="479F">F</dfn>) <em>const</em> {</td></tr>
<tr><th id="873">873</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="480SchedClass" title='SchedClass' data-type='unsigned int' data-ref="480SchedClass">SchedClass</dfn> = <a class="local col8 ref" href="#478Inst" title='Inst' data-ref="478Inst">Inst</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="874">874</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="481min" title='min' data-type='unsigned int' data-ref="481min">min</dfn> = <span class="macro" title="(2147483647 *2U +1U)" data-ref="_M/UINT_MAX">UINT_MAX</span>;</td></tr>
<tr><th id="875">875</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::InstrItins" title='(anonymous namespace)::FuncUnitSorter::InstrItins' data-use='r' data-ref="(anonymousnamespace)::FuncUnitSorter::InstrItins">InstrItins</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::InstrItins" title='(anonymous namespace)::FuncUnitSorter::InstrItins' data-use='r' data-ref="(anonymousnamespace)::FuncUnitSorter::InstrItins">InstrItins</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>()) {</td></tr>
<tr><th id="876">876</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrStage" title='llvm::InstrStage' data-ref="llvm::InstrStage">InstrStage</a> &amp;<dfn class="local col2 decl" id="482IS" title='IS' data-type='const llvm::InstrStage &amp;' data-ref="482IS">IS</dfn> :</td></tr>
<tr><th id="877">877</th><td>           <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::InstrItins" title='(anonymous namespace)::FuncUnitSorter::InstrItins' data-use='r' data-ref="(anonymousnamespace)::FuncUnitSorter::InstrItins">InstrItins</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData10beginStageEj" title='llvm::InstrItineraryData::beginStage' data-ref="_ZNK4llvm18InstrItineraryData10beginStageEj">beginStage</a>(<a class="local col0 ref" href="#480SchedClass" title='SchedClass' data-ref="480SchedClass">SchedClass</a>),</td></tr>
<tr><th id="878">878</th><td>                      <a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::InstrItins" title='(anonymous namespace)::FuncUnitSorter::InstrItins' data-use='r' data-ref="(anonymousnamespace)::FuncUnitSorter::InstrItins">InstrItins</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData8endStageEj" title='llvm::InstrItineraryData::endStage' data-ref="_ZNK4llvm18InstrItineraryData8endStageEj">endStage</a>(<a class="local col0 ref" href="#480SchedClass" title='SchedClass' data-ref="480SchedClass">SchedClass</a>))) {</td></tr>
<tr><th id="879">879</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="483funcUnits" title='funcUnits' data-type='unsigned int' data-ref="483funcUnits">funcUnits</dfn> = <a class="local col2 ref" href="#482IS" title='IS' data-ref="482IS">IS</a>.<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm10InstrStage8getUnitsEv" title='llvm::InstrStage::getUnits' data-ref="_ZNK4llvm10InstrStage8getUnitsEv">getUnits</a>();</td></tr>
<tr><th id="880">880</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="484numAlternatives" title='numAlternatives' data-type='unsigned int' data-ref="484numAlternatives">numAlternatives</dfn> = <a class="ref" href="../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col3 ref" href="#483funcUnits" title='funcUnits' data-ref="483funcUnits">funcUnits</a>);</td></tr>
<tr><th id="881">881</th><td>        <b>if</b> (<a class="local col4 ref" href="#484numAlternatives" title='numAlternatives' data-ref="484numAlternatives">numAlternatives</a> &lt; <a class="local col1 ref" href="#481min" title='min' data-ref="481min">min</a>) {</td></tr>
<tr><th id="882">882</th><td>          <a class="local col1 ref" href="#481min" title='min' data-ref="481min">min</a> = <a class="local col4 ref" href="#484numAlternatives" title='numAlternatives' data-ref="484numAlternatives">numAlternatives</a>;</td></tr>
<tr><th id="883">883</th><td>          <a class="local col9 ref" href="#479F" title='F' data-ref="479F">F</a> = <a class="local col3 ref" href="#483funcUnits" title='funcUnits' data-ref="483funcUnits">funcUnits</a>;</td></tr>
<tr><th id="884">884</th><td>        }</td></tr>
<tr><th id="885">885</th><td>      }</td></tr>
<tr><th id="886">886</th><td>      <b>return</b> <a class="local col1 ref" href="#481min" title='min' data-ref="481min">min</a>;</td></tr>
<tr><th id="887">887</th><td>    }</td></tr>
<tr><th id="888">888</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::STI" title='(anonymous namespace)::FuncUnitSorter::STI' data-use='r' data-ref="(anonymousnamespace)::FuncUnitSorter::STI">STI</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::STI" title='(anonymous namespace)::FuncUnitSorter::STI' data-use='r' data-ref="(anonymousnamespace)::FuncUnitSorter::STI">STI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo13getSchedModelEv" title='llvm::MCSubtargetInfo::getSchedModel' data-ref="_ZNK4llvm15MCSubtargetInfo13getSchedModelEv">getSchedModel</a>().<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel18hasInstrSchedModelEv" title='llvm::MCSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm12MCSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>()) {</td></tr>
<tr><th id="889">889</th><td>      <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="local col5 decl" id="485SCDesc" title='SCDesc' data-type='const llvm::MCSchedClassDesc *' data-ref="485SCDesc">SCDesc</dfn> =</td></tr>
<tr><th id="890">890</th><td>          <a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::STI" title='(anonymous namespace)::FuncUnitSorter::STI' data-use='r' data-ref="(anonymousnamespace)::FuncUnitSorter::STI">STI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo13getSchedModelEv" title='llvm::MCSubtargetInfo::getSchedModel' data-ref="_ZNK4llvm15MCSubtargetInfo13getSchedModelEv">getSchedModel</a>().<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel17getSchedClassDescEj" title='llvm::MCSchedModel::getSchedClassDesc' data-ref="_ZNK4llvm12MCSchedModel17getSchedClassDescEj">getSchedClassDesc</a>(<a class="local col0 ref" href="#480SchedClass" title='SchedClass' data-ref="480SchedClass">SchedClass</a>);</td></tr>
<tr><th id="891">891</th><td>      <b>if</b> (!<a class="local col5 ref" href="#485SCDesc" title='SCDesc' data-ref="485SCDesc">SCDesc</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm16MCSchedClassDesc7isValidEv" title='llvm::MCSchedClassDesc::isValid' data-ref="_ZNK4llvm16MCSchedClassDesc7isValidEv">isValid</a>())</td></tr>
<tr><th id="892">892</th><td>        <i>// No valid Schedule Class Desc for schedClass, should be</i></td></tr>
<tr><th id="893">893</th><td><i>        // Pseudo/PostRAPseudo</i></td></tr>
<tr><th id="894">894</th><td>        <b>return</b> <a class="local col1 ref" href="#481min" title='min' data-ref="481min">min</a>;</td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry" title='llvm::MCWriteProcResEntry' data-ref="llvm::MCWriteProcResEntry">MCWriteProcResEntry</a> &amp;<dfn class="local col6 decl" id="486PRE" title='PRE' data-type='const llvm::MCWriteProcResEntry &amp;' data-ref="486PRE">PRE</dfn> :</td></tr>
<tr><th id="897">897</th><td>           <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::STI" title='(anonymous namespace)::FuncUnitSorter::STI' data-use='r' data-ref="(anonymousnamespace)::FuncUnitSorter::STI">STI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo20getWriteProcResBeginEPKNS_16MCSchedClassDescE" title='llvm::MCSubtargetInfo::getWriteProcResBegin' data-ref="_ZNK4llvm15MCSubtargetInfo20getWriteProcResBeginEPKNS_16MCSchedClassDescE">getWriteProcResBegin</a>(<a class="local col5 ref" href="#485SCDesc" title='SCDesc' data-ref="485SCDesc">SCDesc</a>),</td></tr>
<tr><th id="898">898</th><td>                      <a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::STI" title='(anonymous namespace)::FuncUnitSorter::STI' data-use='r' data-ref="(anonymousnamespace)::FuncUnitSorter::STI">STI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo18getWriteProcResEndEPKNS_16MCSchedClassDescE" title='llvm::MCSubtargetInfo::getWriteProcResEnd' data-ref="_ZNK4llvm15MCSubtargetInfo18getWriteProcResEndEPKNS_16MCSchedClassDescE">getWriteProcResEnd</a>(<a class="local col5 ref" href="#485SCDesc" title='SCDesc' data-ref="485SCDesc">SCDesc</a>))) {</td></tr>
<tr><th id="899">899</th><td>        <b>if</b> (!<a class="local col6 ref" href="#486PRE" title='PRE' data-ref="486PRE">PRE</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::Cycles" title='llvm::MCWriteProcResEntry::Cycles' data-ref="llvm::MCWriteProcResEntry::Cycles">Cycles</a>)</td></tr>
<tr><th id="900">900</th><td>          <b>continue</b>;</td></tr>
<tr><th id="901">901</th><td>        <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc" title='llvm::MCProcResourceDesc' data-ref="llvm::MCProcResourceDesc">MCProcResourceDesc</a> *<dfn class="local col7 decl" id="487ProcResource" title='ProcResource' data-type='const llvm::MCProcResourceDesc *' data-ref="487ProcResource">ProcResource</dfn> =</td></tr>
<tr><th id="902">902</th><td>            <a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::STI" title='(anonymous namespace)::FuncUnitSorter::STI' data-use='r' data-ref="(anonymousnamespace)::FuncUnitSorter::STI">STI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo13getSchedModelEv" title='llvm::MCSubtargetInfo::getSchedModel' data-ref="_ZNK4llvm15MCSubtargetInfo13getSchedModelEv">getSchedModel</a>().<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel15getProcResourceEj" title='llvm::MCSchedModel::getProcResource' data-ref="_ZNK4llvm12MCSchedModel15getProcResourceEj">getProcResource</a>(<a class="local col6 ref" href="#486PRE" title='PRE' data-ref="486PRE">PRE</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a>);</td></tr>
<tr><th id="903">903</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="488NumUnits" title='NumUnits' data-type='unsigned int' data-ref="488NumUnits">NumUnits</dfn> = <a class="local col7 ref" href="#487ProcResource" title='ProcResource' data-ref="487ProcResource">ProcResource</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc::NumUnits" title='llvm::MCProcResourceDesc::NumUnits' data-ref="llvm::MCProcResourceDesc::NumUnits">NumUnits</a>;</td></tr>
<tr><th id="904">904</th><td>        <b>if</b> (<a class="local col8 ref" href="#488NumUnits" title='NumUnits' data-ref="488NumUnits">NumUnits</a> &lt; <a class="local col1 ref" href="#481min" title='min' data-ref="481min">min</a>) {</td></tr>
<tr><th id="905">905</th><td>          <a class="local col1 ref" href="#481min" title='min' data-ref="481min">min</a> = <a class="local col8 ref" href="#488NumUnits" title='NumUnits' data-ref="488NumUnits">NumUnits</a>;</td></tr>
<tr><th id="906">906</th><td>          <a class="local col9 ref" href="#479F" title='F' data-ref="479F">F</a> = <a class="local col6 ref" href="#486PRE" title='PRE' data-ref="486PRE">PRE</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a>;</td></tr>
<tr><th id="907">907</th><td>        }</td></tr>
<tr><th id="908">908</th><td>      }</td></tr>
<tr><th id="909">909</th><td>      <b>return</b> <a class="local col1 ref" href="#481min" title='min' data-ref="481min">min</a>;</td></tr>
<tr><th id="910">910</th><td>    }</td></tr>
<tr><th id="911">911</th><td>    <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Should have non-empty InstrItins or hasInstrSchedModel!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 911)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Should have non-empty InstrItins or hasInstrSchedModel!"</q>);</td></tr>
<tr><th id="912">912</th><td>  }</td></tr>
<tr><th id="913">913</th><td></td></tr>
<tr><th id="914">914</th><td>  <i  data-doc="_ZN12_GLOBAL__N_114FuncUnitSorter21calcCriticalResourcesERN4llvm12MachineInstrE">// Compute the critical resources needed by the instruction. This</i></td></tr>
<tr><th id="915">915</th><td><i  data-doc="_ZN12_GLOBAL__N_114FuncUnitSorter21calcCriticalResourcesERN4llvm12MachineInstrE">  // function records the functional units needed by instructions that</i></td></tr>
<tr><th id="916">916</th><td><i  data-doc="_ZN12_GLOBAL__N_114FuncUnitSorter21calcCriticalResourcesERN4llvm12MachineInstrE">  // must use only one functional unit. We use this as a tie breaker</i></td></tr>
<tr><th id="917">917</th><td><i  data-doc="_ZN12_GLOBAL__N_114FuncUnitSorter21calcCriticalResourcesERN4llvm12MachineInstrE">  // for computing the resource MII. The instrutions that require</i></td></tr>
<tr><th id="918">918</th><td><i  data-doc="_ZN12_GLOBAL__N_114FuncUnitSorter21calcCriticalResourcesERN4llvm12MachineInstrE">  // the same, highly used, functional unit have high priority.</i></td></tr>
<tr><th id="919">919</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114FuncUnitSorter21calcCriticalResourcesERN4llvm12MachineInstrE" title='(anonymous namespace)::FuncUnitSorter::calcCriticalResources' data-type='void (anonymous namespace)::FuncUnitSorter::calcCriticalResources(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_114FuncUnitSorter21calcCriticalResourcesERN4llvm12MachineInstrE">calcCriticalResources</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="489MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="489MI">MI</dfn>) {</td></tr>
<tr><th id="920">920</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="490SchedClass" title='SchedClass' data-type='unsigned int' data-ref="490SchedClass">SchedClass</dfn> = <a class="local col9 ref" href="#489MI" title='MI' data-ref="489MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="921">921</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::InstrItins" title='(anonymous namespace)::FuncUnitSorter::InstrItins' data-use='r' data-ref="(anonymousnamespace)::FuncUnitSorter::InstrItins">InstrItins</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::InstrItins" title='(anonymous namespace)::FuncUnitSorter::InstrItins' data-use='r' data-ref="(anonymousnamespace)::FuncUnitSorter::InstrItins">InstrItins</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>()) {</td></tr>
<tr><th id="922">922</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrStage" title='llvm::InstrStage' data-ref="llvm::InstrStage">InstrStage</a> &amp;<dfn class="local col1 decl" id="491IS" title='IS' data-type='const llvm::InstrStage &amp;' data-ref="491IS">IS</dfn> :</td></tr>
<tr><th id="923">923</th><td>           <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::InstrItins" title='(anonymous namespace)::FuncUnitSorter::InstrItins' data-use='r' data-ref="(anonymousnamespace)::FuncUnitSorter::InstrItins">InstrItins</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData10beginStageEj" title='llvm::InstrItineraryData::beginStage' data-ref="_ZNK4llvm18InstrItineraryData10beginStageEj">beginStage</a>(<a class="local col0 ref" href="#490SchedClass" title='SchedClass' data-ref="490SchedClass">SchedClass</a>),</td></tr>
<tr><th id="924">924</th><td>                      <a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::InstrItins" title='(anonymous namespace)::FuncUnitSorter::InstrItins' data-use='r' data-ref="(anonymousnamespace)::FuncUnitSorter::InstrItins">InstrItins</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData8endStageEj" title='llvm::InstrItineraryData::endStage' data-ref="_ZNK4llvm18InstrItineraryData8endStageEj">endStage</a>(<a class="local col0 ref" href="#490SchedClass" title='SchedClass' data-ref="490SchedClass">SchedClass</a>))) {</td></tr>
<tr><th id="925">925</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="492FuncUnits" title='FuncUnits' data-type='unsigned int' data-ref="492FuncUnits">FuncUnits</dfn> = <a class="local col1 ref" href="#491IS" title='IS' data-ref="491IS">IS</a>.<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm10InstrStage8getUnitsEv" title='llvm::InstrStage::getUnits' data-ref="_ZNK4llvm10InstrStage8getUnitsEv">getUnits</a>();</td></tr>
<tr><th id="926">926</th><td>        <b>if</b> (<a class="ref" href="../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col2 ref" href="#492FuncUnits" title='FuncUnits' data-ref="492FuncUnits">FuncUnits</a>) == <var>1</var>)</td></tr>
<tr><th id="927">927</th><td>          <a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::Resources" title='(anonymous namespace)::FuncUnitSorter::Resources' data-use='m' data-ref="(anonymousnamespace)::FuncUnitSorter::Resources">Resources</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col2 ref" href="#492FuncUnits" title='FuncUnits' data-ref="492FuncUnits">FuncUnits</a>]</a>++;</td></tr>
<tr><th id="928">928</th><td>      }</td></tr>
<tr><th id="929">929</th><td>      <b>return</b>;</td></tr>
<tr><th id="930">930</th><td>    }</td></tr>
<tr><th id="931">931</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::STI" title='(anonymous namespace)::FuncUnitSorter::STI' data-use='r' data-ref="(anonymousnamespace)::FuncUnitSorter::STI">STI</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::STI" title='(anonymous namespace)::FuncUnitSorter::STI' data-use='r' data-ref="(anonymousnamespace)::FuncUnitSorter::STI">STI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo13getSchedModelEv" title='llvm::MCSubtargetInfo::getSchedModel' data-ref="_ZNK4llvm15MCSubtargetInfo13getSchedModelEv">getSchedModel</a>().<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel18hasInstrSchedModelEv" title='llvm::MCSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm12MCSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>()) {</td></tr>
<tr><th id="932">932</th><td>      <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="local col3 decl" id="493SCDesc" title='SCDesc' data-type='const llvm::MCSchedClassDesc *' data-ref="493SCDesc">SCDesc</dfn> =</td></tr>
<tr><th id="933">933</th><td>          <a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::STI" title='(anonymous namespace)::FuncUnitSorter::STI' data-use='r' data-ref="(anonymousnamespace)::FuncUnitSorter::STI">STI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo13getSchedModelEv" title='llvm::MCSubtargetInfo::getSchedModel' data-ref="_ZNK4llvm15MCSubtargetInfo13getSchedModelEv">getSchedModel</a>().<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel17getSchedClassDescEj" title='llvm::MCSchedModel::getSchedClassDesc' data-ref="_ZNK4llvm12MCSchedModel17getSchedClassDescEj">getSchedClassDesc</a>(<a class="local col0 ref" href="#490SchedClass" title='SchedClass' data-ref="490SchedClass">SchedClass</a>);</td></tr>
<tr><th id="934">934</th><td>      <b>if</b> (!<a class="local col3 ref" href="#493SCDesc" title='SCDesc' data-ref="493SCDesc">SCDesc</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm16MCSchedClassDesc7isValidEv" title='llvm::MCSchedClassDesc::isValid' data-ref="_ZNK4llvm16MCSchedClassDesc7isValidEv">isValid</a>())</td></tr>
<tr><th id="935">935</th><td>        <i>// No valid Schedule Class Desc for schedClass, should be</i></td></tr>
<tr><th id="936">936</th><td><i>        // Pseudo/PostRAPseudo</i></td></tr>
<tr><th id="937">937</th><td>        <b>return</b>;</td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry" title='llvm::MCWriteProcResEntry' data-ref="llvm::MCWriteProcResEntry">MCWriteProcResEntry</a> &amp;<dfn class="local col4 decl" id="494PRE" title='PRE' data-type='const llvm::MCWriteProcResEntry &amp;' data-ref="494PRE">PRE</dfn> :</td></tr>
<tr><th id="940">940</th><td>           <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::STI" title='(anonymous namespace)::FuncUnitSorter::STI' data-use='r' data-ref="(anonymousnamespace)::FuncUnitSorter::STI">STI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo20getWriteProcResBeginEPKNS_16MCSchedClassDescE" title='llvm::MCSubtargetInfo::getWriteProcResBegin' data-ref="_ZNK4llvm15MCSubtargetInfo20getWriteProcResBeginEPKNS_16MCSchedClassDescE">getWriteProcResBegin</a>(<a class="local col3 ref" href="#493SCDesc" title='SCDesc' data-ref="493SCDesc">SCDesc</a>),</td></tr>
<tr><th id="941">941</th><td>                      <a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::STI" title='(anonymous namespace)::FuncUnitSorter::STI' data-use='r' data-ref="(anonymousnamespace)::FuncUnitSorter::STI">STI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo18getWriteProcResEndEPKNS_16MCSchedClassDescE" title='llvm::MCSubtargetInfo::getWriteProcResEnd' data-ref="_ZNK4llvm15MCSubtargetInfo18getWriteProcResEndEPKNS_16MCSchedClassDescE">getWriteProcResEnd</a>(<a class="local col3 ref" href="#493SCDesc" title='SCDesc' data-ref="493SCDesc">SCDesc</a>))) {</td></tr>
<tr><th id="942">942</th><td>        <b>if</b> (!<a class="local col4 ref" href="#494PRE" title='PRE' data-ref="494PRE">PRE</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::Cycles" title='llvm::MCWriteProcResEntry::Cycles' data-ref="llvm::MCWriteProcResEntry::Cycles">Cycles</a>)</td></tr>
<tr><th id="943">943</th><td>          <b>continue</b>;</td></tr>
<tr><th id="944">944</th><td>        <a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::Resources" title='(anonymous namespace)::FuncUnitSorter::Resources' data-use='m' data-ref="(anonymousnamespace)::FuncUnitSorter::Resources">Resources</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col4 ref" href="#494PRE" title='PRE' data-ref="494PRE">PRE</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a>]</a>++;</td></tr>
<tr><th id="945">945</th><td>      }</td></tr>
<tr><th id="946">946</th><td>      <b>return</b>;</td></tr>
<tr><th id="947">947</th><td>    }</td></tr>
<tr><th id="948">948</th><td>    <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Should have non-empty InstrItins or hasInstrSchedModel!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 948)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Should have non-empty InstrItins or hasInstrSchedModel!"</q>);</td></tr>
<tr><th id="949">949</th><td>  }</td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_114FuncUnitSorterclEPKN4llvm12MachineInstrES4_">/// Return true if IS1 has less priority than IS2.</i></td></tr>
<tr><th id="952">952</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114FuncUnitSorterclEPKN4llvm12MachineInstrES4_" title='(anonymous namespace)::FuncUnitSorter::operator()' data-type='bool (anonymous namespace)::FuncUnitSorter::operator()(const llvm::MachineInstr * IS1, const llvm::MachineInstr * IS2) const' data-ref="_ZNK12_GLOBAL__N_114FuncUnitSorterclEPKN4llvm12MachineInstrES4_"><b>operator</b>()</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="495IS1" title='IS1' data-type='const llvm::MachineInstr *' data-ref="495IS1">IS1</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="496IS2" title='IS2' data-type='const llvm::MachineInstr *' data-ref="496IS2">IS2</dfn>) <em>const</em> {</td></tr>
<tr><th id="953">953</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="497F1" title='F1' data-type='unsigned int' data-ref="497F1">F1</dfn> = <var>0</var>, <dfn class="local col8 decl" id="498F2" title='F2' data-type='unsigned int' data-ref="498F2">F2</dfn> = <var>0</var>;</td></tr>
<tr><th id="954">954</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="499MFUs1" title='MFUs1' data-type='unsigned int' data-ref="499MFUs1">MFUs1</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_114FuncUnitSorter12minFuncUnitsEPKN4llvm12MachineInstrERj" title='(anonymous namespace)::FuncUnitSorter::minFuncUnits' data-use='c' data-ref="_ZNK12_GLOBAL__N_114FuncUnitSorter12minFuncUnitsEPKN4llvm12MachineInstrERj">minFuncUnits</a>(<a class="local col5 ref" href="#495IS1" title='IS1' data-ref="495IS1">IS1</a>, <span class='refarg'><a class="local col7 ref" href="#497F1" title='F1' data-ref="497F1">F1</a></span>);</td></tr>
<tr><th id="955">955</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="500MFUs2" title='MFUs2' data-type='unsigned int' data-ref="500MFUs2">MFUs2</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_114FuncUnitSorter12minFuncUnitsEPKN4llvm12MachineInstrERj" title='(anonymous namespace)::FuncUnitSorter::minFuncUnits' data-use='c' data-ref="_ZNK12_GLOBAL__N_114FuncUnitSorter12minFuncUnitsEPKN4llvm12MachineInstrERj">minFuncUnits</a>(<a class="local col6 ref" href="#496IS2" title='IS2' data-ref="496IS2">IS2</a>, <span class='refarg'><a class="local col8 ref" href="#498F2" title='F2' data-ref="498F2">F2</a></span>);</td></tr>
<tr><th id="956">956</th><td>    <b>if</b> (<a class="local col9 ref" href="#499MFUs1" title='MFUs1' data-ref="499MFUs1">MFUs1</a> == <var>1</var> &amp;&amp; <a class="local col0 ref" href="#500MFUs2" title='MFUs2' data-ref="500MFUs2">MFUs2</a> == <var>1</var>)</td></tr>
<tr><th id="957">957</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::Resources" title='(anonymous namespace)::FuncUnitSorter::Resources' data-use='m' data-ref="(anonymousnamespace)::FuncUnitSorter::Resources">Resources</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::lookup' data-ref="_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE">lookup</a>(<a class="local col7 ref" href="#497F1" title='F1' data-ref="497F1">F1</a>) &lt; <a class="tu member" href="#(anonymousnamespace)::FuncUnitSorter::Resources" title='(anonymous namespace)::FuncUnitSorter::Resources' data-use='m' data-ref="(anonymousnamespace)::FuncUnitSorter::Resources">Resources</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::lookup' data-ref="_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE">lookup</a>(<a class="local col8 ref" href="#498F2" title='F2' data-ref="498F2">F2</a>);</td></tr>
<tr><th id="958">958</th><td>    <b>return</b> <a class="local col9 ref" href="#499MFUs1" title='MFUs1' data-ref="499MFUs1">MFUs1</a> &gt; <a class="local col0 ref" href="#500MFUs2" title='MFUs2' data-ref="500MFUs2">MFUs2</a>;</td></tr>
<tr><th id="959">959</th><td>  }</td></tr>
<tr><th id="960">960</th><td>};</td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td><i class="doc">/// Calculate the resource constrained minimum initiation interval for the</i></td></tr>
<tr><th id="965">965</th><td><i class="doc">/// specified loop. We use the DFA to model the resources needed for</i></td></tr>
<tr><th id="966">966</th><td><i class="doc">/// each instruction, and we ignore dependences. A different DFA is created</i></td></tr>
<tr><th id="967">967</th><td><i class="doc">/// for each cycle that is required. When adding a new instruction, we attempt</i></td></tr>
<tr><th id="968">968</th><td><i class="doc">/// to add it to each existing DFA, until a legal space is found. If the</i></td></tr>
<tr><th id="969">969</th><td><i class="doc">/// instruction cannot be reserved in an existing DFA, we create a new one.</i></td></tr>
<tr><th id="970">970</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG15calculateResMIIEv" title='llvm::SwingSchedulerDAG::calculateResMII' data-ref="_ZN4llvm17SwingSchedulerDAG15calculateResMIIEv">calculateResMII</dfn>() {</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;calculateResMII:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"calculateResMII:\n"</q>);</td></tr>
<tr><th id="973">973</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager" title='llvm::ResourceManager' data-ref="llvm::ResourceManager">ResourceManager</a>*, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="501Resources" title='Resources' data-type='SmallVector&lt;llvm::ResourceManager *, 8&gt;' data-ref="501Resources">Resources</dfn>;</td></tr>
<tr><th id="974">974</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="502MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="502MBB">MBB</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Loop" title='llvm::SwingSchedulerDAG::Loop' data-ref="llvm::SwingSchedulerDAG::Loop">Loop</a>.<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>();</td></tr>
<tr><th id="975">975</th><td>  <a class="local col1 ref" href="#501Resources" title='Resources' data-ref="501Resources">Resources</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<b>new</b> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager" title='llvm::ResourceManager' data-ref="llvm::ResourceManager">ResourceManager</a><a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm15ResourceManagerC1EPKNS_19TargetSubtargetInfoE" title='llvm::ResourceManager::ResourceManager' data-ref="_ZN4llvm15ResourceManagerC1EPKNS_19TargetSubtargetInfoE">(</a>&amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>()));</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td>  <i>// Sort the instructions by the number of available choices for scheduling,</i></td></tr>
<tr><th id="978">978</th><td><i>  // least to most. Use the number of critical resources as the tie breaker.</i></td></tr>
<tr><th id="979">979</th><td>  <a class="tu type" href="#(anonymousnamespace)::FuncUnitSorter" title='(anonymous namespace)::FuncUnitSorter' data-ref="(anonymousnamespace)::FuncUnitSorter">FuncUnitSorter</a> <dfn class="local col3 decl" id="503FUS" title='FUS' data-type='(anonymous namespace)::FuncUnitSorter' data-ref="503FUS">FUS</dfn> = <a class="tu type" href="#(anonymousnamespace)::FuncUnitSorter" title='(anonymous namespace)::FuncUnitSorter' data-ref="(anonymousnamespace)::FuncUnitSorter">FuncUnitSorter</a><a class="tu ref" href="#_ZN12_GLOBAL__N_114FuncUnitSorterC1ERKN4llvm19TargetSubtargetInfoE" title='(anonymous namespace)::FuncUnitSorter::FuncUnitSorter' data-use='c' data-ref="_ZN12_GLOBAL__N_114FuncUnitSorterC1ERKN4llvm19TargetSubtargetInfoE">(</a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>());</td></tr>
<tr><th id="980">980</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="504I" title='I' data-type='MachineBasicBlock::iterator' data-ref="504I">I</dfn> = <a class="local col2 ref" href="#502MBB" title='MBB' data-ref="502MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>(),</td></tr>
<tr><th id="981">981</th><td>                                   <dfn class="local col5 decl" id="505E" title='E' data-type='MachineBasicBlock::iterator' data-ref="505E">E</dfn> = <a class="local col2 ref" href="#502MBB" title='MBB' data-ref="502MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="982">982</th><td>       <a class="local col4 ref" href="#504I" title='I' data-ref="504I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#505E" title='E' data-ref="505E">E</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#504I" title='I' data-ref="504I">I</a>)</td></tr>
<tr><th id="983">983</th><td>    <a class="local col3 ref" href="#503FUS" title='FUS' data-ref="503FUS">FUS</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_114FuncUnitSorter21calcCriticalResourcesERN4llvm12MachineInstrE" title='(anonymous namespace)::FuncUnitSorter::calcCriticalResources' data-use='c' data-ref="_ZN12_GLOBAL__N_114FuncUnitSorter21calcCriticalResourcesERN4llvm12MachineInstrE">calcCriticalResources</a>(<span class='refarg'><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#504I" title='I' data-ref="504I">I</a></span>);</td></tr>
<tr><th id="984">984</th><td>  <a class="type" href="../../include/llvm/ADT/PriorityQueue.h.html#llvm::PriorityQueue" title='llvm::PriorityQueue' data-ref="llvm::PriorityQueue">PriorityQueue</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;, <a class="tu type" href="#(anonymousnamespace)::FuncUnitSorter" title='(anonymous namespace)::FuncUnitSorter' data-ref="(anonymousnamespace)::FuncUnitSorter">FuncUnitSorter</a>&gt;</td></tr>
<tr><th id="985">985</th><td>      <dfn class="local col6 decl" id="506FuncUnitOrder" title='FuncUnitOrder' data-type='PriorityQueue&lt;llvm::MachineInstr *, std::vector&lt;MachineInstr *&gt;, (anonymous namespace)::FuncUnitSorter&gt;' data-ref="506FuncUnitOrder">FuncUnitOrder</dfn><a class="tu ref" href="../../include/llvm/ADT/PriorityQueue.h.html#_ZN4llvm13PriorityQueueC1ERKT1_RKT0_" title='llvm::PriorityQueue::PriorityQueue&lt;T, Sequence, Compare&gt;' data-use='c' data-ref="_ZN4llvm13PriorityQueueC1ERKT1_RKT0_">(</a><a class="local col3 ref" href="#503FUS" title='FUS' data-ref="503FUS">FUS</a>);</td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="507I" title='I' data-type='MachineBasicBlock::iterator' data-ref="507I">I</dfn> = <a class="local col2 ref" href="#502MBB" title='MBB' data-ref="502MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>(),</td></tr>
<tr><th id="988">988</th><td>                                   <dfn class="local col8 decl" id="508E" title='E' data-type='MachineBasicBlock::iterator' data-ref="508E">E</dfn> = <a class="local col2 ref" href="#502MBB" title='MBB' data-ref="502MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="989">989</th><td>       <a class="local col7 ref" href="#507I" title='I' data-ref="507I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#508E" title='E' data-ref="508E">E</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#507I" title='I' data-ref="507I">I</a>)</td></tr>
<tr><th id="990">990</th><td>    <a class="local col6 ref" href="#506FuncUnitOrder" title='FuncUnitOrder' data-ref="506FuncUnitOrder">FuncUnitOrder</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt14priority_queue4pushEONT0_10value_typeE" title='std::priority_queue::push' data-use='c' data-ref="_ZNSt14priority_queue4pushEONT0_10value_typeE">push</a>(&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#507I" title='I' data-ref="507I">I</a>);</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td>  <b>while</b> (!<a class="local col6 ref" href="#506FuncUnitOrder" title='FuncUnitOrder' data-ref="506FuncUnitOrder">FuncUnitOrder</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt14priority_queue5emptyEv" title='std::priority_queue::empty' data-use='c' data-ref="_ZNKSt14priority_queue5emptyEv">empty</a>()) {</td></tr>
<tr><th id="993">993</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="509MI" title='MI' data-type='llvm::MachineInstr *' data-ref="509MI">MI</dfn> = <a class="local col6 ref" href="#506FuncUnitOrder" title='FuncUnitOrder' data-ref="506FuncUnitOrder">FuncUnitOrder</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt14priority_queue3topEv" title='std::priority_queue::top' data-use='c' data-ref="_ZNKSt14priority_queue3topEv">top</a>();</td></tr>
<tr><th id="994">994</th><td>    <a class="local col6 ref" href="#506FuncUnitOrder" title='FuncUnitOrder' data-ref="506FuncUnitOrder">FuncUnitOrder</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt14priority_queue3popEv" title='std::priority_queue::pop' data-use='c' data-ref="_ZNSt14priority_queue3popEv">pop</a>();</td></tr>
<tr><th id="995">995</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo10isZeroCostEj" title='llvm::TargetInstrInfo::isZeroCost' data-ref="_ZNK4llvm15TargetInstrInfo10isZeroCostEj">isZeroCost</a>(<a class="local col9 ref" href="#509MI" title='MI' data-ref="509MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="996">996</th><td>      <b>continue</b>;</td></tr>
<tr><th id="997">997</th><td>    <i>// Attempt to reserve the instruction in an existing DFA. At least one</i></td></tr>
<tr><th id="998">998</th><td><i>    // DFA is needed for each cycle.</i></td></tr>
<tr><th id="999">999</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="510NumCycles" title='NumCycles' data-type='unsigned int' data-ref="510NumCycles">NumCycles</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col9 ref" href="#509MI" title='MI' data-ref="509MI">MI</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a>;</td></tr>
<tr><th id="1000">1000</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="511ReservedCycles" title='ReservedCycles' data-type='unsigned int' data-ref="511ReservedCycles">ReservedCycles</dfn> = <var>0</var>;</td></tr>
<tr><th id="1001">1001</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager" title='llvm::ResourceManager' data-ref="llvm::ResourceManager">ResourceManager</a> *&gt;::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::ResourceManager*}::iterator" title='llvm::SmallVectorImpl&lt;llvm::ResourceManager *&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{llvm::ResourceManager*}::iterator">iterator</a> <dfn class="local col2 decl" id="512RI" title='RI' data-type='SmallVectorImpl&lt;ResourceManager *&gt;::iterator' data-ref="512RI">RI</dfn> = <a class="local col1 ref" href="#501Resources" title='Resources' data-ref="501Resources">Resources</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>();</td></tr>
<tr><th id="1002">1002</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager" title='llvm::ResourceManager' data-ref="llvm::ResourceManager">ResourceManager</a> *&gt;::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::ResourceManager*}::iterator" title='llvm::SmallVectorImpl&lt;llvm::ResourceManager *&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{llvm::ResourceManager*}::iterator">iterator</a> <dfn class="local col3 decl" id="513RE" title='RE' data-type='SmallVectorImpl&lt;ResourceManager *&gt;::iterator' data-ref="513RE">RE</dfn> = <a class="local col1 ref" href="#501Resources" title='Resources' data-ref="501Resources">Resources</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="1003">1003</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { dbgs() &lt;&lt; &quot;Trying to reserve resource for &quot; &lt;&lt; NumCycles &lt;&lt; &quot; cycles for \n&quot;; MI-&gt;dump(); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1004">1004</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying to reserve resource for "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#510NumCycles" title='NumCycles' data-ref="510NumCycles">NumCycles</a></td></tr>
<tr><th id="1005">1005</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" cycles for \n"</q>;</td></tr>
<tr><th id="1006">1006</th><td>      <a class="local col9 ref" href="#509MI" title='MI' data-ref="509MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="1007">1007</th><td>    });</td></tr>
<tr><th id="1008">1008</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="514C" title='C' data-type='unsigned int' data-ref="514C">C</dfn> = <var>0</var>; <a class="local col4 ref" href="#514C" title='C' data-ref="514C">C</a> &lt; <a class="local col0 ref" href="#510NumCycles" title='NumCycles' data-ref="510NumCycles">NumCycles</a>; ++<a class="local col4 ref" href="#514C" title='C' data-ref="514C">C</a>)</td></tr>
<tr><th id="1009">1009</th><td>      <b>while</b> (<a class="local col2 ref" href="#512RI" title='RI' data-ref="512RI">RI</a> != <a class="local col3 ref" href="#513RE" title='RE' data-ref="513RE">RE</a>) {</td></tr>
<tr><th id="1010">1010</th><td>        <b>if</b> ((*<a class="local col2 ref" href="#512RI" title='RI' data-ref="512RI">RI</a>++)-&gt;<a class="ref" href="#_ZNK4llvm15ResourceManager19canReserveResourcesERKNS_12MachineInstrE" title='llvm::ResourceManager::canReserveResources' data-ref="_ZNK4llvm15ResourceManager19canReserveResourcesERKNS_12MachineInstrE">canReserveResources</a>(*<a class="local col9 ref" href="#509MI" title='MI' data-ref="509MI">MI</a>)) {</td></tr>
<tr><th id="1011">1011</th><td>          ++<a class="local col1 ref" href="#511ReservedCycles" title='ReservedCycles' data-ref="511ReservedCycles">ReservedCycles</a>;</td></tr>
<tr><th id="1012">1012</th><td>          <b>break</b>;</td></tr>
<tr><th id="1013">1013</th><td>        }</td></tr>
<tr><th id="1014">1014</th><td>      }</td></tr>
<tr><th id="1015">1015</th><td>    <i>// Start reserving resources using existing DFAs.</i></td></tr>
<tr><th id="1016">1016</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="515C" title='C' data-type='unsigned int' data-ref="515C">C</dfn> = <var>0</var>; <a class="local col5 ref" href="#515C" title='C' data-ref="515C">C</a> &lt; <a class="local col1 ref" href="#511ReservedCycles" title='ReservedCycles' data-ref="511ReservedCycles">ReservedCycles</a>; ++<a class="local col5 ref" href="#515C" title='C' data-ref="515C">C</a>) {</td></tr>
<tr><th id="1017">1017</th><td>      --<a class="local col2 ref" href="#512RI" title='RI' data-ref="512RI">RI</a>;</td></tr>
<tr><th id="1018">1018</th><td>      (*<a class="local col2 ref" href="#512RI" title='RI' data-ref="512RI">RI</a>)-&gt;<a class="ref" href="#_ZN4llvm15ResourceManager16reserveResourcesERKNS_12MachineInstrE" title='llvm::ResourceManager::reserveResources' data-ref="_ZN4llvm15ResourceManager16reserveResourcesERKNS_12MachineInstrE">reserveResources</a>(*<a class="local col9 ref" href="#509MI" title='MI' data-ref="509MI">MI</a>);</td></tr>
<tr><th id="1019">1019</th><td>    }</td></tr>
<tr><th id="1020">1020</th><td></td></tr>
<tr><th id="1021">1021</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;ReservedCycles:&quot; &lt;&lt; ReservedCycles &lt;&lt; &quot;, NumCycles:&quot; &lt;&lt; NumCycles &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ReservedCycles:"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#511ReservedCycles" title='ReservedCycles' data-ref="511ReservedCycles">ReservedCycles</a></td></tr>
<tr><th id="1022">1022</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", NumCycles:"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#510NumCycles" title='NumCycles' data-ref="510NumCycles">NumCycles</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1023">1023</th><td>    <i>// Add new DFAs, if needed, to reserve resources.</i></td></tr>
<tr><th id="1024">1024</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="516C" title='C' data-type='unsigned int' data-ref="516C">C</dfn> = <a class="local col1 ref" href="#511ReservedCycles" title='ReservedCycles' data-ref="511ReservedCycles">ReservedCycles</a>; <a class="local col6 ref" href="#516C" title='C' data-ref="516C">C</a> &lt; <a class="local col0 ref" href="#510NumCycles" title='NumCycles' data-ref="510NumCycles">NumCycles</a>; ++<a class="local col6 ref" href="#516C" title='C' data-ref="516C">C</a>) {</td></tr>
<tr><th id="1025">1025</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;NewResource created to reserve resources&quot; &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"NewResource created to reserve resources"</q></td></tr>
<tr><th id="1026">1026</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1027">1027</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager" title='llvm::ResourceManager' data-ref="llvm::ResourceManager">ResourceManager</a> *<dfn class="local col7 decl" id="517NewResource" title='NewResource' data-type='llvm::ResourceManager *' data-ref="517NewResource">NewResource</dfn> = <b>new</b> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager" title='llvm::ResourceManager' data-ref="llvm::ResourceManager">ResourceManager</a><a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm15ResourceManagerC1EPKNS_19TargetSubtargetInfoE" title='llvm::ResourceManager::ResourceManager' data-ref="_ZN4llvm15ResourceManagerC1EPKNS_19TargetSubtargetInfoE">(</a>&amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>());</td></tr>
<tr><th id="1028">1028</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewResource-&gt;canReserveResources(*MI) &amp;&amp; &quot;Reserve error.&quot;) ? void (0) : __assert_fail (&quot;NewResource-&gt;canReserveResources(*MI) &amp;&amp; \&quot;Reserve error.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 1028, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#517NewResource" title='NewResource' data-ref="517NewResource">NewResource</a>-&gt;<a class="ref" href="#_ZNK4llvm15ResourceManager19canReserveResourcesERKNS_12MachineInstrE" title='llvm::ResourceManager::canReserveResources' data-ref="_ZNK4llvm15ResourceManager19canReserveResourcesERKNS_12MachineInstrE">canReserveResources</a>(*<a class="local col9 ref" href="#509MI" title='MI' data-ref="509MI">MI</a>) &amp;&amp; <q>"Reserve error."</q>);</td></tr>
<tr><th id="1029">1029</th><td>      <a class="local col7 ref" href="#517NewResource" title='NewResource' data-ref="517NewResource">NewResource</a>-&gt;<a class="ref" href="#_ZN4llvm15ResourceManager16reserveResourcesERKNS_12MachineInstrE" title='llvm::ResourceManager::reserveResources' data-ref="_ZN4llvm15ResourceManager16reserveResourcesERKNS_12MachineInstrE">reserveResources</a>(*<a class="local col9 ref" href="#509MI" title='MI' data-ref="509MI">MI</a>);</td></tr>
<tr><th id="1030">1030</th><td>      <a class="local col1 ref" href="#501Resources" title='Resources' data-ref="501Resources">Resources</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#517NewResource" title='NewResource' data-ref="517NewResource">NewResource</a>);</td></tr>
<tr><th id="1031">1031</th><td>    }</td></tr>
<tr><th id="1032">1032</th><td>  }</td></tr>
<tr><th id="1033">1033</th><td>  <em>int</em> <dfn class="local col8 decl" id="518Resmii" title='Resmii' data-type='int' data-ref="518Resmii">Resmii</dfn> = <a class="local col1 ref" href="#501Resources" title='Resources' data-ref="501Resources">Resources</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="1034">1034</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;Retrun Res MII:&quot; &lt;&lt; Resmii &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Retrun Res MII:"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col8 ref" href="#518Resmii" title='Resmii' data-ref="518Resmii">Resmii</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1035">1035</th><td>  <i>// Delete the memory for each of the DFAs that were created earlier.</i></td></tr>
<tr><th id="1036">1036</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager" title='llvm::ResourceManager' data-ref="llvm::ResourceManager">ResourceManager</a> *<dfn class="local col9 decl" id="519RI" title='RI' data-type='llvm::ResourceManager *' data-ref="519RI">RI</dfn> : <a class="local col1 ref" href="#501Resources" title='Resources' data-ref="501Resources">Resources</a>) {</td></tr>
<tr><th id="1037">1037</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager" title='llvm::ResourceManager' data-ref="llvm::ResourceManager">ResourceManager</a> *<dfn class="local col0 decl" id="520D" title='D' data-type='llvm::ResourceManager *' data-ref="520D">D</dfn> = <a class="local col9 ref" href="#519RI" title='RI' data-ref="519RI">RI</a>;</td></tr>
<tr><th id="1038">1038</th><td>    <b>delete</b> <a class="local col0 ref" href="#520D" title='D' data-ref="520D">D</a>;</td></tr>
<tr><th id="1039">1039</th><td>  }</td></tr>
<tr><th id="1040">1040</th><td>  <a class="local col1 ref" href="#501Resources" title='Resources' data-ref="501Resources">Resources</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1041">1041</th><td>  <b>return</b> <a class="local col8 ref" href="#518Resmii" title='Resmii' data-ref="518Resmii">Resmii</a>;</td></tr>
<tr><th id="1042">1042</th><td>}</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td><i class="doc">/// Calculate the recurrence-constrainted minimum initiation interval.</i></td></tr>
<tr><th id="1045">1045</th><td><i class="doc">/// Iterate over each circuit.  Compute the delay(c) and distance(c)</i></td></tr>
<tr><th id="1046">1046</th><td><i class="doc">/// for each circuit. The II needs to satisfy the inequality</i></td></tr>
<tr><th id="1047">1047</th><td><i class="doc">/// delay(c) - II*distance(c) &lt;= 0. For each circuit, choose the smallest</i></td></tr>
<tr><th id="1048">1048</th><td><i class="doc">/// II that satisfies the inequality, and the RecMII is the maximum</i></td></tr>
<tr><th id="1049">1049</th><td><i class="doc">/// of those values.</i></td></tr>
<tr><th id="1050">1050</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG15calculateRecMIIERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::calculateRecMII' data-ref="_ZN4llvm17SwingSchedulerDAG15calculateRecMIIERNS_11SmallVectorINS_7NodeSetELj8EEE">calculateRecMII</dfn>(<a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col1 decl" id="521NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="521NodeSets">NodeSets</dfn>) {</td></tr>
<tr><th id="1051">1051</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="522RecMII" title='RecMII' data-type='unsigned int' data-ref="522RecMII">RecMII</dfn> = <var>0</var>;</td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a> &amp;<dfn class="local col3 decl" id="523Nodes" title='Nodes' data-type='llvm::NodeSet &amp;' data-ref="523Nodes">Nodes</dfn> : <a class="local col1 ref" href="#521NodeSets" title='NodeSets' data-ref="521NodeSets">NodeSets</a>) {</td></tr>
<tr><th id="1054">1054</th><td>    <b>if</b> (<a class="local col3 ref" href="#523Nodes" title='Nodes' data-ref="523Nodes">Nodes</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet5emptyEv" title='llvm::NodeSet::empty' data-ref="_ZNK4llvm7NodeSet5emptyEv">empty</a>())</td></tr>
<tr><th id="1055">1055</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="524Delay" title='Delay' data-type='unsigned int' data-ref="524Delay">Delay</dfn> = <a class="local col3 ref" href="#523Nodes" title='Nodes' data-ref="523Nodes">Nodes</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet10getLatencyEv" title='llvm::NodeSet::getLatency' data-ref="_ZN4llvm7NodeSet10getLatencyEv">getLatency</a>();</td></tr>
<tr><th id="1058">1058</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="525Distance" title='Distance' data-type='unsigned int' data-ref="525Distance">Distance</dfn> = <var>1</var>;</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td>    <i>// ii = ceil(delay / distance)</i></td></tr>
<tr><th id="1061">1061</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="526CurMII" title='CurMII' data-type='unsigned int' data-ref="526CurMII">CurMII</dfn> = (<a class="local col4 ref" href="#524Delay" title='Delay' data-ref="524Delay">Delay</a> + <a class="local col5 ref" href="#525Distance" title='Distance' data-ref="525Distance">Distance</a> - <var>1</var>) / <a class="local col5 ref" href="#525Distance" title='Distance' data-ref="525Distance">Distance</a>;</td></tr>
<tr><th id="1062">1062</th><td>    <a class="local col3 ref" href="#523Nodes" title='Nodes' data-ref="523Nodes">Nodes</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet9setRecMIIEj" title='llvm::NodeSet::setRecMII' data-ref="_ZN4llvm7NodeSet9setRecMIIEj">setRecMII</a>(<a class="local col6 ref" href="#526CurMII" title='CurMII' data-ref="526CurMII">CurMII</a>);</td></tr>
<tr><th id="1063">1063</th><td>    <b>if</b> (<a class="local col6 ref" href="#526CurMII" title='CurMII' data-ref="526CurMII">CurMII</a> &gt; <a class="local col2 ref" href="#522RecMII" title='RecMII' data-ref="522RecMII">RecMII</a>)</td></tr>
<tr><th id="1064">1064</th><td>      <a class="local col2 ref" href="#522RecMII" title='RecMII' data-ref="522RecMII">RecMII</a> = <a class="local col6 ref" href="#526CurMII" title='CurMII' data-ref="526CurMII">CurMII</a>;</td></tr>
<tr><th id="1065">1065</th><td>  }</td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td>  <b>return</b> <a class="local col2 ref" href="#522RecMII" title='RecMII' data-ref="522RecMII">RecMII</a>;</td></tr>
<tr><th id="1068">1068</th><td>}</td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td><i class="doc" data-doc="_ZL19swapAntiDependencesRSt6vectorIN4llvm5SUnitESaIS1_EE">/// Swap all the anti dependences in the DAG. That means it is no longer a DAG,</i></td></tr>
<tr><th id="1071">1071</th><td><i class="doc" data-doc="_ZL19swapAntiDependencesRSt6vectorIN4llvm5SUnitESaIS1_EE">/// but we do this to find the circuits, and then change them back.</i></td></tr>
<tr><th id="1072">1072</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL19swapAntiDependencesRSt6vectorIN4llvm5SUnitESaIS1_EE" title='swapAntiDependences' data-type='void swapAntiDependences(std::vector&lt;SUnit&gt; &amp; SUnits)' data-ref="_ZL19swapAntiDependencesRSt6vectorIN4llvm5SUnitESaIS1_EE">swapAntiDependences</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>&gt; &amp;<dfn class="local col7 decl" id="527SUnits" title='SUnits' data-type='std::vector&lt;SUnit&gt; &amp;' data-ref="527SUnits">SUnits</dfn>) {</td></tr>
<tr><th id="1073">1073</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&gt;, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="528DepsAdded" title='DepsAdded' data-type='SmallVector&lt;std::pair&lt;SUnit *, SDep&gt;, 8&gt;' data-ref="528DepsAdded">DepsAdded</dfn>;</td></tr>
<tr><th id="1074">1074</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="529i" title='i' data-type='unsigned int' data-ref="529i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="530e" title='e' data-type='unsigned int' data-ref="530e">e</dfn> = <a class="local col7 ref" href="#527SUnits" title='SUnits' data-ref="527SUnits">SUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col9 ref" href="#529i" title='i' data-ref="529i">i</a> != <a class="local col0 ref" href="#530e" title='e' data-ref="530e">e</a>; ++<a class="local col9 ref" href="#529i" title='i' data-ref="529i">i</a>) {</td></tr>
<tr><th id="1075">1075</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="531SU" title='SU' data-type='llvm::SUnit *' data-ref="531SU">SU</dfn> = &amp;<a class="local col7 ref" href="#527SUnits" title='SUnits' data-ref="527SUnits">SUnits</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#529i" title='i' data-ref="529i">i</a>]</a>;</td></tr>
<tr><th id="1076">1076</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::pred_iterator" title='llvm::SUnit::pred_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::iterator' data-ref="llvm::SUnit::pred_iterator">pred_iterator</a> <dfn class="local col2 decl" id="532IP" title='IP' data-type='SUnit::pred_iterator' data-ref="532IP">IP</dfn> = <a class="local col1 ref" href="#531SU" title='SU' data-ref="531SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <dfn class="local col3 decl" id="533EP" title='EP' data-type='SUnit::pred_iterator' data-ref="533EP">EP</dfn> = <a class="local col1 ref" href="#531SU" title='SU' data-ref="531SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="1077">1077</th><td>         <a class="local col2 ref" href="#532IP" title='IP' data-ref="532IP">IP</a> != <a class="local col3 ref" href="#533EP" title='EP' data-ref="533EP">EP</a>; ++<a class="local col2 ref" href="#532IP" title='IP' data-ref="532IP">IP</a>) {</td></tr>
<tr><th id="1078">1078</th><td>      <b>if</b> (<a class="local col2 ref" href="#532IP" title='IP' data-ref="532IP">IP</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>)</td></tr>
<tr><th id="1079">1079</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1080">1080</th><td>      <a class="local col8 ref" href="#528DepsAdded" title='DepsAdded' data-ref="528DepsAdded">DepsAdded</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col1 ref" href="#531SU" title='SU' data-ref="531SU">SU</a></span>, <span class='refarg'>*<a class="local col2 ref" href="#532IP" title='IP' data-ref="532IP">IP</a></span>));</td></tr>
<tr><th id="1081">1081</th><td>    }</td></tr>
<tr><th id="1082">1082</th><td>  }</td></tr>
<tr><th id="1083">1083</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&gt;, <var>8</var>&gt;::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{std::pair{llvm::SUnit*,llvm::SDep}}::iterator" title='llvm::SmallVectorImpl&lt;std::pair&lt;llvm::SUnit *, llvm::SDep&gt; &gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{std::pair{llvm::SUnit*,llvm::SDep}}::iterator">iterator</a> <dfn class="local col4 decl" id="534I" title='I' data-type='SmallVector&lt;std::pair&lt;SUnit *, SDep&gt;, 8&gt;::iterator' data-ref="534I">I</dfn> = <a class="local col8 ref" href="#528DepsAdded" title='DepsAdded' data-ref="528DepsAdded">DepsAdded</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="1084">1084</th><td>                                                          <dfn class="local col5 decl" id="535E" title='E' data-type='SmallVector&lt;std::pair&lt;SUnit *, SDep&gt;, 8&gt;::iterator' data-ref="535E">E</dfn> = <a class="local col8 ref" href="#528DepsAdded" title='DepsAdded' data-ref="528DepsAdded">DepsAdded</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="1085">1085</th><td>       <a class="local col4 ref" href="#534I" title='I' data-ref="534I">I</a> != <a class="local col5 ref" href="#535E" title='E' data-ref="535E">E</a>; ++<a class="local col4 ref" href="#534I" title='I' data-ref="534I">I</a>) {</td></tr>
<tr><th id="1086">1086</th><td>    <i>// Remove this anti dependency and add one in the reverse direction.</i></td></tr>
<tr><th id="1087">1087</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="536SU" title='SU' data-type='llvm::SUnit *' data-ref="536SU">SU</dfn> = <a class="local col4 ref" href="#534I" title='I' data-ref="534I">I</a>-&gt;<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SUnit *, llvm::SDep&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="1088">1088</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col7 decl" id="537D" title='D' data-type='llvm::SDep &amp;' data-ref="537D">D</dfn> = <a class="local col4 ref" href="#534I" title='I' data-ref="534I">I</a>-&gt;<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SUnit *, llvm::SDep&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1089">1089</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="538TargetSU" title='TargetSU' data-type='llvm::SUnit *' data-ref="538TargetSU">TargetSU</dfn> = <a class="local col7 ref" href="#537D" title='D' data-ref="537D">D</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1090">1090</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="539Reg" title='Reg' data-type='unsigned int' data-ref="539Reg">Reg</dfn> = <a class="local col7 ref" href="#537D" title='D' data-ref="537D">D</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>();</td></tr>
<tr><th id="1091">1091</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="540Lat" title='Lat' data-type='unsigned int' data-ref="540Lat">Lat</dfn> = <a class="local col7 ref" href="#537D" title='D' data-ref="537D">D</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>();</td></tr>
<tr><th id="1092">1092</th><td>    <a class="local col6 ref" href="#536SU" title='SU' data-ref="536SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit10removePredERKNS_4SDepE" title='llvm::SUnit::removePred' data-ref="_ZN4llvm5SUnit10removePredERKNS_4SDepE">removePred</a>(<a class="local col7 ref" href="#537D" title='D' data-ref="537D">D</a>);</td></tr>
<tr><th id="1093">1093</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col1 decl" id="541Dep" title='Dep' data-type='llvm::SDep' data-ref="541Dep">Dep</dfn><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj">(</a><a class="local col6 ref" href="#536SU" title='SU' data-ref="536SU">SU</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>, <a class="local col9 ref" href="#539Reg" title='Reg' data-ref="539Reg">Reg</a>);</td></tr>
<tr><th id="1094">1094</th><td>    <a class="local col1 ref" href="#541Dep" title='Dep' data-ref="541Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<a class="local col0 ref" href="#540Lat" title='Lat' data-ref="540Lat">Lat</a>);</td></tr>
<tr><th id="1095">1095</th><td>    <a class="local col8 ref" href="#538TargetSU" title='TargetSU' data-ref="538TargetSU">TargetSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col1 ref" href="#541Dep" title='Dep' data-ref="541Dep">Dep</a>);</td></tr>
<tr><th id="1096">1096</th><td>  }</td></tr>
<tr><th id="1097">1097</th><td>}</td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td><i class="doc">/// Create the adjacency structure of the nodes in the graph.</i></td></tr>
<tr><th id="1100">1100</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits" title='llvm::SwingSchedulerDAG::Circuits' data-ref="llvm::SwingSchedulerDAG::Circuits">Circuits</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG8Circuits24createAdjacencyStructureEPS0_" title='llvm::SwingSchedulerDAG::Circuits::createAdjacencyStructure' data-ref="_ZN4llvm17SwingSchedulerDAG8Circuits24createAdjacencyStructureEPS0_">createAdjacencyStructure</dfn>(</td></tr>
<tr><th id="1101">1101</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a> *<dfn class="local col2 decl" id="542DAG" title='DAG' data-type='llvm::SwingSchedulerDAG *' data-ref="542DAG">DAG</dfn>) {</td></tr>
<tr><th id="1102">1102</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col3 decl" id="543Added" title='Added' data-type='llvm::BitVector' data-ref="543Added">Added</dfn><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::SUnits" title='llvm::SwingSchedulerDAG::Circuits::SUnits' data-ref="llvm::SwingSchedulerDAG::Circuits::SUnits">SUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="1103">1103</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>int</em>, <em>int</em>&gt; <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col4 decl" id="544OutputDeps" title='OutputDeps' data-type='DenseMap&lt;int, int&gt;' data-ref="544OutputDeps">OutputDeps</dfn>;</td></tr>
<tr><th id="1104">1104</th><td>  <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="545i" title='i' data-type='int' data-ref="545i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="546e" title='e' data-type='int' data-ref="546e">e</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::SUnits" title='llvm::SwingSchedulerDAG::Circuits::SUnits' data-ref="llvm::SwingSchedulerDAG::Circuits::SUnits">SUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col5 ref" href="#545i" title='i' data-ref="545i">i</a> != <a class="local col6 ref" href="#546e" title='e' data-ref="546e">e</a>; ++<a class="local col5 ref" href="#545i" title='i' data-ref="545i">i</a>) {</td></tr>
<tr><th id="1105">1105</th><td>    <a class="local col3 ref" href="#543Added" title='Added' data-ref="543Added">Added</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEv" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEv">reset</a>();</td></tr>
<tr><th id="1106">1106</th><td>    <i>// Add any successor to the adjacency matrix and exclude duplicates.</i></td></tr>
<tr><th id="1107">1107</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="547SI" title='SI' data-type='llvm::SDep &amp;' data-ref="547SI">SI</dfn> : <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::SUnits" title='llvm::SwingSchedulerDAG::Circuits::SUnits' data-ref="llvm::SwingSchedulerDAG::Circuits::SUnits">SUnits</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#545i" title='i' data-ref="545i">i</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="1108">1108</th><td>      <i>// Only create a back-edge on the first and last nodes of a dependence</i></td></tr>
<tr><th id="1109">1109</th><td><i>      // chain. This records any chains and adds them later.</i></td></tr>
<tr><th id="1110">1110</th><td>      <b>if</b> (<a class="local col7 ref" href="#547SI" title='SI' data-ref="547SI">SI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a>) {</td></tr>
<tr><th id="1111">1111</th><td>        <em>int</em> <dfn class="local col8 decl" id="548N" title='N' data-type='int' data-ref="548N">N</dfn> = <a class="local col7 ref" href="#547SI" title='SI' data-ref="547SI">SI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>;</td></tr>
<tr><th id="1112">1112</th><td>        <em>int</em> <dfn class="local col9 decl" id="549BackEdge" title='BackEdge' data-type='int' data-ref="549BackEdge">BackEdge</dfn> = <a class="local col5 ref" href="#545i" title='i' data-ref="545i">i</a>;</td></tr>
<tr><th id="1113">1113</th><td>        <em>auto</em> <dfn class="local col0 decl" id="550Dep" title='Dep' data-type='llvm::DenseMapIterator&lt;int, int, llvm::DenseMapInfo&lt;int&gt;, llvm::detail::DenseMapPair&lt;int, int&gt;, false&gt;' data-ref="550Dep">Dep</dfn> = <a class="local col4 ref" href="#544OutputDeps" title='OutputDeps' data-ref="544OutputDeps">OutputDeps</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col9 ref" href="#549BackEdge" title='BackEdge' data-ref="549BackEdge">BackEdge</a>);</td></tr>
<tr><th id="1114">1114</th><td>        <b>if</b> (<a class="local col0 ref" href="#550Dep" title='Dep' data-ref="550Dep">Dep</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col4 ref" href="#544OutputDeps" title='OutputDeps' data-ref="544OutputDeps">OutputDeps</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="1115">1115</th><td>          <a class="local col9 ref" href="#549BackEdge" title='BackEdge' data-ref="549BackEdge">BackEdge</a> = <a class="local col0 ref" href="#550Dep" title='Dep' data-ref="550Dep">Dep</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1116">1116</th><td>          <a class="local col4 ref" href="#544OutputDeps" title='OutputDeps' data-ref="544OutputDeps">OutputDeps</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE">erase</a>(<a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#1178" title='llvm::DenseMapIterator&lt;int, int, llvm::DenseMapInfo&lt;int&gt;, llvm::detail::DenseMapPair&lt;int, int&gt;, false&gt;::DenseMapIterator' data-ref="_ZN4llvm16DenseMapIteratorIiiNS_12DenseMapInfoIiEENS_6detail12DenseMapPairIiiEELb0EEC1ERKS6_"></a><a class="local col0 ref" href="#550Dep" title='Dep' data-ref="550Dep">Dep</a>);</td></tr>
<tr><th id="1117">1117</th><td>        }</td></tr>
<tr><th id="1118">1118</th><td>        <a class="local col4 ref" href="#544OutputDeps" title='OutputDeps' data-ref="544OutputDeps">OutputDeps</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col8 ref" href="#548N" title='N' data-ref="548N">N</a>]</a> = <a class="local col9 ref" href="#549BackEdge" title='BackEdge' data-ref="549BackEdge">BackEdge</a>;</td></tr>
<tr><th id="1119">1119</th><td>      }</td></tr>
<tr><th id="1120">1120</th><td>      <i>// Do not process a boundary node, an artificial node.</i></td></tr>
<tr><th id="1121">1121</th><td><i>      // A back-edge is processed only if it goes to a Phi.</i></td></tr>
<tr><th id="1122">1122</th><td>      <b>if</b> (<a class="local col7 ref" href="#547SI" title='SI' data-ref="547SI">SI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit14isBoundaryNodeEv" title='llvm::SUnit::isBoundaryNode' data-ref="_ZNK4llvm5SUnit14isBoundaryNodeEv">isBoundaryNode</a>() || <a class="local col7 ref" href="#547SI" title='SI' data-ref="547SI">SI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep12isArtificialEv" title='llvm::SDep::isArtificial' data-ref="_ZNK4llvm4SDep12isArtificialEv">isArtificial</a>() ||</td></tr>
<tr><th id="1123">1123</th><td>          (<a class="local col7 ref" href="#547SI" title='SI' data-ref="547SI">SI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a> &amp;&amp; !<a class="local col7 ref" href="#547SI" title='SI' data-ref="547SI">SI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()))</td></tr>
<tr><th id="1124">1124</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1125">1125</th><td>      <em>int</em> <dfn class="local col1 decl" id="551N" title='N' data-type='int' data-ref="551N">N</dfn> = <a class="local col7 ref" href="#547SI" title='SI' data-ref="547SI">SI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>;</td></tr>
<tr><th id="1126">1126</th><td>      <b>if</b> (!<a class="local col3 ref" href="#543Added" title='Added' data-ref="543Added">Added</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col1 ref" href="#551N" title='N' data-ref="551N">N</a>)) {</td></tr>
<tr><th id="1127">1127</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::AdjK" title='llvm::SwingSchedulerDAG::Circuits::AdjK' data-ref="llvm::SwingSchedulerDAG::Circuits::AdjK">AdjK</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#545i" title='i' data-ref="545i">i</a>]</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#551N" title='N' data-ref="551N">N</a>);</td></tr>
<tr><th id="1128">1128</th><td>        <a class="local col3 ref" href="#543Added" title='Added' data-ref="543Added">Added</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col1 ref" href="#551N" title='N' data-ref="551N">N</a>);</td></tr>
<tr><th id="1129">1129</th><td>      }</td></tr>
<tr><th id="1130">1130</th><td>    }</td></tr>
<tr><th id="1131">1131</th><td>    <i>// A chain edge between a store and a load is treated as a back-edge in the</i></td></tr>
<tr><th id="1132">1132</th><td><i>    // adjacency matrix.</i></td></tr>
<tr><th id="1133">1133</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="552PI" title='PI' data-type='llvm::SDep &amp;' data-ref="552PI">PI</dfn> : <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::SUnits" title='llvm::SwingSchedulerDAG::Circuits::SUnits' data-ref="llvm::SwingSchedulerDAG::Circuits::SUnits">SUnits</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#545i" title='i' data-ref="545i">i</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="1134">1134</th><td>      <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::SUnits" title='llvm::SwingSchedulerDAG::Circuits::SUnits' data-ref="llvm::SwingSchedulerDAG::Circuits::SUnits">SUnits</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#545i" title='i' data-ref="545i">i</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() ||</td></tr>
<tr><th id="1135">1135</th><td>          !<a class="local col2 ref" href="#542DAG" title='DAG' data-ref="542DAG">DAG</a>-&gt;<a class="ref" href="#_ZN4llvm17SwingSchedulerDAG16isLoopCarriedDepEPNS_5SUnitERKNS_4SDepEb" title='llvm::SwingSchedulerDAG::isLoopCarriedDep' data-ref="_ZN4llvm17SwingSchedulerDAG16isLoopCarriedDepEPNS_5SUnitERKNS_4SDepEb">isLoopCarriedDep</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::SUnits" title='llvm::SwingSchedulerDAG::Circuits::SUnits' data-ref="llvm::SwingSchedulerDAG::Circuits::SUnits">SUnits</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#545i" title='i' data-ref="545i">i</a>]</a>, <a class="local col2 ref" href="#552PI" title='PI' data-ref="552PI">PI</a>, <b>false</b>))</td></tr>
<tr><th id="1136">1136</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1137">1137</th><td>      <b>if</b> (<a class="local col2 ref" href="#552PI" title='PI' data-ref="552PI">PI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a> &amp;&amp; <a class="local col2 ref" href="#552PI" title='PI' data-ref="552PI">PI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>()) {</td></tr>
<tr><th id="1138">1138</th><td>        <em>int</em> <dfn class="local col3 decl" id="553N" title='N' data-type='int' data-ref="553N">N</dfn> = <a class="local col2 ref" href="#552PI" title='PI' data-ref="552PI">PI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>;</td></tr>
<tr><th id="1139">1139</th><td>        <b>if</b> (!<a class="local col3 ref" href="#543Added" title='Added' data-ref="543Added">Added</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col3 ref" href="#553N" title='N' data-ref="553N">N</a>)) {</td></tr>
<tr><th id="1140">1140</th><td>          <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::AdjK" title='llvm::SwingSchedulerDAG::Circuits::AdjK' data-ref="llvm::SwingSchedulerDAG::Circuits::AdjK">AdjK</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#545i" title='i' data-ref="545i">i</a>]</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#553N" title='N' data-ref="553N">N</a>);</td></tr>
<tr><th id="1141">1141</th><td>          <a class="local col3 ref" href="#543Added" title='Added' data-ref="543Added">Added</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col3 ref" href="#553N" title='N' data-ref="553N">N</a>);</td></tr>
<tr><th id="1142">1142</th><td>        }</td></tr>
<tr><th id="1143">1143</th><td>      }</td></tr>
<tr><th id="1144">1144</th><td>    }</td></tr>
<tr><th id="1145">1145</th><td>  }</td></tr>
<tr><th id="1146">1146</th><td>  <i>// Add back-edges in the adjacency matrix for the output dependences.</i></td></tr>
<tr><th id="1147">1147</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="554OD" title='OD' data-type='llvm::detail::DenseMapPair&lt;int, int&gt; &amp;' data-ref="554OD">OD</dfn> : <a class="local col4 ref" href="#544OutputDeps" title='OutputDeps' data-ref="544OutputDeps">OutputDeps</a>)</td></tr>
<tr><th id="1148">1148</th><td>    <b>if</b> (!<a class="local col3 ref" href="#543Added" title='Added' data-ref="543Added">Added</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col4 ref" href="#554OD" title='OD' data-ref="554OD">OD</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second">second</a>)) {</td></tr>
<tr><th id="1149">1149</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::AdjK" title='llvm::SwingSchedulerDAG::Circuits::AdjK' data-ref="llvm::SwingSchedulerDAG::Circuits::AdjK">AdjK</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#554OD" title='OD' data-ref="554OD">OD</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, int&gt;::first' data-ref="std::pair::first">first</a>]</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#554OD" title='OD' data-ref="554OD">OD</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="1150">1150</th><td>      <a class="local col3 ref" href="#543Added" title='Added' data-ref="543Added">Added</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col4 ref" href="#554OD" title='OD' data-ref="554OD">OD</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="1151">1151</th><td>    }</td></tr>
<tr><th id="1152">1152</th><td>}</td></tr>
<tr><th id="1153">1153</th><td></td></tr>
<tr><th id="1154">1154</th><td><i class="doc">/// Identify an elementary circuit in the dependence graph starting at the</i></td></tr>
<tr><th id="1155">1155</th><td><i class="doc">/// specified node.</i></td></tr>
<tr><th id="1156">1156</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits" title='llvm::SwingSchedulerDAG::Circuits' data-ref="llvm::SwingSchedulerDAG::Circuits">Circuits</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG8Circuits7circuitEiiRNS_11SmallVectorINS_7NodeSetELj8EEEb" title='llvm::SwingSchedulerDAG::Circuits::circuit' data-ref="_ZN4llvm17SwingSchedulerDAG8Circuits7circuitEiiRNS_11SmallVectorINS_7NodeSetELj8EEEb">circuit</dfn>(<em>int</em> <dfn class="local col5 decl" id="555V" title='V' data-type='int' data-ref="555V">V</dfn>, <em>int</em> <dfn class="local col6 decl" id="556S" title='S' data-type='int' data-ref="556S">S</dfn>, <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col7 decl" id="557NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="557NodeSets">NodeSets</dfn>,</td></tr>
<tr><th id="1157">1157</th><td>                                          <em>bool</em> <dfn class="local col8 decl" id="558HasBackedge" title='HasBackedge' data-type='bool' data-ref="558HasBackedge">HasBackedge</dfn>) {</td></tr>
<tr><th id="1158">1158</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="559SV" title='SV' data-type='llvm::SUnit *' data-ref="559SV">SV</dfn> = &amp;<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::SUnits" title='llvm::SwingSchedulerDAG::Circuits::SUnits' data-ref="llvm::SwingSchedulerDAG::Circuits::SUnits">SUnits</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#555V" title='V' data-ref="555V">V</a>]</a>;</td></tr>
<tr><th id="1159">1159</th><td>  <em>bool</em> <dfn class="local col0 decl" id="560F" title='F' data-type='bool' data-ref="560F">F</dfn> = <b>false</b>;</td></tr>
<tr><th id="1160">1160</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::Stack" title='llvm::SwingSchedulerDAG::Circuits::Stack' data-ref="llvm::SwingSchedulerDAG::Circuits::Stack">Stack</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col9 ref" href="#559SV" title='SV' data-ref="559SV">SV</a>);</td></tr>
<tr><th id="1161">1161</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::Blocked" title='llvm::SwingSchedulerDAG::Circuits::Blocked' data-ref="llvm::SwingSchedulerDAG::Circuits::Blocked">Blocked</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col5 ref" href="#555V" title='V' data-ref="555V">V</a>);</td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="561W" title='W' data-type='int' data-ref="561W">W</dfn> : <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::AdjK" title='llvm::SwingSchedulerDAG::Circuits::AdjK' data-ref="llvm::SwingSchedulerDAG::Circuits::AdjK">AdjK</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#555V" title='V' data-ref="555V">V</a>]</a>) {</td></tr>
<tr><th id="1164">1164</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::NumPaths" title='llvm::SwingSchedulerDAG::Circuits::NumPaths' data-ref="llvm::SwingSchedulerDAG::Circuits::NumPaths">NumPaths</a> &gt; <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::MaxPaths" title='llvm::SwingSchedulerDAG::Circuits::MaxPaths' data-ref="llvm::SwingSchedulerDAG::Circuits::MaxPaths">MaxPaths</a>)</td></tr>
<tr><th id="1165">1165</th><td>      <b>break</b>;</td></tr>
<tr><th id="1166">1166</th><td>    <b>if</b> (<a class="local col1 ref" href="#561W" title='W' data-ref="561W">W</a> &lt; <a class="local col6 ref" href="#556S" title='S' data-ref="556S">S</a>)</td></tr>
<tr><th id="1167">1167</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1168">1168</th><td>    <b>if</b> (<a class="local col1 ref" href="#561W" title='W' data-ref="561W">W</a> == <a class="local col6 ref" href="#556S" title='S' data-ref="556S">S</a>) {</td></tr>
<tr><th id="1169">1169</th><td>      <b>if</b> (!<a class="local col8 ref" href="#558HasBackedge" title='HasBackedge' data-ref="558HasBackedge">HasBackedge</a>)</td></tr>
<tr><th id="1170">1170</th><td>        <a class="local col7 ref" href="#557NodeSets" title='NodeSets' data-ref="557NodeSets">NodeSets</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a><a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSetC1EN9__gnu_cxx17__normal_iteratorIPKPNS_5SUnitESt6vectorIS4_SaIS4_EEEESA_" title='llvm::NodeSet::NodeSet' data-ref="_ZN4llvm7NodeSetC1EN9__gnu_cxx17__normal_iteratorIPKPNS_5SUnitESt6vectorIS4_SaIS4_EEEESA_">(</a><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::Stack" title='llvm::SwingSchedulerDAG::Circuits::Stack' data-ref="llvm::SwingSchedulerDAG::Circuits::Stack">Stack</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5beginEv" title='llvm::SetVector::begin' data-ref="_ZN4llvm9SetVector5beginEv">begin</a>(), <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::Stack" title='llvm::SwingSchedulerDAG::Circuits::Stack' data-ref="llvm::SwingSchedulerDAG::Circuits::Stack">Stack</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector3endEv" title='llvm::SetVector::end' data-ref="_ZN4llvm9SetVector3endEv">end</a>()));</td></tr>
<tr><th id="1171">1171</th><td>      <a class="local col0 ref" href="#560F" title='F' data-ref="560F">F</a> = <b>true</b>;</td></tr>
<tr><th id="1172">1172</th><td>      ++<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::NumPaths" title='llvm::SwingSchedulerDAG::Circuits::NumPaths' data-ref="llvm::SwingSchedulerDAG::Circuits::NumPaths">NumPaths</a>;</td></tr>
<tr><th id="1173">1173</th><td>      <b>break</b>;</td></tr>
<tr><th id="1174">1174</th><td>    } <b>else</b> <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::Blocked" title='llvm::SwingSchedulerDAG::Circuits::Blocked' data-ref="llvm::SwingSchedulerDAG::Circuits::Blocked">Blocked</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col1 ref" href="#561W" title='W' data-ref="561W">W</a>)) {</td></tr>
<tr><th id="1175">1175</th><td>      <b>if</b> (<a class="member" href="#_ZN4llvm17SwingSchedulerDAG8Circuits7circuitEiiRNS_11SmallVectorINS_7NodeSetELj8EEEb" title='llvm::SwingSchedulerDAG::Circuits::circuit' data-ref="_ZN4llvm17SwingSchedulerDAG8Circuits7circuitEiiRNS_11SmallVectorINS_7NodeSetELj8EEEb">circuit</a>(<a class="local col1 ref" href="#561W" title='W' data-ref="561W">W</a>, <a class="local col6 ref" href="#556S" title='S' data-ref="556S">S</a>, <span class='refarg'><a class="local col7 ref" href="#557NodeSets" title='NodeSets' data-ref="557NodeSets">NodeSets</a></span>,</td></tr>
<tr><th id="1176">1176</th><td>                  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::Node2Idx" title='llvm::SwingSchedulerDAG::Circuits::Node2Idx' data-ref="llvm::SwingSchedulerDAG::Circuits::Node2Idx">Node2Idx</a>-&gt;<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector2atEm" title='std::vector::at' data-ref="_ZNSt6vector2atEm">at</a>(<a class="local col1 ref" href="#561W" title='W' data-ref="561W">W</a>) &lt; <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::Node2Idx" title='llvm::SwingSchedulerDAG::Circuits::Node2Idx' data-ref="llvm::SwingSchedulerDAG::Circuits::Node2Idx">Node2Idx</a>-&gt;<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector2atEm" title='std::vector::at' data-ref="_ZNSt6vector2atEm">at</a>(<a class="local col5 ref" href="#555V" title='V' data-ref="555V">V</a>) ? <b>true</b> : <a class="local col8 ref" href="#558HasBackedge" title='HasBackedge' data-ref="558HasBackedge">HasBackedge</a>))</td></tr>
<tr><th id="1177">1177</th><td>        <a class="local col0 ref" href="#560F" title='F' data-ref="560F">F</a> = <b>true</b>;</td></tr>
<tr><th id="1178">1178</th><td>    }</td></tr>
<tr><th id="1179">1179</th><td>  }</td></tr>
<tr><th id="1180">1180</th><td></td></tr>
<tr><th id="1181">1181</th><td>  <b>if</b> (<a class="local col0 ref" href="#560F" title='F' data-ref="560F">F</a>)</td></tr>
<tr><th id="1182">1182</th><td>    <a class="member" href="#_ZN4llvm17SwingSchedulerDAG8Circuits7unblockEi" title='llvm::SwingSchedulerDAG::Circuits::unblock' data-ref="_ZN4llvm17SwingSchedulerDAG8Circuits7unblockEi">unblock</a>(<a class="local col5 ref" href="#555V" title='V' data-ref="555V">V</a>);</td></tr>
<tr><th id="1183">1183</th><td>  <b>else</b> {</td></tr>
<tr><th id="1184">1184</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="562W" title='W' data-type='int' data-ref="562W">W</dfn> : <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::AdjK" title='llvm::SwingSchedulerDAG::Circuits::AdjK' data-ref="llvm::SwingSchedulerDAG::Circuits::AdjK">AdjK</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#555V" title='V' data-ref="555V">V</a>]</a>) {</td></tr>
<tr><th id="1185">1185</th><td>      <b>if</b> (<a class="local col2 ref" href="#562W" title='W' data-ref="562W">W</a> &lt; <a class="local col6 ref" href="#556S" title='S' data-ref="556S">S</a>)</td></tr>
<tr><th id="1186">1186</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1187">1187</th><td>      <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::B" title='llvm::SwingSchedulerDAG::Circuits::B' data-ref="llvm::SwingSchedulerDAG::Circuits::B">B</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#562W" title='W' data-ref="562W">W</a>]</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col9 ref" href="#559SV" title='SV' data-ref="559SV">SV</a>) == <var>0</var>)</td></tr>
<tr><th id="1188">1188</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::B" title='llvm::SwingSchedulerDAG::Circuits::B' data-ref="llvm::SwingSchedulerDAG::Circuits::B">B</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#562W" title='W' data-ref="562W">W</a>]</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col9 ref" href="#559SV" title='SV' data-ref="559SV">SV</a>);</td></tr>
<tr><th id="1189">1189</th><td>    }</td></tr>
<tr><th id="1190">1190</th><td>  }</td></tr>
<tr><th id="1191">1191</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::Stack" title='llvm::SwingSchedulerDAG::Circuits::Stack' data-ref="llvm::SwingSchedulerDAG::Circuits::Stack">Stack</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector8pop_backEv" title='llvm::SetVector::pop_back' data-ref="_ZN4llvm9SetVector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="1192">1192</th><td>  <b>return</b> <a class="local col0 ref" href="#560F" title='F' data-ref="560F">F</a>;</td></tr>
<tr><th id="1193">1193</th><td>}</td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td><i class="doc">/// Unblock a node in the circuit finding algorithm.</i></td></tr>
<tr><th id="1196">1196</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits" title='llvm::SwingSchedulerDAG::Circuits' data-ref="llvm::SwingSchedulerDAG::Circuits">Circuits</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG8Circuits7unblockEi" title='llvm::SwingSchedulerDAG::Circuits::unblock' data-ref="_ZN4llvm17SwingSchedulerDAG8Circuits7unblockEi">unblock</dfn>(<em>int</em> <dfn class="local col3 decl" id="563U" title='U' data-type='int' data-ref="563U">U</dfn>) {</td></tr>
<tr><th id="1197">1197</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::Blocked" title='llvm::SwingSchedulerDAG::Circuits::Blocked' data-ref="llvm::SwingSchedulerDAG::Circuits::Blocked">Blocked</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="local col3 ref" href="#563U" title='U' data-ref="563U">U</a>);</td></tr>
<tr><th id="1198">1198</th><td>  <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>4</var>&gt; &amp;<dfn class="local col4 decl" id="564BU" title='BU' data-type='SmallPtrSet&lt;llvm::SUnit *, 4&gt; &amp;' data-ref="564BU">BU</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::B" title='llvm::SwingSchedulerDAG::Circuits::B' data-ref="llvm::SwingSchedulerDAG::Circuits::B">B</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#563U" title='U' data-ref="563U">U</a>]</a>;</td></tr>
<tr><th id="1199">1199</th><td>  <b>while</b> (!<a class="local col4 ref" href="#564BU" title='BU' data-ref="564BU">BU</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetImplBase5emptyEv" title='llvm::SmallPtrSetImplBase::empty' data-ref="_ZNK4llvm19SmallPtrSetImplBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1200">1200</th><td>    <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>4</var>&gt;::<a class="typedef" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl{llvm::SUnit*}::iterator" title='llvm::SmallPtrSetImpl&lt;llvm::SUnit *&gt;::iterator' data-type='SmallPtrSetIterator&lt;llvm::SUnit *&gt;' data-ref="llvm::SmallPtrSetImpl{llvm::SUnit*}::iterator">iterator</a> <dfn class="local col5 decl" id="565SI" title='SI' data-type='SmallPtrSet&lt;SUnit *, 4&gt;::iterator' data-ref="565SI">SI</dfn> = <a class="local col4 ref" href="#564BU" title='BU' data-ref="564BU">BU</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5beginEv" title='llvm::SmallPtrSetImpl::begin' data-ref="_ZNK4llvm15SmallPtrSetImpl5beginEv">begin</a>();</td></tr>
<tr><th id="1201">1201</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SI != BU.end() &amp;&amp; &quot;Invalid B set.&quot;) ? void (0) : __assert_fail (&quot;SI != BU.end() &amp;&amp; \&quot;Invalid B set.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 1201, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#565SI" title='SI' data-ref="565SI">SI</a> <a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm23SmallPtrSetIteratorImplneERKS0_" title='llvm::SmallPtrSetIteratorImpl::operator!=' data-ref="_ZNK4llvm23SmallPtrSetIteratorImplneERKS0_">!=</a> <a class="local col4 ref" href="#564BU" title='BU' data-ref="564BU">BU</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl3endEv" title='llvm::SmallPtrSetImpl::end' data-ref="_ZNK4llvm15SmallPtrSetImpl3endEv">end</a>() &amp;&amp; <q>"Invalid B set."</q>);</td></tr>
<tr><th id="1202">1202</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="566W" title='W' data-type='llvm::SUnit *' data-ref="566W">W</dfn> = <a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetIteratordeEv" title='llvm::SmallPtrSetIterator::operator*' data-ref="_ZNK4llvm19SmallPtrSetIteratordeEv">*</a><a class="local col5 ref" href="#565SI" title='SI' data-ref="565SI">SI</a>;</td></tr>
<tr><th id="1203">1203</th><td>    <a class="local col4 ref" href="#564BU" title='BU' data-ref="564BU">BU</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl5eraseET_" title='llvm::SmallPtrSetImpl::erase' data-ref="_ZN4llvm15SmallPtrSetImpl5eraseET_">erase</a>(<a class="local col6 ref" href="#566W" title='W' data-ref="566W">W</a>);</td></tr>
<tr><th id="1204">1204</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits::Blocked" title='llvm::SwingSchedulerDAG::Circuits::Blocked' data-ref="llvm::SwingSchedulerDAG::Circuits::Blocked">Blocked</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col6 ref" href="#566W" title='W' data-ref="566W">W</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>))</td></tr>
<tr><th id="1205">1205</th><td>      <a class="member" href="#_ZN4llvm17SwingSchedulerDAG8Circuits7unblockEi" title='llvm::SwingSchedulerDAG::Circuits::unblock' data-ref="_ZN4llvm17SwingSchedulerDAG8Circuits7unblockEi">unblock</a>(<a class="local col6 ref" href="#566W" title='W' data-ref="566W">W</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>);</td></tr>
<tr><th id="1206">1206</th><td>  }</td></tr>
<tr><th id="1207">1207</th><td>}</td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td><i class="doc">/// Identify all the elementary circuits in the dependence graph using</i></td></tr>
<tr><th id="1210">1210</th><td><i class="doc">/// Johnson's circuit algorithm.</i></td></tr>
<tr><th id="1211">1211</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG12findCircuitsERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::findCircuits' data-ref="_ZN4llvm17SwingSchedulerDAG12findCircuitsERNS_11SmallVectorINS_7NodeSetELj8EEE">findCircuits</dfn>(<a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col7 decl" id="567NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="567NodeSets">NodeSets</dfn>) {</td></tr>
<tr><th id="1212">1212</th><td>  <i>// Swap all the anti dependences in the DAG. That means it is no longer a DAG,</i></td></tr>
<tr><th id="1213">1213</th><td><i>  // but we do this to find the circuits, and then change them back.</i></td></tr>
<tr><th id="1214">1214</th><td>  <a class="tu ref" href="#_ZL19swapAntiDependencesRSt6vectorIN4llvm5SUnitESaIS1_EE" title='swapAntiDependences' data-use='c' data-ref="_ZL19swapAntiDependencesRSt6vectorIN4llvm5SUnitESaIS1_EE">swapAntiDependences</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a></span>);</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Circuits" title='llvm::SwingSchedulerDAG::Circuits' data-ref="llvm::SwingSchedulerDAG::Circuits">Circuits</a> <dfn class="local col8 decl" id="568Cir" title='Cir' data-type='llvm::SwingSchedulerDAG::Circuits' data-ref="568Cir">Cir</dfn><a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG8CircuitsC1ERSt6vectorINS_5SUnitESaIS3_EERNS_26ScheduleDAGTopologicalSortE" title='llvm::SwingSchedulerDAG::Circuits::Circuits' data-ref="_ZN4llvm17SwingSchedulerDAG8CircuitsC1ERSt6vectorINS_5SUnitESaIS3_EERNS_26ScheduleDAGTopologicalSortE">(</a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>, <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Topo" title='llvm::SwingSchedulerDAG::Topo' data-ref="llvm::SwingSchedulerDAG::Topo">Topo</a>);</td></tr>
<tr><th id="1217">1217</th><td>  <i>// Create the adjacency structure.</i></td></tr>
<tr><th id="1218">1218</th><td>  <a class="local col8 ref" href="#568Cir" title='Cir' data-ref="568Cir">Cir</a>.<a class="ref" href="#_ZN4llvm17SwingSchedulerDAG8Circuits24createAdjacencyStructureEPS0_" title='llvm::SwingSchedulerDAG::Circuits::createAdjacencyStructure' data-ref="_ZN4llvm17SwingSchedulerDAG8Circuits24createAdjacencyStructureEPS0_">createAdjacencyStructure</a>(<b>this</b>);</td></tr>
<tr><th id="1219">1219</th><td>  <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="569i" title='i' data-type='int' data-ref="569i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="570e" title='e' data-type='int' data-ref="570e">e</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col9 ref" href="#569i" title='i' data-ref="569i">i</a> != <a class="local col0 ref" href="#570e" title='e' data-ref="570e">e</a>; ++<a class="local col9 ref" href="#569i" title='i' data-ref="569i">i</a>) {</td></tr>
<tr><th id="1220">1220</th><td>    <a class="local col8 ref" href="#568Cir" title='Cir' data-ref="568Cir">Cir</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG8Circuits5resetEv" title='llvm::SwingSchedulerDAG::Circuits::reset' data-ref="_ZN4llvm17SwingSchedulerDAG8Circuits5resetEv">reset</a>();</td></tr>
<tr><th id="1221">1221</th><td>    <a class="local col8 ref" href="#568Cir" title='Cir' data-ref="568Cir">Cir</a>.<a class="ref" href="#_ZN4llvm17SwingSchedulerDAG8Circuits7circuitEiiRNS_11SmallVectorINS_7NodeSetELj8EEEb" title='llvm::SwingSchedulerDAG::Circuits::circuit' data-ref="_ZN4llvm17SwingSchedulerDAG8Circuits7circuitEiiRNS_11SmallVectorINS_7NodeSetELj8EEEb">circuit</a>(<a class="local col9 ref" href="#569i" title='i' data-ref="569i">i</a>, <a class="local col9 ref" href="#569i" title='i' data-ref="569i">i</a>, <span class='refarg'><a class="local col7 ref" href="#567NodeSets" title='NodeSets' data-ref="567NodeSets">NodeSets</a></span>);</td></tr>
<tr><th id="1222">1222</th><td>  }</td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td>  <i>// Change the dependences back so that we've created a DAG again.</i></td></tr>
<tr><th id="1225">1225</th><td>  <a class="tu ref" href="#_ZL19swapAntiDependencesRSt6vectorIN4llvm5SUnitESaIS1_EE" title='swapAntiDependences' data-use='c' data-ref="_ZL19swapAntiDependencesRSt6vectorIN4llvm5SUnitESaIS1_EE">swapAntiDependences</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a></span>);</td></tr>
<tr><th id="1226">1226</th><td>}</td></tr>
<tr><th id="1227">1227</th><td></td></tr>
<tr><th id="1228">1228</th><td><i>// Create artificial dependencies between the source of COPY/REG_SEQUENCE that</i></td></tr>
<tr><th id="1229">1229</th><td><i>// is loop-carried to the USE in next iteration. This will help pipeliner avoid</i></td></tr>
<tr><th id="1230">1230</th><td><i>// additional copies that are needed across iterations. An artificial dependence</i></td></tr>
<tr><th id="1231">1231</th><td><i>// edge is added from USE to SOURCE of COPY/REG_SEQUENCE.</i></td></tr>
<tr><th id="1232">1232</th><td><i></i></td></tr>
<tr><th id="1233">1233</th><td><i>// PHI-------Anti-Dep-----&gt; COPY/REG_SEQUENCE (loop-carried)</i></td></tr>
<tr><th id="1234">1234</th><td><i>// SRCOfCopY------True-Dep---&gt; COPY/REG_SEQUENCE</i></td></tr>
<tr><th id="1235">1235</th><td><i>// PHI-------True-Dep------&gt; USEOfPhi</i></td></tr>
<tr><th id="1236">1236</th><td><i></i></td></tr>
<tr><th id="1237">1237</th><td><i>// The mutation creates</i></td></tr>
<tr><th id="1238">1238</th><td><i>// USEOfPHI -------Artificial-Dep---&gt; SRCOfCopy</i></td></tr>
<tr><th id="1239">1239</th><td><i></i></td></tr>
<tr><th id="1240">1240</th><td><i>// This overall will ensure, the USEOfPHI is scheduled before SRCOfCopy</i></td></tr>
<tr><th id="1241">1241</th><td><i>// (since USE is a predecessor), implies, the COPY/ REG_SEQUENCE is scheduled</i></td></tr>
<tr><th id="1242">1242</th><td><i>// late  to avoid additional copies across iterations. The possible scheduling</i></td></tr>
<tr><th id="1243">1243</th><td><i>// order would be</i></td></tr>
<tr><th id="1244">1244</th><td><i>// USEOfPHI --- SRCOfCopy---  COPY/REG_SEQUENCE.</i></td></tr>
<tr><th id="1245">1245</th><td></td></tr>
<tr><th id="1246">1246</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::CopyToPhiMutation" title='llvm::SwingSchedulerDAG::CopyToPhiMutation' data-ref="llvm::SwingSchedulerDAG::CopyToPhiMutation">CopyToPhiMutation</a>::<dfn class="virtual decl def" id="_ZN4llvm17SwingSchedulerDAG17CopyToPhiMutation5applyEPNS_17ScheduleDAGInstrsE" title='llvm::SwingSchedulerDAG::CopyToPhiMutation::apply' data-ref="_ZN4llvm17SwingSchedulerDAG17CopyToPhiMutation5applyEPNS_17ScheduleDAGInstrsE">apply</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="local col1 decl" id="571DAG" title='DAG' data-type='llvm::ScheduleDAGInstrs *' data-ref="571DAG">DAG</dfn>) {</td></tr>
<tr><th id="1247">1247</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col2 decl" id="572SU" title='SU' data-type='llvm::SUnit &amp;' data-ref="572SU">SU</dfn> : <a class="local col1 ref" href="#571DAG" title='DAG' data-ref="571DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>) {</td></tr>
<tr><th id="1248">1248</th><td>    <i>// Find the COPY/REG_SEQUENCE instruction.</i></td></tr>
<tr><th id="1249">1249</th><td>    <b>if</b> (!<a class="local col2 ref" href="#572SU" title='SU' data-ref="572SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; !<a class="local col2 ref" href="#572SU" title='SU' data-ref="572SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>())</td></tr>
<tr><th id="1250">1250</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1251">1251</th><td></td></tr>
<tr><th id="1252">1252</th><td>    <i>// Record the loop carried PHIs.</i></td></tr>
<tr><th id="1253">1253</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="573PHISUs" title='PHISUs' data-type='SmallVector&lt;llvm::SUnit *, 4&gt;' data-ref="573PHISUs">PHISUs</dfn>;</td></tr>
<tr><th id="1254">1254</th><td>    <i>// Record the SrcSUs that feed the COPY/REG_SEQUENCE instructions.</i></td></tr>
<tr><th id="1255">1255</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="574SrcSUs" title='SrcSUs' data-type='SmallVector&lt;llvm::SUnit *, 4&gt;' data-ref="574SrcSUs">SrcSUs</dfn>;</td></tr>
<tr><th id="1256">1256</th><td></td></tr>
<tr><th id="1257">1257</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="575Dep" title='Dep' data-type='llvm::SDep &amp;' data-ref="575Dep">Dep</dfn> : <a class="local col2 ref" href="#572SU" title='SU' data-ref="572SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="1258">1258</th><td>      <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="576TmpSU" title='TmpSU' data-type='llvm::SUnit *' data-ref="576TmpSU">TmpSU</dfn> = <a class="local col5 ref" href="#575Dep" title='Dep' data-ref="575Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1259">1259</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="577TmpMI" title='TmpMI' data-type='llvm::MachineInstr *' data-ref="577TmpMI">TmpMI</dfn> = <a class="local col6 ref" href="#576TmpSU" title='TmpSU' data-ref="576TmpSU">TmpSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="1260">1260</th><td>      <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind" title='llvm::SDep::Kind' data-ref="llvm::SDep::Kind">Kind</a> <dfn class="local col8 decl" id="578DepKind" title='DepKind' data-type='SDep::Kind' data-ref="578DepKind">DepKind</dfn> = <a class="local col5 ref" href="#575Dep" title='Dep' data-ref="575Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>();</td></tr>
<tr><th id="1261">1261</th><td>      <i>// Save the loop carried PHI.</i></td></tr>
<tr><th id="1262">1262</th><td>      <b>if</b> (<a class="local col8 ref" href="#578DepKind" title='DepKind' data-ref="578DepKind">DepKind</a> == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a> &amp;&amp; <a class="local col7 ref" href="#577TmpMI" title='TmpMI' data-ref="577TmpMI">TmpMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="1263">1263</th><td>        <a class="local col3 ref" href="#573PHISUs" title='PHISUs' data-ref="573PHISUs">PHISUs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#576TmpSU" title='TmpSU' data-ref="576TmpSU">TmpSU</a>);</td></tr>
<tr><th id="1264">1264</th><td>      <i>// Save the source of COPY/REG_SEQUENCE.</i></td></tr>
<tr><th id="1265">1265</th><td><i>      // If the source has no pre-decessors, we will end up creating cycles.</i></td></tr>
<tr><th id="1266">1266</th><td>      <b>else</b> <b>if</b> (<a class="local col8 ref" href="#578DepKind" title='DepKind' data-ref="578DepKind">DepKind</a> == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a> &amp;&amp; !<a class="local col7 ref" href="#577TmpMI" title='TmpMI' data-ref="577TmpMI">TmpMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; <a class="local col6 ref" href="#576TmpSU" title='TmpSU' data-ref="576TmpSU">TmpSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPreds" title='llvm::SUnit::NumPreds' data-ref="llvm::SUnit::NumPreds">NumPreds</a> &gt; <var>0</var>)</td></tr>
<tr><th id="1267">1267</th><td>        <a class="local col4 ref" href="#574SrcSUs" title='SrcSUs' data-ref="574SrcSUs">SrcSUs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#576TmpSU" title='TmpSU' data-ref="576TmpSU">TmpSU</a>);</td></tr>
<tr><th id="1268">1268</th><td>    }</td></tr>
<tr><th id="1269">1269</th><td></td></tr>
<tr><th id="1270">1270</th><td>    <b>if</b> (<a class="local col3 ref" href="#573PHISUs" title='PHISUs' data-ref="573PHISUs">PHISUs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>0</var> || <a class="local col4 ref" href="#574SrcSUs" title='SrcSUs' data-ref="574SrcSUs">SrcSUs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>0</var>)</td></tr>
<tr><th id="1271">1271</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td>    <i>// Find the USEs of PHI. If the use is a PHI or REG_SEQUENCE, push back this</i></td></tr>
<tr><th id="1274">1274</th><td><i>    // SUnit to the container.</i></td></tr>
<tr><th id="1275">1275</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="579UseSUs" title='UseSUs' data-type='SmallVector&lt;llvm::SUnit *, 8&gt;' data-ref="579UseSUs">UseSUs</dfn>;</td></tr>
<tr><th id="1276">1276</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="580I" title='I' data-type='llvm::SUnit **' data-ref="580I">I</dfn> = <a class="local col3 ref" href="#573PHISUs" title='PHISUs' data-ref="573PHISUs">PHISUs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(); <a class="local col0 ref" href="#580I" title='I' data-ref="580I">I</a> != <a class="local col3 ref" href="#573PHISUs" title='PHISUs' data-ref="573PHISUs">PHISUs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); ++<a class="local col0 ref" href="#580I" title='I' data-ref="580I">I</a>) {</td></tr>
<tr><th id="1277">1277</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="581Dep" title='Dep' data-type='llvm::SDep &amp;' data-ref="581Dep">Dep</dfn> : (*<a class="local col0 ref" href="#580I" title='I' data-ref="580I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="1278">1278</th><td>        <b>if</b> (<a class="local col1 ref" href="#581Dep" title='Dep' data-ref="581Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>)</td></tr>
<tr><th id="1279">1279</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td>        <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="582TmpSU" title='TmpSU' data-type='llvm::SUnit *' data-ref="582TmpSU">TmpSU</dfn> = <a class="local col1 ref" href="#581Dep" title='Dep' data-ref="581Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1282">1282</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="583TmpMI" title='TmpMI' data-type='llvm::MachineInstr *' data-ref="583TmpMI">TmpMI</dfn> = <a class="local col2 ref" href="#582TmpSU" title='TmpSU' data-ref="582TmpSU">TmpSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="1283">1283</th><td>        <b>if</b> (<a class="local col3 ref" href="#583TmpMI" title='TmpMI' data-ref="583TmpMI">TmpMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() || <a class="local col3 ref" href="#583TmpMI" title='TmpMI' data-ref="583TmpMI">TmpMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>()) {</td></tr>
<tr><th id="1284">1284</th><td>          <a class="local col3 ref" href="#573PHISUs" title='PHISUs' data-ref="573PHISUs">PHISUs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#582TmpSU" title='TmpSU' data-ref="582TmpSU">TmpSU</a>);</td></tr>
<tr><th id="1285">1285</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1286">1286</th><td>        }</td></tr>
<tr><th id="1287">1287</th><td>        <a class="local col9 ref" href="#579UseSUs" title='UseSUs' data-ref="579UseSUs">UseSUs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#582TmpSU" title='TmpSU' data-ref="582TmpSU">TmpSU</a>);</td></tr>
<tr><th id="1288">1288</th><td>      }</td></tr>
<tr><th id="1289">1289</th><td>    }</td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td>    <b>if</b> (<a class="local col9 ref" href="#579UseSUs" title='UseSUs' data-ref="579UseSUs">UseSUs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>0</var>)</td></tr>
<tr><th id="1292">1292</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1293">1293</th><td></td></tr>
<tr><th id="1294">1294</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a> *<dfn class="local col4 decl" id="584SDAG" title='SDAG' data-type='llvm::SwingSchedulerDAG *' data-ref="584SDAG">SDAG</dfn> = <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>&gt;(<a class="local col1 ref" href="#571DAG" title='DAG' data-ref="571DAG">DAG</a>);</td></tr>
<tr><th id="1295">1295</th><td>    <i>// Add the artificial dependencies if it does not form a cycle.</i></td></tr>
<tr><th id="1296">1296</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="585I" title='I' data-type='llvm::SUnit *' data-ref="585I">I</dfn> : <a class="local col9 ref" href="#579UseSUs" title='UseSUs' data-ref="579UseSUs">UseSUs</a>) {</td></tr>
<tr><th id="1297">1297</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="586Src" title='Src' data-type='llvm::SUnit *' data-ref="586Src">Src</dfn> : <a class="local col4 ref" href="#574SrcSUs" title='SrcSUs' data-ref="574SrcSUs">SrcSUs</a>) {</td></tr>
<tr><th id="1298">1298</th><td>        <b>if</b> (!<a class="local col4 ref" href="#584SDAG" title='SDAG' data-ref="584SDAG">SDAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Topo" title='llvm::SwingSchedulerDAG::Topo' data-ref="llvm::SwingSchedulerDAG::Topo">Topo</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort11IsReachableEPKNS_5SUnitES3_" title='llvm::ScheduleDAGTopologicalSort::IsReachable' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort11IsReachableEPKNS_5SUnitES3_">IsReachable</a>(<a class="local col5 ref" href="#585I" title='I' data-ref="585I">I</a>, <a class="local col6 ref" href="#586Src" title='Src' data-ref="586Src">Src</a>) &amp;&amp; <a class="local col6 ref" href="#586Src" title='Src' data-ref="586Src">Src</a> != <a class="local col5 ref" href="#585I" title='I' data-ref="585I">I</a>) {</td></tr>
<tr><th id="1299">1299</th><td>          <a class="local col6 ref" href="#586Src" title='Src' data-ref="586Src">Src</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col5 ref" href="#585I" title='I' data-ref="585I">I</a>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Artificial" title='llvm::SDep::OrderKind::Artificial' data-ref="llvm::SDep::OrderKind::Artificial">Artificial</a>));</td></tr>
<tr><th id="1300">1300</th><td>          <a class="local col4 ref" href="#584SDAG" title='SDAG' data-ref="584SDAG">SDAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Topo" title='llvm::SwingSchedulerDAG::Topo' data-ref="llvm::SwingSchedulerDAG::Topo">Topo</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort7AddPredEPNS_5SUnitES2_" title='llvm::ScheduleDAGTopologicalSort::AddPred' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort7AddPredEPNS_5SUnitES2_">AddPred</a>(<a class="local col6 ref" href="#586Src" title='Src' data-ref="586Src">Src</a>, <a class="local col5 ref" href="#585I" title='I' data-ref="585I">I</a>);</td></tr>
<tr><th id="1301">1301</th><td>        }</td></tr>
<tr><th id="1302">1302</th><td>      }</td></tr>
<tr><th id="1303">1303</th><td>    }</td></tr>
<tr><th id="1304">1304</th><td>  }</td></tr>
<tr><th id="1305">1305</th><td>}</td></tr>
<tr><th id="1306">1306</th><td></td></tr>
<tr><th id="1307">1307</th><td><i class="doc" data-doc="_ZL16ignoreDependenceRKN4llvm4SDepEb">/// Return true for DAG nodes that we ignore when computing the cost functions.</i></td></tr>
<tr><th id="1308">1308</th><td><i class="doc" data-doc="_ZL16ignoreDependenceRKN4llvm4SDepEb">/// We ignore the back-edge recurrence in order to avoid unbounded recursion</i></td></tr>
<tr><th id="1309">1309</th><td><i class="doc" data-doc="_ZL16ignoreDependenceRKN4llvm4SDepEb">/// in the calculation of the ASAP, ALAP, etc functions.</i></td></tr>
<tr><th id="1310">1310</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16ignoreDependenceRKN4llvm4SDepEb" title='ignoreDependence' data-type='bool ignoreDependence(const llvm::SDep &amp; D, bool isPred)' data-ref="_ZL16ignoreDependenceRKN4llvm4SDepEb">ignoreDependence</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col7 decl" id="587D" title='D' data-type='const llvm::SDep &amp;' data-ref="587D">D</dfn>, <em>bool</em> <dfn class="local col8 decl" id="588isPred" title='isPred' data-type='bool' data-ref="588isPred">isPred</dfn>) {</td></tr>
<tr><th id="1311">1311</th><td>  <b>if</b> (<a class="local col7 ref" href="#587D" title='D' data-ref="587D">D</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep12isArtificialEv" title='llvm::SDep::isArtificial' data-ref="_ZNK4llvm4SDep12isArtificialEv">isArtificial</a>())</td></tr>
<tr><th id="1312">1312</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1313">1313</th><td>  <b>return</b> <a class="local col7 ref" href="#587D" title='D' data-ref="587D">D</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a> &amp;&amp; <a class="local col8 ref" href="#588isPred" title='isPred' data-ref="588isPred">isPred</a>;</td></tr>
<tr><th id="1314">1314</th><td>}</td></tr>
<tr><th id="1315">1315</th><td></td></tr>
<tr><th id="1316">1316</th><td><i class="doc">/// Compute several functions need to order the nodes for scheduling.</i></td></tr>
<tr><th id="1317">1317</th><td><i class="doc">///  ASAP - Earliest time to schedule a node.</i></td></tr>
<tr><th id="1318">1318</th><td><i class="doc">///  ALAP - Latest time to schedule a node.</i></td></tr>
<tr><th id="1319">1319</th><td><i class="doc">///  MOV - Mobility function, difference between ALAP and ASAP.</i></td></tr>
<tr><th id="1320">1320</th><td><i class="doc">///  D - Depth of each node.</i></td></tr>
<tr><th id="1321">1321</th><td><i class="doc">///  H - Height of each node.</i></td></tr>
<tr><th id="1322">1322</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG20computeNodeFunctionsERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::computeNodeFunctions' data-ref="_ZN4llvm17SwingSchedulerDAG20computeNodeFunctionsERNS_11SmallVectorINS_7NodeSetELj8EEE">computeNodeFunctions</dfn>(<a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col9 decl" id="589NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="589NodeSets">NodeSets</dfn>) {</td></tr>
<tr><th id="1323">1323</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::ScheduleInfo" title='llvm::SwingSchedulerDAG::ScheduleInfo' data-ref="llvm::SwingSchedulerDAG::ScheduleInfo">ScheduleInfo</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="1324">1324</th><td></td></tr>
<tr><th id="1325">1325</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { for (ScheduleDAGTopologicalSort::const_iterator I = Topo.begin(), E = Topo.end(); I != E; ++I) { const SUnit &amp;SU = SUnits[*I]; dumpNode(SU); } }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1326">1326</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAGTopologicalSort" title='llvm::ScheduleDAGTopologicalSort' data-ref="llvm::ScheduleDAGTopologicalSort">ScheduleDAGTopologicalSort</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAGTopologicalSort::const_iterator" title='llvm::ScheduleDAGTopologicalSort::const_iterator' data-type='std::vector&lt;int&gt;::const_iterator' data-ref="llvm::ScheduleDAGTopologicalSort::const_iterator">const_iterator</a> <dfn class="local col0 decl" id="590I" title='I' data-type='ScheduleDAGTopologicalSort::const_iterator' data-ref="590I">I</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Topo" title='llvm::SwingSchedulerDAG::Topo' data-ref="llvm::SwingSchedulerDAG::Topo">Topo</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort5beginEv" title='llvm::ScheduleDAGTopologicalSort::begin' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort5beginEv">begin</a>(),</td></tr>
<tr><th id="1327">1327</th><td>                                                    <dfn class="local col1 decl" id="591E" title='E' data-type='ScheduleDAGTopologicalSort::const_iterator' data-ref="591E">E</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Topo" title='llvm::SwingSchedulerDAG::Topo' data-ref="llvm::SwingSchedulerDAG::Topo">Topo</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort3endEv" title='llvm::ScheduleDAGTopologicalSort::end' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort3endEv">end</a>();</td></tr>
<tr><th id="1328">1328</th><td>         <a class="local col0 ref" href="#1325" title='I' data-ref="590I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col1 ref" href="#1325" title='E' data-ref="591E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col0 ref" href="#1325" title='I' data-ref="590I">I</a>) {</td></tr>
<tr><th id="1329">1329</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col2 decl" id="592SU" title='SU' data-type='const llvm::SUnit &amp;' data-ref="592SU">SU</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>[<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col0 ref" href="#1325" title='I' data-ref="590I">I</a>];</td></tr>
<tr><th id="1330">1330</th><td>      <a class="virtual member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGInstrs::dumpNode' data-ref="_ZNK4llvm17ScheduleDAGInstrs8dumpNodeERKNS_5SUnitE">dumpNode</a>(<a class="local col2 ref" href="#1325" title='SU' data-ref="592SU">SU</a>);</td></tr>
<tr><th id="1331">1331</th><td>    }</td></tr>
<tr><th id="1332">1332</th><td>  });</td></tr>
<tr><th id="1333">1333</th><td></td></tr>
<tr><th id="1334">1334</th><td>  <em>int</em> <dfn class="local col3 decl" id="593maxASAP" title='maxASAP' data-type='int' data-ref="593maxASAP">maxASAP</dfn> = <var>0</var>;</td></tr>
<tr><th id="1335">1335</th><td>  <i>// Compute ASAP and ZeroLatencyDepth.</i></td></tr>
<tr><th id="1336">1336</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAGTopologicalSort" title='llvm::ScheduleDAGTopologicalSort' data-ref="llvm::ScheduleDAGTopologicalSort">ScheduleDAGTopologicalSort</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAGTopologicalSort::const_iterator" title='llvm::ScheduleDAGTopologicalSort::const_iterator' data-type='std::vector&lt;int&gt;::const_iterator' data-ref="llvm::ScheduleDAGTopologicalSort::const_iterator">const_iterator</a> <dfn class="local col4 decl" id="594I" title='I' data-type='ScheduleDAGTopologicalSort::const_iterator' data-ref="594I">I</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Topo" title='llvm::SwingSchedulerDAG::Topo' data-ref="llvm::SwingSchedulerDAG::Topo">Topo</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort5beginEv" title='llvm::ScheduleDAGTopologicalSort::begin' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort5beginEv">begin</a>(),</td></tr>
<tr><th id="1337">1337</th><td>                                                  <dfn class="local col5 decl" id="595E" title='E' data-type='ScheduleDAGTopologicalSort::const_iterator' data-ref="595E">E</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Topo" title='llvm::SwingSchedulerDAG::Topo' data-ref="llvm::SwingSchedulerDAG::Topo">Topo</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort3endEv" title='llvm::ScheduleDAGTopologicalSort::end' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort3endEv">end</a>();</td></tr>
<tr><th id="1338">1338</th><td>       <a class="local col4 ref" href="#594I" title='I' data-ref="594I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col5 ref" href="#595E" title='E' data-ref="595E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col4 ref" href="#594I" title='I' data-ref="594I">I</a>) {</td></tr>
<tr><th id="1339">1339</th><td>    <em>int</em> <dfn class="local col6 decl" id="596asap" title='asap' data-type='int' data-ref="596asap">asap</dfn> = <var>0</var>;</td></tr>
<tr><th id="1340">1340</th><td>    <em>int</em> <dfn class="local col7 decl" id="597zeroLatencyDepth" title='zeroLatencyDepth' data-type='int' data-ref="597zeroLatencyDepth">zeroLatencyDepth</dfn> = <var>0</var>;</td></tr>
<tr><th id="1341">1341</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="598SU" title='SU' data-type='llvm::SUnit *' data-ref="598SU">SU</dfn> = &amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#594I" title='I' data-ref="594I">I</a>]</a>;</td></tr>
<tr><th id="1342">1342</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::const_pred_iterator" title='llvm::SUnit::const_pred_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::const_iterator' data-ref="llvm::SUnit::const_pred_iterator">const_pred_iterator</a> <dfn class="local col9 decl" id="599IP" title='IP' data-type='SUnit::const_pred_iterator' data-ref="599IP">IP</dfn> = <a class="local col8 ref" href="#598SU" title='SU' data-ref="598SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="1343">1343</th><td>                                    <dfn class="local col0 decl" id="600EP" title='EP' data-type='SUnit::const_pred_iterator' data-ref="600EP">EP</dfn> = <a class="local col8 ref" href="#598SU" title='SU' data-ref="598SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="1344">1344</th><td>         <a class="local col9 ref" href="#599IP" title='IP' data-ref="599IP">IP</a> != <a class="local col0 ref" href="#600EP" title='EP' data-ref="600EP">EP</a>; ++<a class="local col9 ref" href="#599IP" title='IP' data-ref="599IP">IP</a>) {</td></tr>
<tr><th id="1345">1345</th><td>      <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="601pred" title='pred' data-type='llvm::SUnit *' data-ref="601pred">pred</dfn> = <a class="local col9 ref" href="#599IP" title='IP' data-ref="599IP">IP</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1346">1346</th><td>      <b>if</b> (<a class="local col9 ref" href="#599IP" title='IP' data-ref="599IP">IP</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>() == <var>0</var>)</td></tr>
<tr><th id="1347">1347</th><td>        <a class="local col7 ref" href="#597zeroLatencyDepth" title='zeroLatencyDepth' data-ref="597zeroLatencyDepth">zeroLatencyDepth</a> =</td></tr>
<tr><th id="1348">1348</th><td>            <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col7 ref" href="#597zeroLatencyDepth" title='zeroLatencyDepth' data-ref="597zeroLatencyDepth">zeroLatencyDepth</a>, <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG19getZeroLatencyDepthEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getZeroLatencyDepth' data-ref="_ZN4llvm17SwingSchedulerDAG19getZeroLatencyDepthEPNS_5SUnitE">getZeroLatencyDepth</a>(<a class="local col1 ref" href="#601pred" title='pred' data-ref="601pred">pred</a>) + <var>1</var>);</td></tr>
<tr><th id="1349">1349</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL16ignoreDependenceRKN4llvm4SDepEb" title='ignoreDependence' data-use='c' data-ref="_ZL16ignoreDependenceRKN4llvm4SDepEb">ignoreDependence</a>(*<a class="local col9 ref" href="#599IP" title='IP' data-ref="599IP">IP</a>, <b>true</b>))</td></tr>
<tr><th id="1350">1350</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1351">1351</th><td>      <a class="local col6 ref" href="#596asap" title='asap' data-ref="596asap">asap</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col6 ref" href="#596asap" title='asap' data-ref="596asap">asap</a>, (<em>int</em>)(<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG7getASAPEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getASAP' data-ref="_ZN4llvm17SwingSchedulerDAG7getASAPEPNS_5SUnitE">getASAP</a>(<a class="local col1 ref" href="#601pred" title='pred' data-ref="601pred">pred</a>) + <a class="local col9 ref" href="#599IP" title='IP' data-ref="599IP">IP</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>() -</td></tr>
<tr><th id="1352">1352</th><td>                                  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG11getDistanceEPNS_5SUnitES2_RKNS_4SDepE" title='llvm::SwingSchedulerDAG::getDistance' data-ref="_ZN4llvm17SwingSchedulerDAG11getDistanceEPNS_5SUnitES2_RKNS_4SDepE">getDistance</a>(<a class="local col1 ref" href="#601pred" title='pred' data-ref="601pred">pred</a>, <a class="local col8 ref" href="#598SU" title='SU' data-ref="598SU">SU</a>, *<a class="local col9 ref" href="#599IP" title='IP' data-ref="599IP">IP</a>) * <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MII" title='llvm::SwingSchedulerDAG::MII' data-ref="llvm::SwingSchedulerDAG::MII">MII</a>));</td></tr>
<tr><th id="1353">1353</th><td>    }</td></tr>
<tr><th id="1354">1354</th><td>    <a class="local col3 ref" href="#593maxASAP" title='maxASAP' data-ref="593maxASAP">maxASAP</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col3 ref" href="#593maxASAP" title='maxASAP' data-ref="593maxASAP">maxASAP</a>, <a class="local col6 ref" href="#596asap" title='asap' data-ref="596asap">asap</a>);</td></tr>
<tr><th id="1355">1355</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::ScheduleInfo" title='llvm::SwingSchedulerDAG::ScheduleInfo' data-ref="llvm::SwingSchedulerDAG::ScheduleInfo">ScheduleInfo</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#594I" title='I' data-ref="594I">I</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeInfo::ASAP" title='llvm::SwingSchedulerDAG::NodeInfo::ASAP' data-ref="llvm::SwingSchedulerDAG::NodeInfo::ASAP">ASAP</a> = <a class="local col6 ref" href="#596asap" title='asap' data-ref="596asap">asap</a>;</td></tr>
<tr><th id="1356">1356</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::ScheduleInfo" title='llvm::SwingSchedulerDAG::ScheduleInfo' data-ref="llvm::SwingSchedulerDAG::ScheduleInfo">ScheduleInfo</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#594I" title='I' data-ref="594I">I</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeInfo::ZeroLatencyDepth" title='llvm::SwingSchedulerDAG::NodeInfo::ZeroLatencyDepth' data-ref="llvm::SwingSchedulerDAG::NodeInfo::ZeroLatencyDepth">ZeroLatencyDepth</a> = <a class="local col7 ref" href="#597zeroLatencyDepth" title='zeroLatencyDepth' data-ref="597zeroLatencyDepth">zeroLatencyDepth</a>;</td></tr>
<tr><th id="1357">1357</th><td>  }</td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td>  <i>// Compute ALAP, ZeroLatencyHeight, and MOV.</i></td></tr>
<tr><th id="1360">1360</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAGTopologicalSort" title='llvm::ScheduleDAGTopologicalSort' data-ref="llvm::ScheduleDAGTopologicalSort">ScheduleDAGTopologicalSort</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAGTopologicalSort::const_reverse_iterator" title='llvm::ScheduleDAGTopologicalSort::const_reverse_iterator' data-type='std::vector&lt;int&gt;::const_reverse_iterator' data-ref="llvm::ScheduleDAGTopologicalSort::const_reverse_iterator">const_reverse_iterator</a> <dfn class="local col2 decl" id="602I" title='I' data-type='ScheduleDAGTopologicalSort::const_reverse_iterator' data-ref="602I">I</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorC1ERKSt16reverse_iteratorIT_E" title='std::reverse_iterator::reverse_iterator&lt;_Iterator&gt;' data-ref="_ZNSt16reverse_iteratorC1ERKSt16reverse_iteratorIT_E"></a><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Topo" title='llvm::SwingSchedulerDAG::Topo' data-ref="llvm::SwingSchedulerDAG::Topo">Topo</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort6rbeginEv" title='llvm::ScheduleDAGTopologicalSort::rbegin' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort6rbeginEv">rbegin</a>(),</td></tr>
<tr><th id="1361">1361</th><td>                                                          <dfn class="local col3 decl" id="603E" title='E' data-type='ScheduleDAGTopologicalSort::const_reverse_iterator' data-ref="603E">E</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorC1ERKSt16reverse_iteratorIT_E" title='std::reverse_iterator::reverse_iterator&lt;_Iterator&gt;' data-ref="_ZNSt16reverse_iteratorC1ERKSt16reverse_iteratorIT_E"></a><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Topo" title='llvm::SwingSchedulerDAG::Topo' data-ref="llvm::SwingSchedulerDAG::Topo">Topo</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort4rendEv" title='llvm::ScheduleDAGTopologicalSort::rend' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort4rendEv">rend</a>();</td></tr>
<tr><th id="1362">1362</th><td>       <a class="local col2 ref" href="#602I" title='I' data-ref="602I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="local col3 ref" href="#603E" title='E' data-ref="603E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorppEv" title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv">++</a><a class="local col2 ref" href="#602I" title='I' data-ref="602I">I</a>) {</td></tr>
<tr><th id="1363">1363</th><td>    <em>int</em> <dfn class="local col4 decl" id="604alap" title='alap' data-type='int' data-ref="604alap">alap</dfn> = <a class="local col3 ref" href="#593maxASAP" title='maxASAP' data-ref="593maxASAP">maxASAP</a>;</td></tr>
<tr><th id="1364">1364</th><td>    <em>int</em> <dfn class="local col5 decl" id="605zeroLatencyHeight" title='zeroLatencyHeight' data-type='int' data-ref="605zeroLatencyHeight">zeroLatencyHeight</dfn> = <var>0</var>;</td></tr>
<tr><th id="1365">1365</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="606SU" title='SU' data-type='llvm::SUnit *' data-ref="606SU">SU</dfn> = &amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col2 ref" href="#602I" title='I' data-ref="602I">I</a>]</a>;</td></tr>
<tr><th id="1366">1366</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::const_succ_iterator" title='llvm::SUnit::const_succ_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::const_iterator' data-ref="llvm::SUnit::const_succ_iterator">const_succ_iterator</a> <dfn class="local col7 decl" id="607IS" title='IS' data-type='SUnit::const_succ_iterator' data-ref="607IS">IS</dfn> = <a class="local col6 ref" href="#606SU" title='SU' data-ref="606SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="1367">1367</th><td>                                    <dfn class="local col8 decl" id="608ES" title='ES' data-type='SUnit::const_succ_iterator' data-ref="608ES">ES</dfn> = <a class="local col6 ref" href="#606SU" title='SU' data-ref="606SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="1368">1368</th><td>         <a class="local col7 ref" href="#607IS" title='IS' data-ref="607IS">IS</a> != <a class="local col8 ref" href="#608ES" title='ES' data-ref="608ES">ES</a>; ++<a class="local col7 ref" href="#607IS" title='IS' data-ref="607IS">IS</a>) {</td></tr>
<tr><th id="1369">1369</th><td>      <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="609succ" title='succ' data-type='llvm::SUnit *' data-ref="609succ">succ</dfn> = <a class="local col7 ref" href="#607IS" title='IS' data-ref="607IS">IS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1370">1370</th><td>      <b>if</b> (<a class="local col7 ref" href="#607IS" title='IS' data-ref="607IS">IS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>() == <var>0</var>)</td></tr>
<tr><th id="1371">1371</th><td>        <a class="local col5 ref" href="#605zeroLatencyHeight" title='zeroLatencyHeight' data-ref="605zeroLatencyHeight">zeroLatencyHeight</a> =</td></tr>
<tr><th id="1372">1372</th><td>            <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col5 ref" href="#605zeroLatencyHeight" title='zeroLatencyHeight' data-ref="605zeroLatencyHeight">zeroLatencyHeight</a>, <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG20getZeroLatencyHeightEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getZeroLatencyHeight' data-ref="_ZN4llvm17SwingSchedulerDAG20getZeroLatencyHeightEPNS_5SUnitE">getZeroLatencyHeight</a>(<a class="local col9 ref" href="#609succ" title='succ' data-ref="609succ">succ</a>) + <var>1</var>);</td></tr>
<tr><th id="1373">1373</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL16ignoreDependenceRKN4llvm4SDepEb" title='ignoreDependence' data-use='c' data-ref="_ZL16ignoreDependenceRKN4llvm4SDepEb">ignoreDependence</a>(*<a class="local col7 ref" href="#607IS" title='IS' data-ref="607IS">IS</a>, <b>true</b>))</td></tr>
<tr><th id="1374">1374</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1375">1375</th><td>      <a class="local col4 ref" href="#604alap" title='alap' data-ref="604alap">alap</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col4 ref" href="#604alap" title='alap' data-ref="604alap">alap</a>, (<em>int</em>)(<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG7getALAPEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getALAP' data-ref="_ZN4llvm17SwingSchedulerDAG7getALAPEPNS_5SUnitE">getALAP</a>(<a class="local col9 ref" href="#609succ" title='succ' data-ref="609succ">succ</a>) - <a class="local col7 ref" href="#607IS" title='IS' data-ref="607IS">IS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>() +</td></tr>
<tr><th id="1376">1376</th><td>                                  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG11getDistanceEPNS_5SUnitES2_RKNS_4SDepE" title='llvm::SwingSchedulerDAG::getDistance' data-ref="_ZN4llvm17SwingSchedulerDAG11getDistanceEPNS_5SUnitES2_RKNS_4SDepE">getDistance</a>(<a class="local col6 ref" href="#606SU" title='SU' data-ref="606SU">SU</a>, <a class="local col9 ref" href="#609succ" title='succ' data-ref="609succ">succ</a>, *<a class="local col7 ref" href="#607IS" title='IS' data-ref="607IS">IS</a>) * <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MII" title='llvm::SwingSchedulerDAG::MII' data-ref="llvm::SwingSchedulerDAG::MII">MII</a>));</td></tr>
<tr><th id="1377">1377</th><td>    }</td></tr>
<tr><th id="1378">1378</th><td></td></tr>
<tr><th id="1379">1379</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::ScheduleInfo" title='llvm::SwingSchedulerDAG::ScheduleInfo' data-ref="llvm::SwingSchedulerDAG::ScheduleInfo">ScheduleInfo</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col2 ref" href="#602I" title='I' data-ref="602I">I</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeInfo::ALAP" title='llvm::SwingSchedulerDAG::NodeInfo::ALAP' data-ref="llvm::SwingSchedulerDAG::NodeInfo::ALAP">ALAP</a> = <a class="local col4 ref" href="#604alap" title='alap' data-ref="604alap">alap</a>;</td></tr>
<tr><th id="1380">1380</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::ScheduleInfo" title='llvm::SwingSchedulerDAG::ScheduleInfo' data-ref="llvm::SwingSchedulerDAG::ScheduleInfo">ScheduleInfo</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col2 ref" href="#602I" title='I' data-ref="602I">I</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeInfo::ZeroLatencyHeight" title='llvm::SwingSchedulerDAG::NodeInfo::ZeroLatencyHeight' data-ref="llvm::SwingSchedulerDAG::NodeInfo::ZeroLatencyHeight">ZeroLatencyHeight</a> = <a class="local col5 ref" href="#605zeroLatencyHeight" title='zeroLatencyHeight' data-ref="605zeroLatencyHeight">zeroLatencyHeight</a>;</td></tr>
<tr><th id="1381">1381</th><td>  }</td></tr>
<tr><th id="1382">1382</th><td></td></tr>
<tr><th id="1383">1383</th><td>  <i>// After computing the node functions, compute the summary for each node set.</i></td></tr>
<tr><th id="1384">1384</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a> &amp;<dfn class="local col0 decl" id="610I" title='I' data-type='llvm::NodeSet &amp;' data-ref="610I">I</dfn> : <a class="local col9 ref" href="#589NodeSets" title='NodeSets' data-ref="589NodeSets">NodeSets</a>)</td></tr>
<tr><th id="1385">1385</th><td>    <a class="local col0 ref" href="#610I" title='I' data-ref="610I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet18computeNodeSetInfoEPNS_17SwingSchedulerDAGE" title='llvm::NodeSet::computeNodeSetInfo' data-ref="_ZN4llvm7NodeSet18computeNodeSetInfoEPNS_17SwingSchedulerDAGE">computeNodeSetInfo</a>(<b>this</b>);</td></tr>
<tr><th id="1386">1386</th><td></td></tr>
<tr><th id="1387">1387</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { for (unsigned i = 0; i &lt; SUnits.size(); i++) { dbgs() &lt;&lt; &quot;\tNode &quot; &lt;&lt; i &lt;&lt; &quot;:\n&quot;; dbgs() &lt;&lt; &quot;\t   ASAP = &quot; &lt;&lt; getASAP(&amp;SUnits[i]) &lt;&lt; &quot;\n&quot;; dbgs() &lt;&lt; &quot;\t   ALAP = &quot; &lt;&lt; getALAP(&amp;SUnits[i]) &lt;&lt; &quot;\n&quot;; dbgs() &lt;&lt; &quot;\t   MOV  = &quot; &lt;&lt; getMOV(&amp;SUnits[i]) &lt;&lt; &quot;\n&quot;; dbgs() &lt;&lt; &quot;\t   D    = &quot; &lt;&lt; getDepth(&amp;SUnits[i]) &lt;&lt; &quot;\n&quot;; dbgs() &lt;&lt; &quot;\t   H    = &quot; &lt;&lt; getHeight(&amp;SUnits[i]) &lt;&lt; &quot;\n&quot;; dbgs() &lt;&lt; &quot;\t   ZLD  = &quot; &lt;&lt; getZeroLatencyDepth(&amp;SUnits[i]) &lt;&lt; &quot;\n&quot;; dbgs() &lt;&lt; &quot;\t   ZLH  = &quot; &lt;&lt; getZeroLatencyHeight(&amp;SUnits[i]) &lt;&lt; &quot;\n&quot;; } }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1388">1388</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="611i" title='i' data-type='unsigned int' data-ref="611i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#1387" title='i' data-ref="611i">i</a> &lt; <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col1 ref" href="#1387" title='i' data-ref="611i">i</a>++) {</td></tr>
<tr><th id="1389">1389</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tNode "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#1387" title='i' data-ref="611i">i</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":\n"</q>;</td></tr>
<tr><th id="1390">1390</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t   ASAP = "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG7getASAPEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getASAP' data-ref="_ZN4llvm17SwingSchedulerDAG7getASAPEPNS_5SUnitE">getASAP</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>[<a class="local col1 ref" href="#1387" title='i' data-ref="611i">i</a>]) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1391">1391</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t   ALAP = "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG7getALAPEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getALAP' data-ref="_ZN4llvm17SwingSchedulerDAG7getALAPEPNS_5SUnitE">getALAP</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>[<a class="local col1 ref" href="#1387" title='i' data-ref="611i">i</a>]) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1392">1392</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t   MOV  = "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG6getMOVEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getMOV' data-ref="_ZN4llvm17SwingSchedulerDAG6getMOVEPNS_5SUnitE">getMOV</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>[<a class="local col1 ref" href="#1387" title='i' data-ref="611i">i</a>]) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1393">1393</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t   D    = "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG8getDepthEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getDepth' data-ref="_ZN4llvm17SwingSchedulerDAG8getDepthEPNS_5SUnitE">getDepth</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>[<a class="local col1 ref" href="#1387" title='i' data-ref="611i">i</a>]) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1394">1394</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t   H    = "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG9getHeightEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getHeight' data-ref="_ZN4llvm17SwingSchedulerDAG9getHeightEPNS_5SUnitE">getHeight</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>[<a class="local col1 ref" href="#1387" title='i' data-ref="611i">i</a>]) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1395">1395</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t   ZLD  = "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG19getZeroLatencyDepthEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getZeroLatencyDepth' data-ref="_ZN4llvm17SwingSchedulerDAG19getZeroLatencyDepthEPNS_5SUnitE">getZeroLatencyDepth</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>[<a class="local col1 ref" href="#1387" title='i' data-ref="611i">i</a>]) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1396">1396</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t   ZLH  = "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG20getZeroLatencyHeightEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getZeroLatencyHeight' data-ref="_ZN4llvm17SwingSchedulerDAG20getZeroLatencyHeightEPNS_5SUnitE">getZeroLatencyHeight</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>[<a class="local col1 ref" href="#1387" title='i' data-ref="611i">i</a>]) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1397">1397</th><td>    }</td></tr>
<tr><th id="1398">1398</th><td>  });</td></tr>
<tr><th id="1399">1399</th><td>}</td></tr>
<tr><th id="1400">1400</th><td></td></tr>
<tr><th id="1401">1401</th><td><i class="doc" data-doc="_ZL6pred_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE">/// Compute the Pred_L(O) set, as defined in the paper. The set is defined</i></td></tr>
<tr><th id="1402">1402</th><td><i class="doc" data-doc="_ZL6pred_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE">/// as the predecessors of the elements of NodeOrder that are not also in</i></td></tr>
<tr><th id="1403">1403</th><td><i class="doc" data-doc="_ZL6pred_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE">/// NodeOrder.</i></td></tr>
<tr><th id="1404">1404</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL6pred_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE" title='pred_L' data-type='bool pred_L(SetVector&lt;llvm::SUnit *&gt; &amp; NodeOrder, SmallSetVector&lt;llvm::SUnit *, 8&gt; &amp; Preds, const llvm::NodeSet * S = nullptr)' data-ref="_ZL6pred_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE">pred_L</dfn>(<a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col2 decl" id="612NodeOrder" title='NodeOrder' data-type='SetVector&lt;llvm::SUnit *&gt; &amp;' data-ref="612NodeOrder">NodeOrder</dfn>,</td></tr>
<tr><th id="1405">1405</th><td>                   <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SmallSetVector" title='llvm::SmallSetVector' data-ref="llvm::SmallSetVector">SmallSetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>8</var>&gt; &amp;<dfn class="local col3 decl" id="613Preds" title='Preds' data-type='SmallSetVector&lt;llvm::SUnit *, 8&gt; &amp;' data-ref="613Preds">Preds</dfn>,</td></tr>
<tr><th id="1406">1406</th><td>                   <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a> *<dfn class="local col4 decl" id="614S" title='S' data-type='const llvm::NodeSet *' data-ref="614S">S</dfn> = <b>nullptr</b>) {</td></tr>
<tr><th id="1407">1407</th><td>  <a class="local col3 ref" href="#613Preds" title='Preds' data-ref="613Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5clearEv" title='llvm::SetVector::clear' data-ref="_ZN4llvm9SetVector5clearEv">clear</a>();</td></tr>
<tr><th id="1408">1408</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;::<a class="typedef" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector{llvm::SUnit*,std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm::DenseSet{llvm::SUnit*,llvm::DenseMapInfo{llvm::SUnit*}}}::iterator" title='llvm::SetVector&lt;llvm::SUnit *, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseSet&lt;llvm::SUnit *, llvm::DenseMapInfo&lt;llvm::SUnit *&gt; &gt; &gt;::iterator' data-type='typename vector_type::const_iterator' data-ref="llvm::SetVector{llvm::SUnit*,std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm::DenseSet{llvm::SUnit*,llvm::DenseMapInfo{llvm::SUnit*}}}::iterator">iterator</a> <dfn class="local col5 decl" id="615I" title='I' data-type='SetVector&lt;SUnit *&gt;::iterator' data-ref="615I">I</dfn> = <a class="local col2 ref" href="#612NodeOrder" title='NodeOrder' data-ref="612NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5beginEv" title='llvm::SetVector::begin' data-ref="_ZN4llvm9SetVector5beginEv">begin</a>(), <dfn class="local col6 decl" id="616E" title='E' data-type='SetVector&lt;SUnit *&gt;::iterator' data-ref="616E">E</dfn> = <a class="local col2 ref" href="#612NodeOrder" title='NodeOrder' data-ref="612NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector3endEv" title='llvm::SetVector::end' data-ref="_ZN4llvm9SetVector3endEv">end</a>();</td></tr>
<tr><th id="1409">1409</th><td>       <a class="local col5 ref" href="#615I" title='I' data-ref="615I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col6 ref" href="#616E" title='E' data-ref="616E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col5 ref" href="#615I" title='I' data-ref="615I">I</a>) {</td></tr>
<tr><th id="1410">1410</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::pred_iterator" title='llvm::SUnit::pred_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::iterator' data-ref="llvm::SUnit::pred_iterator">pred_iterator</a> <dfn class="local col7 decl" id="617PI" title='PI' data-type='SUnit::pred_iterator' data-ref="617PI">PI</dfn> = (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col5 ref" href="#615I" title='I' data-ref="615I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <dfn class="local col8 decl" id="618PE" title='PE' data-type='SUnit::pred_iterator' data-ref="618PE">PE</dfn> = (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col5 ref" href="#615I" title='I' data-ref="615I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="1411">1411</th><td>         <a class="local col7 ref" href="#617PI" title='PI' data-ref="617PI">PI</a> != <a class="local col8 ref" href="#618PE" title='PE' data-ref="618PE">PE</a>; ++<a class="local col7 ref" href="#617PI" title='PI' data-ref="617PI">PI</a>) {</td></tr>
<tr><th id="1412">1412</th><td>      <b>if</b> (<a class="local col4 ref" href="#614S" title='S' data-ref="614S">S</a> &amp;&amp; <a class="local col4 ref" href="#614S" title='S' data-ref="614S">S</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet5countEPNS_5SUnitE" title='llvm::NodeSet::count' data-ref="_ZNK4llvm7NodeSet5countEPNS_5SUnitE">count</a>(<a class="local col7 ref" href="#617PI" title='PI' data-ref="617PI">PI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) == <var>0</var>)</td></tr>
<tr><th id="1413">1413</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1414">1414</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL16ignoreDependenceRKN4llvm4SDepEb" title='ignoreDependence' data-use='c' data-ref="_ZL16ignoreDependenceRKN4llvm4SDepEb">ignoreDependence</a>(*<a class="local col7 ref" href="#617PI" title='PI' data-ref="617PI">PI</a>, <b>true</b>))</td></tr>
<tr><th id="1415">1415</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1416">1416</th><td>      <b>if</b> (<a class="local col2 ref" href="#612NodeOrder" title='NodeOrder' data-ref="612NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col7 ref" href="#617PI" title='PI' data-ref="617PI">PI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) == <var>0</var>)</td></tr>
<tr><th id="1417">1417</th><td>        <a class="local col3 ref" href="#613Preds" title='Preds' data-ref="613Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col7 ref" href="#617PI" title='PI' data-ref="617PI">PI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="1418">1418</th><td>    }</td></tr>
<tr><th id="1419">1419</th><td>    <i>// Back-edges are predecessors with an anti-dependence.</i></td></tr>
<tr><th id="1420">1420</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::const_succ_iterator" title='llvm::SUnit::const_succ_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::const_iterator' data-ref="llvm::SUnit::const_succ_iterator">const_succ_iterator</a> <dfn class="local col9 decl" id="619IS" title='IS' data-type='SUnit::const_succ_iterator' data-ref="619IS">IS</dfn> = (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col5 ref" href="#615I" title='I' data-ref="615I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="1421">1421</th><td>                                    <dfn class="local col0 decl" id="620ES" title='ES' data-type='SUnit::const_succ_iterator' data-ref="620ES">ES</dfn> = (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col5 ref" href="#615I" title='I' data-ref="615I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="1422">1422</th><td>         <a class="local col9 ref" href="#619IS" title='IS' data-ref="619IS">IS</a> != <a class="local col0 ref" href="#620ES" title='ES' data-ref="620ES">ES</a>; ++<a class="local col9 ref" href="#619IS" title='IS' data-ref="619IS">IS</a>) {</td></tr>
<tr><th id="1423">1423</th><td>      <b>if</b> (<a class="local col9 ref" href="#619IS" title='IS' data-ref="619IS">IS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>)</td></tr>
<tr><th id="1424">1424</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1425">1425</th><td>      <b>if</b> (<a class="local col4 ref" href="#614S" title='S' data-ref="614S">S</a> &amp;&amp; <a class="local col4 ref" href="#614S" title='S' data-ref="614S">S</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet5countEPNS_5SUnitE" title='llvm::NodeSet::count' data-ref="_ZNK4llvm7NodeSet5countEPNS_5SUnitE">count</a>(<a class="local col9 ref" href="#619IS" title='IS' data-ref="619IS">IS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) == <var>0</var>)</td></tr>
<tr><th id="1426">1426</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1427">1427</th><td>      <b>if</b> (<a class="local col2 ref" href="#612NodeOrder" title='NodeOrder' data-ref="612NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col9 ref" href="#619IS" title='IS' data-ref="619IS">IS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) == <var>0</var>)</td></tr>
<tr><th id="1428">1428</th><td>        <a class="local col3 ref" href="#613Preds" title='Preds' data-ref="613Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col9 ref" href="#619IS" title='IS' data-ref="619IS">IS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="1429">1429</th><td>    }</td></tr>
<tr><th id="1430">1430</th><td>  }</td></tr>
<tr><th id="1431">1431</th><td>  <b>return</b> !<a class="local col3 ref" href="#613Preds" title='Preds' data-ref="613Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5emptyEv" title='llvm::SetVector::empty' data-ref="_ZNK4llvm9SetVector5emptyEv">empty</a>();</td></tr>
<tr><th id="1432">1432</th><td>}</td></tr>
<tr><th id="1433">1433</th><td></td></tr>
<tr><th id="1434">1434</th><td><i class="doc" data-doc="_ZL6succ_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE">/// Compute the Succ_L(O) set, as defined in the paper. The set is defined</i></td></tr>
<tr><th id="1435">1435</th><td><i class="doc" data-doc="_ZL6succ_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE">/// as the successors of the elements of NodeOrder that are not also in</i></td></tr>
<tr><th id="1436">1436</th><td><i class="doc" data-doc="_ZL6succ_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE">/// NodeOrder.</i></td></tr>
<tr><th id="1437">1437</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL6succ_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE" title='succ_L' data-type='bool succ_L(SetVector&lt;llvm::SUnit *&gt; &amp; NodeOrder, SmallSetVector&lt;llvm::SUnit *, 8&gt; &amp; Succs, const llvm::NodeSet * S = nullptr)' data-ref="_ZL6succ_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE">succ_L</dfn>(<a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col1 decl" id="621NodeOrder" title='NodeOrder' data-type='SetVector&lt;llvm::SUnit *&gt; &amp;' data-ref="621NodeOrder">NodeOrder</dfn>,</td></tr>
<tr><th id="1438">1438</th><td>                   <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SmallSetVector" title='llvm::SmallSetVector' data-ref="llvm::SmallSetVector">SmallSetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>8</var>&gt; &amp;<dfn class="local col2 decl" id="622Succs" title='Succs' data-type='SmallSetVector&lt;llvm::SUnit *, 8&gt; &amp;' data-ref="622Succs">Succs</dfn>,</td></tr>
<tr><th id="1439">1439</th><td>                   <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a> *<dfn class="local col3 decl" id="623S" title='S' data-type='const llvm::NodeSet *' data-ref="623S">S</dfn> = <b>nullptr</b>) {</td></tr>
<tr><th id="1440">1440</th><td>  <a class="local col2 ref" href="#622Succs" title='Succs' data-ref="622Succs">Succs</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5clearEv" title='llvm::SetVector::clear' data-ref="_ZN4llvm9SetVector5clearEv">clear</a>();</td></tr>
<tr><th id="1441">1441</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;::<a class="typedef" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector{llvm::SUnit*,std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm::DenseSet{llvm::SUnit*,llvm::DenseMapInfo{llvm::SUnit*}}}::iterator" title='llvm::SetVector&lt;llvm::SUnit *, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseSet&lt;llvm::SUnit *, llvm::DenseMapInfo&lt;llvm::SUnit *&gt; &gt; &gt;::iterator' data-type='typename vector_type::const_iterator' data-ref="llvm::SetVector{llvm::SUnit*,std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm::DenseSet{llvm::SUnit*,llvm::DenseMapInfo{llvm::SUnit*}}}::iterator">iterator</a> <dfn class="local col4 decl" id="624I" title='I' data-type='SetVector&lt;SUnit *&gt;::iterator' data-ref="624I">I</dfn> = <a class="local col1 ref" href="#621NodeOrder" title='NodeOrder' data-ref="621NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5beginEv" title='llvm::SetVector::begin' data-ref="_ZN4llvm9SetVector5beginEv">begin</a>(), <dfn class="local col5 decl" id="625E" title='E' data-type='SetVector&lt;SUnit *&gt;::iterator' data-ref="625E">E</dfn> = <a class="local col1 ref" href="#621NodeOrder" title='NodeOrder' data-ref="621NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector3endEv" title='llvm::SetVector::end' data-ref="_ZN4llvm9SetVector3endEv">end</a>();</td></tr>
<tr><th id="1442">1442</th><td>       <a class="local col4 ref" href="#624I" title='I' data-ref="624I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col5 ref" href="#625E" title='E' data-ref="625E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col4 ref" href="#624I" title='I' data-ref="624I">I</a>) {</td></tr>
<tr><th id="1443">1443</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::succ_iterator" title='llvm::SUnit::succ_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::iterator' data-ref="llvm::SUnit::succ_iterator">succ_iterator</a> <dfn class="local col6 decl" id="626SI" title='SI' data-type='SUnit::succ_iterator' data-ref="626SI">SI</dfn> = (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#624I" title='I' data-ref="624I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <dfn class="local col7 decl" id="627SE" title='SE' data-type='SUnit::succ_iterator' data-ref="627SE">SE</dfn> = (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#624I" title='I' data-ref="624I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="1444">1444</th><td>         <a class="local col6 ref" href="#626SI" title='SI' data-ref="626SI">SI</a> != <a class="local col7 ref" href="#627SE" title='SE' data-ref="627SE">SE</a>; ++<a class="local col6 ref" href="#626SI" title='SI' data-ref="626SI">SI</a>) {</td></tr>
<tr><th id="1445">1445</th><td>      <b>if</b> (<a class="local col3 ref" href="#623S" title='S' data-ref="623S">S</a> &amp;&amp; <a class="local col3 ref" href="#623S" title='S' data-ref="623S">S</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet5countEPNS_5SUnitE" title='llvm::NodeSet::count' data-ref="_ZNK4llvm7NodeSet5countEPNS_5SUnitE">count</a>(<a class="local col6 ref" href="#626SI" title='SI' data-ref="626SI">SI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) == <var>0</var>)</td></tr>
<tr><th id="1446">1446</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1447">1447</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL16ignoreDependenceRKN4llvm4SDepEb" title='ignoreDependence' data-use='c' data-ref="_ZL16ignoreDependenceRKN4llvm4SDepEb">ignoreDependence</a>(*<a class="local col6 ref" href="#626SI" title='SI' data-ref="626SI">SI</a>, <b>false</b>))</td></tr>
<tr><th id="1448">1448</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1449">1449</th><td>      <b>if</b> (<a class="local col1 ref" href="#621NodeOrder" title='NodeOrder' data-ref="621NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col6 ref" href="#626SI" title='SI' data-ref="626SI">SI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) == <var>0</var>)</td></tr>
<tr><th id="1450">1450</th><td>        <a class="local col2 ref" href="#622Succs" title='Succs' data-ref="622Succs">Succs</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col6 ref" href="#626SI" title='SI' data-ref="626SI">SI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="1451">1451</th><td>    }</td></tr>
<tr><th id="1452">1452</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::const_pred_iterator" title='llvm::SUnit::const_pred_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::const_iterator' data-ref="llvm::SUnit::const_pred_iterator">const_pred_iterator</a> <dfn class="local col8 decl" id="628PI" title='PI' data-type='SUnit::const_pred_iterator' data-ref="628PI">PI</dfn> = (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#624I" title='I' data-ref="624I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="1453">1453</th><td>                                    <dfn class="local col9 decl" id="629PE" title='PE' data-type='SUnit::const_pred_iterator' data-ref="629PE">PE</dfn> = (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#624I" title='I' data-ref="624I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="1454">1454</th><td>         <a class="local col8 ref" href="#628PI" title='PI' data-ref="628PI">PI</a> != <a class="local col9 ref" href="#629PE" title='PE' data-ref="629PE">PE</a>; ++<a class="local col8 ref" href="#628PI" title='PI' data-ref="628PI">PI</a>) {</td></tr>
<tr><th id="1455">1455</th><td>      <b>if</b> (<a class="local col8 ref" href="#628PI" title='PI' data-ref="628PI">PI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>)</td></tr>
<tr><th id="1456">1456</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1457">1457</th><td>      <b>if</b> (<a class="local col3 ref" href="#623S" title='S' data-ref="623S">S</a> &amp;&amp; <a class="local col3 ref" href="#623S" title='S' data-ref="623S">S</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet5countEPNS_5SUnitE" title='llvm::NodeSet::count' data-ref="_ZNK4llvm7NodeSet5countEPNS_5SUnitE">count</a>(<a class="local col8 ref" href="#628PI" title='PI' data-ref="628PI">PI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) == <var>0</var>)</td></tr>
<tr><th id="1458">1458</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1459">1459</th><td>      <b>if</b> (<a class="local col1 ref" href="#621NodeOrder" title='NodeOrder' data-ref="621NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col8 ref" href="#628PI" title='PI' data-ref="628PI">PI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) == <var>0</var>)</td></tr>
<tr><th id="1460">1460</th><td>        <a class="local col2 ref" href="#622Succs" title='Succs' data-ref="622Succs">Succs</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col8 ref" href="#628PI" title='PI' data-ref="628PI">PI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="1461">1461</th><td>    }</td></tr>
<tr><th id="1462">1462</th><td>  }</td></tr>
<tr><th id="1463">1463</th><td>  <b>return</b> !<a class="local col2 ref" href="#622Succs" title='Succs' data-ref="622Succs">Succs</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5emptyEv" title='llvm::SetVector::empty' data-ref="_ZNK4llvm9SetVector5emptyEv">empty</a>();</td></tr>
<tr><th id="1464">1464</th><td>}</td></tr>
<tr><th id="1465">1465</th><td></td></tr>
<tr><th id="1466">1466</th><td><i class="doc" data-doc="_ZL11computePathPN4llvm5SUnitERNS_9SetVectorIS1_St6vectorIS1_SaIS1_EENS_8DenseSetIS1_NS_12DenseMapInfoIS1_EEEEEESB_SB_RNS_11SmallPtrSetIS1_Lj8EEE">/// Return true if there is a path from the specified node to any of the nodes</i></td></tr>
<tr><th id="1467">1467</th><td><i class="doc" data-doc="_ZL11computePathPN4llvm5SUnitERNS_9SetVectorIS1_St6vectorIS1_SaIS1_EENS_8DenseSetIS1_NS_12DenseMapInfoIS1_EEEEEESB_SB_RNS_11SmallPtrSetIS1_Lj8EEE">/// in DestNodes. Keep track and return the nodes in any path.</i></td></tr>
<tr><th id="1468">1468</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11computePathPN4llvm5SUnitERNS_9SetVectorIS1_St6vectorIS1_SaIS1_EENS_8DenseSetIS1_NS_12DenseMapInfoIS1_EEEEEESB_SB_RNS_11SmallPtrSetIS1_Lj8EEE" title='computePath' data-type='bool computePath(llvm::SUnit * Cur, SetVector&lt;llvm::SUnit *&gt; &amp; Path, SetVector&lt;llvm::SUnit *&gt; &amp; DestNodes, SetVector&lt;llvm::SUnit *&gt; &amp; Exclude, SmallPtrSet&lt;llvm::SUnit *, 8&gt; &amp; Visited)' data-ref="_ZL11computePathPN4llvm5SUnitERNS_9SetVectorIS1_St6vectorIS1_SaIS1_EENS_8DenseSetIS1_NS_12DenseMapInfoIS1_EEEEEESB_SB_RNS_11SmallPtrSetIS1_Lj8EEE">computePath</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="630Cur" title='Cur' data-type='llvm::SUnit *' data-ref="630Cur">Cur</dfn>, <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col1 decl" id="631Path" title='Path' data-type='SetVector&lt;llvm::SUnit *&gt; &amp;' data-ref="631Path">Path</dfn>,</td></tr>
<tr><th id="1469">1469</th><td>                        <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col2 decl" id="632DestNodes" title='DestNodes' data-type='SetVector&lt;llvm::SUnit *&gt; &amp;' data-ref="632DestNodes">DestNodes</dfn>,</td></tr>
<tr><th id="1470">1470</th><td>                        <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col3 decl" id="633Exclude" title='Exclude' data-type='SetVector&lt;llvm::SUnit *&gt; &amp;' data-ref="633Exclude">Exclude</dfn>,</td></tr>
<tr><th id="1471">1471</th><td>                        <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>8</var>&gt; &amp;<dfn class="local col4 decl" id="634Visited" title='Visited' data-type='SmallPtrSet&lt;llvm::SUnit *, 8&gt; &amp;' data-ref="634Visited">Visited</dfn>) {</td></tr>
<tr><th id="1472">1472</th><td>  <b>if</b> (<a class="local col0 ref" href="#630Cur" title='Cur' data-ref="630Cur">Cur</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit14isBoundaryNodeEv" title='llvm::SUnit::isBoundaryNode' data-ref="_ZNK4llvm5SUnit14isBoundaryNodeEv">isBoundaryNode</a>())</td></tr>
<tr><th id="1473">1473</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1474">1474</th><td>  <b>if</b> (<a class="local col3 ref" href="#633Exclude" title='Exclude' data-ref="633Exclude">Exclude</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col0 ref" href="#630Cur" title='Cur' data-ref="630Cur">Cur</a>) != <var>0</var>)</td></tr>
<tr><th id="1475">1475</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1476">1476</th><td>  <b>if</b> (<a class="local col2 ref" href="#632DestNodes" title='DestNodes' data-ref="632DestNodes">DestNodes</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col0 ref" href="#630Cur" title='Cur' data-ref="630Cur">Cur</a>) != <var>0</var>)</td></tr>
<tr><th id="1477">1477</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1478">1478</th><td>  <b>if</b> (!<a class="local col4 ref" href="#634Visited" title='Visited' data-ref="634Visited">Visited</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col0 ref" href="#630Cur" title='Cur' data-ref="630Cur">Cur</a>).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SmallPtrSetIterator&lt;llvm::SUnit *&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="1479">1479</th><td>    <b>return</b> <a class="local col1 ref" href="#631Path" title='Path' data-ref="631Path">Path</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col0 ref" href="#630Cur" title='Cur' data-ref="630Cur">Cur</a>) != <var>0</var>;</td></tr>
<tr><th id="1480">1480</th><td>  <em>bool</em> <dfn class="local col5 decl" id="635FoundPath" title='FoundPath' data-type='bool' data-ref="635FoundPath">FoundPath</dfn> = <b>false</b>;</td></tr>
<tr><th id="1481">1481</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="636SI" title='SI' data-type='llvm::SDep &amp;' data-ref="636SI">SI</dfn> : <a class="local col0 ref" href="#630Cur" title='Cur' data-ref="630Cur">Cur</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>)</td></tr>
<tr><th id="1482">1482</th><td>    <a class="local col5 ref" href="#635FoundPath" title='FoundPath' data-ref="635FoundPath">FoundPath</a> |= <a class="tu ref" href="#_ZL11computePathPN4llvm5SUnitERNS_9SetVectorIS1_St6vectorIS1_SaIS1_EENS_8DenseSetIS1_NS_12DenseMapInfoIS1_EEEEEESB_SB_RNS_11SmallPtrSetIS1_Lj8EEE" title='computePath' data-use='c' data-ref="_ZL11computePathPN4llvm5SUnitERNS_9SetVectorIS1_St6vectorIS1_SaIS1_EENS_8DenseSetIS1_NS_12DenseMapInfoIS1_EEEEEESB_SB_RNS_11SmallPtrSetIS1_Lj8EEE">computePath</a>(<a class="local col6 ref" href="#636SI" title='SI' data-ref="636SI">SI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>(), <span class='refarg'><a class="local col1 ref" href="#631Path" title='Path' data-ref="631Path">Path</a></span>, <span class='refarg'><a class="local col2 ref" href="#632DestNodes" title='DestNodes' data-ref="632DestNodes">DestNodes</a></span>, <span class='refarg'><a class="local col3 ref" href="#633Exclude" title='Exclude' data-ref="633Exclude">Exclude</a></span>, <span class='refarg'><a class="local col4 ref" href="#634Visited" title='Visited' data-ref="634Visited">Visited</a></span>);</td></tr>
<tr><th id="1483">1483</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="637PI" title='PI' data-type='llvm::SDep &amp;' data-ref="637PI">PI</dfn> : <a class="local col0 ref" href="#630Cur" title='Cur' data-ref="630Cur">Cur</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>)</td></tr>
<tr><th id="1484">1484</th><td>    <b>if</b> (<a class="local col7 ref" href="#637PI" title='PI' data-ref="637PI">PI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>)</td></tr>
<tr><th id="1485">1485</th><td>      <a class="local col5 ref" href="#635FoundPath" title='FoundPath' data-ref="635FoundPath">FoundPath</a> |=</td></tr>
<tr><th id="1486">1486</th><td>          <a class="tu ref" href="#_ZL11computePathPN4llvm5SUnitERNS_9SetVectorIS1_St6vectorIS1_SaIS1_EENS_8DenseSetIS1_NS_12DenseMapInfoIS1_EEEEEESB_SB_RNS_11SmallPtrSetIS1_Lj8EEE" title='computePath' data-use='c' data-ref="_ZL11computePathPN4llvm5SUnitERNS_9SetVectorIS1_St6vectorIS1_SaIS1_EENS_8DenseSetIS1_NS_12DenseMapInfoIS1_EEEEEESB_SB_RNS_11SmallPtrSetIS1_Lj8EEE">computePath</a>(<a class="local col7 ref" href="#637PI" title='PI' data-ref="637PI">PI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>(), <span class='refarg'><a class="local col1 ref" href="#631Path" title='Path' data-ref="631Path">Path</a></span>, <span class='refarg'><a class="local col2 ref" href="#632DestNodes" title='DestNodes' data-ref="632DestNodes">DestNodes</a></span>, <span class='refarg'><a class="local col3 ref" href="#633Exclude" title='Exclude' data-ref="633Exclude">Exclude</a></span>, <span class='refarg'><a class="local col4 ref" href="#634Visited" title='Visited' data-ref="634Visited">Visited</a></span>);</td></tr>
<tr><th id="1487">1487</th><td>  <b>if</b> (<a class="local col5 ref" href="#635FoundPath" title='FoundPath' data-ref="635FoundPath">FoundPath</a>)</td></tr>
<tr><th id="1488">1488</th><td>    <a class="local col1 ref" href="#631Path" title='Path' data-ref="631Path">Path</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col0 ref" href="#630Cur" title='Cur' data-ref="630Cur">Cur</a>);</td></tr>
<tr><th id="1489">1489</th><td>  <b>return</b> <a class="local col5 ref" href="#635FoundPath" title='FoundPath' data-ref="635FoundPath">FoundPath</a>;</td></tr>
<tr><th id="1490">1490</th><td>}</td></tr>
<tr><th id="1491">1491</th><td></td></tr>
<tr><th id="1492">1492</th><td><i class="doc" data-doc="_ZL8isSubsetRT_RT0_">/// Return true if Set1 is a subset of Set2.</i></td></tr>
<tr><th id="1493">1493</th><td><b>template</b> &lt;<b>class</b> S1Ty, <b>class</b> S2Ty&gt; <em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL8isSubsetRT_RT0_" title='isSubset' data-type='bool isSubset(S1Ty &amp; Set1, S2Ty &amp; Set2)' data-ref="_ZL8isSubsetRT_RT0_">isSubset</dfn>(S1Ty &amp;<dfn class="local col8 decl" id="638Set1" title='Set1' data-type='S1Ty &amp;' data-ref="638Set1">Set1</dfn>, S2Ty &amp;<dfn class="local col9 decl" id="639Set2" title='Set2' data-type='S2Ty &amp;' data-ref="639Set2">Set2</dfn>) {</td></tr>
<tr><th id="1494">1494</th><td>  <b>for</b> (<b>typename</b> S1Ty::iterator <dfn class="local col0 decl" id="640I" title='I' data-type='typename S1Ty::iterator' data-ref="640I">I</dfn> = <a class="local col8 ref" href="#638Set1" title='Set1' data-ref="638Set1">Set1</a>.begin(), <dfn class="local col1 decl" id="641E" title='E' data-type='typename S1Ty::iterator' data-ref="641E">E</dfn> = <a class="local col8 ref" href="#638Set1" title='Set1' data-ref="638Set1">Set1</a>.end(); <a class="local col0 ref" href="#640I" title='I' data-ref="640I">I</a> != <a class="local col1 ref" href="#641E" title='E' data-ref="641E">E</a>; ++<a class="local col0 ref" href="#640I" title='I' data-ref="640I">I</a>)</td></tr>
<tr><th id="1495">1495</th><td>    <b>if</b> (<a class="local col9 ref" href="#639Set2" title='Set2' data-ref="639Set2">Set2</a>.count(*<a class="local col0 ref" href="#640I" title='I' data-ref="640I">I</a>) == <var>0</var>)</td></tr>
<tr><th id="1496">1496</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1497">1497</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1498">1498</th><td>}</td></tr>
<tr><th id="1499">1499</th><td></td></tr>
<tr><th id="1500">1500</th><td><i class="doc" data-doc="_ZL15computeLiveOutsRN4llvm15MachineFunctionERNS_18RegPressureTrackerERNS_7NodeSetE">/// Compute the live-out registers for the instructions in a node-set.</i></td></tr>
<tr><th id="1501">1501</th><td><i class="doc" data-doc="_ZL15computeLiveOutsRN4llvm15MachineFunctionERNS_18RegPressureTrackerERNS_7NodeSetE">/// The live-out registers are those that are defined in the node-set,</i></td></tr>
<tr><th id="1502">1502</th><td><i class="doc" data-doc="_ZL15computeLiveOutsRN4llvm15MachineFunctionERNS_18RegPressureTrackerERNS_7NodeSetE">/// but not used. Except for use operands of Phis.</i></td></tr>
<tr><th id="1503">1503</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL15computeLiveOutsRN4llvm15MachineFunctionERNS_18RegPressureTrackerERNS_7NodeSetE" title='computeLiveOuts' data-type='void computeLiveOuts(llvm::MachineFunction &amp; MF, llvm::RegPressureTracker &amp; RPTracker, llvm::NodeSet &amp; NS)' data-ref="_ZL15computeLiveOutsRN4llvm15MachineFunctionERNS_18RegPressureTrackerERNS_7NodeSetE">computeLiveOuts</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="642MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="642MF">MF</dfn>, <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col3 decl" id="643RPTracker" title='RPTracker' data-type='llvm::RegPressureTracker &amp;' data-ref="643RPTracker">RPTracker</dfn>,</td></tr>
<tr><th id="1504">1504</th><td>                            <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a> &amp;<dfn class="local col4 decl" id="644NS" title='NS' data-type='llvm::NodeSet &amp;' data-ref="644NS">NS</dfn>) {</td></tr>
<tr><th id="1505">1505</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="645TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="645TRI">TRI</dfn> = <a class="local col2 ref" href="#642MF" title='MF' data-ref="642MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1506">1506</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="646MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="646MRI">MRI</dfn> = <a class="local col2 ref" href="#642MF" title='MF' data-ref="642MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1507">1507</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="647LiveOutRegs" title='LiveOutRegs' data-type='SmallVector&lt;llvm::RegisterMaskPair, 8&gt;' data-ref="647LiveOutRegs">LiveOutRegs</dfn>;</td></tr>
<tr><th id="1508">1508</th><td>  <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col8 decl" id="648Uses" title='Uses' data-type='SmallSet&lt;unsigned int, 4&gt;' data-ref="648Uses">Uses</dfn>;</td></tr>
<tr><th id="1509">1509</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="649SU" title='SU' data-type='llvm::SUnit *' data-ref="649SU">SU</dfn> : <a class="local col4 ref" href="#644NS" title='NS' data-ref="644NS">NS</a>) {</td></tr>
<tr><th id="1510">1510</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="650MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="650MI">MI</dfn> = <a class="local col9 ref" href="#649SU" title='SU' data-ref="649SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="1511">1511</th><td>    <b>if</b> (<a class="local col0 ref" href="#650MI" title='MI' data-ref="650MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="1512">1512</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1513">1513</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="651MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="651MO">MO</dfn> : <a class="local col0 ref" href="#650MI" title='MI' data-ref="650MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="1514">1514</th><td>      <b>if</b> (<a class="local col1 ref" href="#651MO" title='MO' data-ref="651MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col1 ref" href="#651MO" title='MO' data-ref="651MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="1515">1515</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="652Reg" title='Reg' data-type='unsigned int' data-ref="652Reg">Reg</dfn> = <a class="local col1 ref" href="#651MO" title='MO' data-ref="651MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1516">1516</th><td>        <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#652Reg" title='Reg' data-ref="652Reg">Reg</a>))</td></tr>
<tr><th id="1517">1517</th><td>          <a class="local col8 ref" href="#648Uses" title='Uses' data-ref="648Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col2 ref" href="#652Reg" title='Reg' data-ref="652Reg">Reg</a>);</td></tr>
<tr><th id="1518">1518</th><td>        <b>else</b> <b>if</b> (<a class="local col6 ref" href="#646MRI" title='MRI' data-ref="646MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</a>(<a class="local col2 ref" href="#652Reg" title='Reg' data-ref="652Reg">Reg</a>))</td></tr>
<tr><th id="1519">1519</th><td>          <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col3 decl" id="653Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="653Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col2 ref" href="#652Reg" title='Reg' data-ref="652Reg">Reg</a>, <a class="local col5 ref" href="#645TRI" title='TRI' data-ref="645TRI">TRI</a>); <a class="local col3 ref" href="#653Units" title='Units' data-ref="653Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col3 ref" href="#653Units" title='Units' data-ref="653Units">Units</a>)</td></tr>
<tr><th id="1520">1520</th><td>            <a class="local col8 ref" href="#648Uses" title='Uses' data-ref="648Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col3 ref" href="#653Units" title='Units' data-ref="653Units">Units</a>);</td></tr>
<tr><th id="1521">1521</th><td>      }</td></tr>
<tr><th id="1522">1522</th><td>  }</td></tr>
<tr><th id="1523">1523</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="654SU" title='SU' data-type='llvm::SUnit *' data-ref="654SU">SU</dfn> : <a class="local col4 ref" href="#644NS" title='NS' data-ref="644NS">NS</a>)</td></tr>
<tr><th id="1524">1524</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="655MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="655MO">MO</dfn> : <a class="local col4 ref" href="#654SU" title='SU' data-ref="654SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="1525">1525</th><td>      <b>if</b> (<a class="local col5 ref" href="#655MO" title='MO' data-ref="655MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col5 ref" href="#655MO" title='MO' data-ref="655MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; !<a class="local col5 ref" href="#655MO" title='MO' data-ref="655MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="1526">1526</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="656Reg" title='Reg' data-type='unsigned int' data-ref="656Reg">Reg</dfn> = <a class="local col5 ref" href="#655MO" title='MO' data-ref="655MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1527">1527</th><td>        <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#656Reg" title='Reg' data-ref="656Reg">Reg</a>)) {</td></tr>
<tr><th id="1528">1528</th><td>          <b>if</b> (!<a class="local col8 ref" href="#648Uses" title='Uses' data-ref="648Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col6 ref" href="#656Reg" title='Reg' data-ref="656Reg">Reg</a>))</td></tr>
<tr><th id="1529">1529</th><td>            <a class="local col7 ref" href="#647LiveOutRegs" title='LiveOutRegs' data-ref="647LiveOutRegs">LiveOutRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE">(</a><a class="local col6 ref" href="#656Reg" title='Reg' data-ref="656Reg">Reg</a>,</td></tr>
<tr><th id="1530">1530</th><td>                                                   <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>()));</td></tr>
<tr><th id="1531">1531</th><td>        } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#646MRI" title='MRI' data-ref="646MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</a>(<a class="local col6 ref" href="#656Reg" title='Reg' data-ref="656Reg">Reg</a>)) {</td></tr>
<tr><th id="1532">1532</th><td>          <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col7 decl" id="657Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="657Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col6 ref" href="#656Reg" title='Reg' data-ref="656Reg">Reg</a>, <a class="local col5 ref" href="#645TRI" title='TRI' data-ref="645TRI">TRI</a>); <a class="local col7 ref" href="#657Units" title='Units' data-ref="657Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col7 ref" href="#657Units" title='Units' data-ref="657Units">Units</a>)</td></tr>
<tr><th id="1533">1533</th><td>            <b>if</b> (!<a class="local col8 ref" href="#648Uses" title='Uses' data-ref="648Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col7 ref" href="#657Units" title='Units' data-ref="657Units">Units</a>))</td></tr>
<tr><th id="1534">1534</th><td>              <a class="local col7 ref" href="#647LiveOutRegs" title='LiveOutRegs' data-ref="647LiveOutRegs">LiveOutRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE">(</a><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col7 ref" href="#657Units" title='Units' data-ref="657Units">Units</a>,</td></tr>
<tr><th id="1535">1535</th><td>                                                     <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>()));</td></tr>
<tr><th id="1536">1536</th><td>        }</td></tr>
<tr><th id="1537">1537</th><td>      }</td></tr>
<tr><th id="1538">1538</th><td>  <a class="local col3 ref" href="#643RPTracker" title='RPTracker' data-ref="643RPTracker">RPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::addLiveRegs' data-ref="_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE">addLiveRegs</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col7 ref" href="#647LiveOutRegs" title='LiveOutRegs' data-ref="647LiveOutRegs">LiveOutRegs</a>);</td></tr>
<tr><th id="1539">1539</th><td>}</td></tr>
<tr><th id="1540">1540</th><td></td></tr>
<tr><th id="1541">1541</th><td><i class="doc">/// A heuristic to filter nodes in recurrent node-sets if the register</i></td></tr>
<tr><th id="1542">1542</th><td><i class="doc">/// pressure of a set is too high.</i></td></tr>
<tr><th id="1543">1543</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG22registerPressureFilterERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::registerPressureFilter' data-ref="_ZN4llvm17SwingSchedulerDAG22registerPressureFilterERNS_11SmallVectorINS_7NodeSetELj8EEE">registerPressureFilter</dfn>(<a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col8 decl" id="658NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="658NodeSets">NodeSets</dfn>) {</td></tr>
<tr><th id="1544">1544</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="659NS" title='NS' data-type='llvm::NodeSet &amp;' data-ref="659NS">NS</dfn> : <a class="local col8 ref" href="#658NodeSets" title='NodeSets' data-ref="658NodeSets">NodeSets</a>) {</td></tr>
<tr><th id="1545">1545</th><td>    <i>// Skip small node-sets since they won't cause register pressure problems.</i></td></tr>
<tr><th id="1546">1546</th><td>    <b>if</b> (<a class="local col9 ref" href="#659NS" title='NS' data-ref="659NS">NS</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet4sizeEv" title='llvm::NodeSet::size' data-ref="_ZNK4llvm7NodeSet4sizeEv">size</a>() &lt;= <var>2</var>)</td></tr>
<tr><th id="1547">1547</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1548">1548</th><td>    <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</a> <a class="ref fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#68" title='llvm::IntervalPressure::IntervalPressure' data-ref="_ZN4llvm16IntervalPressureC1Ev"></a><dfn class="local col0 decl" id="660RecRegPressure" title='RecRegPressure' data-type='llvm::IntervalPressure' data-ref="660RecRegPressure">RecRegPressure</dfn>;</td></tr>
<tr><th id="1549">1549</th><td>    <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> <dfn class="local col1 decl" id="661RecRPTracker" title='RecRPTracker' data-type='llvm::RegPressureTracker' data-ref="661RecRPTracker">RecRPTracker</dfn><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTrackerC1ERNS_16IntervalPressureE" title='llvm::RegPressureTracker::RegPressureTracker' data-ref="_ZN4llvm18RegPressureTrackerC1ERNS_16IntervalPressureE">(</a><a class="local col0 ref" href="#660RecRegPressure" title='RecRegPressure' data-ref="660RecRegPressure">RecRegPressure</a>);</td></tr>
<tr><th id="1550">1550</th><td>    <a class="local col1 ref" href="#661RecRPTracker" title='RecRPTracker' data-ref="661RecRPTracker">RecRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404" title='llvm::RegPressureTracker::init' data-ref="_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404">init</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>, &amp;<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::RegClassInfo" title='llvm::SwingSchedulerDAG::RegClassInfo' data-ref="llvm::SwingSchedulerDAG::RegClassInfo">RegClassInfo</a>, &amp;<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::LIS" title='llvm::SwingSchedulerDAG::LIS' data-ref="llvm::SwingSchedulerDAG::LIS">LIS</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <b>false</b>, <b>true</b>);</td></tr>
<tr><th id="1551">1551</th><td>    <a class="tu ref" href="#_ZL15computeLiveOutsRN4llvm15MachineFunctionERNS_18RegPressureTrackerERNS_7NodeSetE" title='computeLiveOuts' data-use='c' data-ref="_ZL15computeLiveOutsRN4llvm15MachineFunctionERNS_18RegPressureTrackerERNS_7NodeSetE">computeLiveOuts</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#661RecRPTracker" title='RecRPTracker' data-ref="661RecRPTracker">RecRPTracker</a></span>, <span class='refarg'><a class="local col9 ref" href="#659NS" title='NS' data-ref="659NS">NS</a></span>);</td></tr>
<tr><th id="1552">1552</th><td>    <a class="local col1 ref" href="#661RecRPTracker" title='RecRPTracker' data-ref="661RecRPTracker">RecRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11closeBottomEv" title='llvm::RegPressureTracker::closeBottom' data-ref="_ZN4llvm18RegPressureTracker11closeBottomEv">closeBottom</a>();</td></tr>
<tr><th id="1553">1553</th><td></td></tr>
<tr><th id="1554">1554</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <dfn class="local col2 decl" id="662SUnits" title='SUnits' data-type='std::vector&lt;SUnit *&gt;' data-ref="662SUnits">SUnits</dfn><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ET_S0_RKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ET_S0_RKT0_">(</a><a class="local col9 ref" href="#659NS" title='NS' data-ref="659NS">NS</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet5beginEv" title='llvm::NodeSet::begin' data-ref="_ZN4llvm7NodeSet5beginEv">begin</a>(), <a class="local col9 ref" href="#659NS" title='NS' data-ref="659NS">NS</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet3endEv" title='llvm::NodeSet::end' data-ref="_ZN4llvm7NodeSet3endEv">end</a>());</td></tr>
<tr><th id="1555">1555</th><td>    <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_T0_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_T0_">sort</a>(<span class='refarg'><a class="local col2 ref" href="#662SUnits" title='SUnits' data-ref="662SUnits">SUnits</a></span>, [](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="663A" title='A' data-type='const llvm::SUnit *' data-ref="663A">A</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="664B" title='B' data-type='const llvm::SUnit *' data-ref="664B">B</dfn>) {</td></tr>
<tr><th id="1556">1556</th><td>      <b>return</b> <a class="local col3 ref" href="#663A" title='A' data-ref="663A">A</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt; <a class="local col4 ref" href="#664B" title='B' data-ref="664B">B</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>;</td></tr>
<tr><th id="1557">1557</th><td>    });</td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="665SU" title='SU' data-type='llvm::SUnit *&amp;' data-ref="665SU">SU</dfn> : <a class="local col2 ref" href="#662SUnits" title='SUnits' data-ref="662SUnits">SUnits</a>) {</td></tr>
<tr><th id="1560">1560</th><td>      <i>// Since we're computing the register pressure for a subset of the</i></td></tr>
<tr><th id="1561">1561</th><td><i>      // instructions in a block, we need to set the tracker for each</i></td></tr>
<tr><th id="1562">1562</th><td><i>      // instruction in the node-set. The tracker is set to the instruction</i></td></tr>
<tr><th id="1563">1563</th><td><i>      // just after the one we're interested in.</i></td></tr>
<tr><th id="1564">1564</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col6 decl" id="666CurInstI" title='CurInstI' data-type='MachineBasicBlock::const_iterator' data-ref="666CurInstI">CurInstI</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col5 ref" href="#665SU" title='SU' data-ref="665SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="1565">1565</th><td>      <a class="local col1 ref" href="#661RecRPTracker" title='RecRPTracker' data-ref="661RecRPTracker">RecRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker6setPosENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::RegPressureTracker::setPos' data-ref="_ZN4llvm18RegPressureTracker6setPosENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">setPos</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="local col6 ref" href="#666CurInstI" title='CurInstI' data-ref="666CurInstI">CurInstI</a>));</td></tr>
<tr><th id="1566">1566</th><td></td></tr>
<tr><th id="1567">1567</th><td>      <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</a> <a class="ref fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegPressureDeltaC1Ev" title='llvm::RegPressureDelta::RegPressureDelta' data-ref="_ZN4llvm16RegPressureDeltaC1Ev"></a><dfn class="local col7 decl" id="667RPDelta" title='RPDelta' data-type='llvm::RegPressureDelta' data-ref="667RPDelta">RPDelta</dfn>;</td></tr>
<tr><th id="1568">1568</th><td>      <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a>&gt; <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev"></a><dfn class="local col8 decl" id="668CriticalPSets" title='CriticalPSets' data-type='ArrayRef&lt;llvm::PressureChange&gt;' data-ref="668CriticalPSets">CriticalPSets</dfn>;</td></tr>
<tr><th id="1569">1569</th><td>      <a class="local col1 ref" href="#661RecRPTracker" title='RecRPTracker' data-ref="661RecRPTracker">RecRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker25getMaxUpwardPressureDeltaEPKNS_12MachineInstrEPNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE" title='llvm::RegPressureTracker::getMaxUpwardPressureDelta' data-ref="_ZN4llvm18RegPressureTracker25getMaxUpwardPressureDeltaEPKNS_12MachineInstrEPNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE">getMaxUpwardPressureDelta</a>(<a class="local col5 ref" href="#665SU" title='SU' data-ref="665SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(), <b>nullptr</b>, <span class='refarg'><a class="local col7 ref" href="#667RPDelta" title='RPDelta' data-ref="667RPDelta">RPDelta</a></span>,</td></tr>
<tr><th id="1570">1570</th><td>                                             <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::PressureChange&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14PressureChangeEEC1ERKS2_"></a><a class="local col8 ref" href="#668CriticalPSets" title='CriticalPSets' data-ref="668CriticalPSets">CriticalPSets</a>,</td></tr>
<tr><th id="1571">1571</th><td>                                             <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col0 ref" href="#660RecRegPressure" title='RecRegPressure' data-ref="660RecRegPressure">RecRegPressure</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>);</td></tr>
<tr><th id="1572">1572</th><td>      <b>if</b> (<a class="local col7 ref" href="#667RPDelta" title='RPDelta' data-ref="667RPDelta">RPDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="1573">1573</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;Excess register pressure: SU(&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;) &quot; &lt;&lt; TRI-&gt;getRegPressureSetName(RPDelta.Excess.getPSet()) &lt;&lt; &quot;:&quot; &lt;&lt; RPDelta.Excess.getUnitInc(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1574">1574</th><td>            <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Excess register pressure: SU("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#665SU" title='SU' data-ref="665SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q></td></tr>
<tr><th id="1575">1575</th><td>                   <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj" title='llvm::TargetRegisterInfo::getRegPressureSetName' data-ref="_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj">getRegPressureSetName</a>(<a class="local col7 ref" href="#667RPDelta" title='RPDelta' data-ref="667RPDelta">RPDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>())</td></tr>
<tr><th id="1576">1576</th><td>                   <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col7 ref" href="#667RPDelta" title='RPDelta' data-ref="667RPDelta">RPDelta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>());</td></tr>
<tr><th id="1577">1577</th><td>        <a class="local col9 ref" href="#659NS" title='NS' data-ref="659NS">NS</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet17setExceedPressureEPNS_5SUnitE" title='llvm::NodeSet::setExceedPressure' data-ref="_ZN4llvm7NodeSet17setExceedPressureEPNS_5SUnitE">setExceedPressure</a>(<a class="local col5 ref" href="#665SU" title='SU' data-ref="665SU">SU</a>);</td></tr>
<tr><th id="1578">1578</th><td>        <b>break</b>;</td></tr>
<tr><th id="1579">1579</th><td>      }</td></tr>
<tr><th id="1580">1580</th><td>      <a class="local col1 ref" href="#661RecRPTracker" title='RecRPTracker' data-ref="661RecRPTracker">RecRPTracker</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker6recedeEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::recede' data-ref="_ZN4llvm18RegPressureTracker6recedeEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE">recede</a>();</td></tr>
<tr><th id="1581">1581</th><td>    }</td></tr>
<tr><th id="1582">1582</th><td>  }</td></tr>
<tr><th id="1583">1583</th><td>}</td></tr>
<tr><th id="1584">1584</th><td></td></tr>
<tr><th id="1585">1585</th><td><i class="doc">/// A heuristic to colocate node sets that have the same set of</i></td></tr>
<tr><th id="1586">1586</th><td><i class="doc">/// successors.</i></td></tr>
<tr><th id="1587">1587</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG16colocateNodeSetsERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::colocateNodeSets' data-ref="_ZN4llvm17SwingSchedulerDAG16colocateNodeSetsERNS_11SmallVectorINS_7NodeSetELj8EEE">colocateNodeSets</dfn>(<a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col9 decl" id="669NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="669NodeSets">NodeSets</dfn>) {</td></tr>
<tr><th id="1588">1588</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="670Colocate" title='Colocate' data-type='unsigned int' data-ref="670Colocate">Colocate</dfn> = <var>0</var>;</td></tr>
<tr><th id="1589">1589</th><td>  <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="671i" title='i' data-type='int' data-ref="671i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="672e" title='e' data-type='int' data-ref="672e">e</dfn> = <a class="local col9 ref" href="#669NodeSets" title='NodeSets' data-ref="669NodeSets">NodeSets</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col1 ref" href="#671i" title='i' data-ref="671i">i</a> &lt; <a class="local col2 ref" href="#672e" title='e' data-ref="672e">e</a>; ++<a class="local col1 ref" href="#671i" title='i' data-ref="671i">i</a>) {</td></tr>
<tr><th id="1590">1590</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a> &amp;<dfn class="local col3 decl" id="673N1" title='N1' data-type='llvm::NodeSet &amp;' data-ref="673N1">N1</dfn> = <a class="local col9 ref" href="#669NodeSets" title='NodeSets' data-ref="669NodeSets">NodeSets</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#671i" title='i' data-ref="671i">i</a>]</a>;</td></tr>
<tr><th id="1591">1591</th><td>    <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SmallSetVector" title='llvm::SmallSetVector' data-ref="llvm::SmallSetVector">SmallSetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm14SmallSetVectorC1Ev" title='llvm::SmallSetVector::SmallSetVector&lt;T, N&gt;' data-ref="_ZN4llvm14SmallSetVectorC1Ev"></a><dfn class="local col4 decl" id="674S1" title='S1' data-type='SmallSetVector&lt;llvm::SUnit *, 8&gt;' data-ref="674S1">S1</dfn>;</td></tr>
<tr><th id="1592">1592</th><td>    <b>if</b> (<a class="local col3 ref" href="#673N1" title='N1' data-ref="673N1">N1</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet5emptyEv" title='llvm::NodeSet::empty' data-ref="_ZNK4llvm7NodeSet5emptyEv">empty</a>() || !<a class="tu ref" href="#_ZL6succ_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE" title='succ_L' data-use='c' data-ref="_ZL6succ_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE">succ_L</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSetcvRNS_9SetVectorIPNS_5SUnitESt6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEEEv" title='llvm::NodeSet::operator llvm::SetVector&lt;llvm::SUnit *, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseSet&lt;llvm::SUnit *, llvm::DenseMapInfo&lt;llvm::SUnit *&gt; &gt; &gt; &amp;' data-ref="_ZN4llvm7NodeSetcvRNS_9SetVectorIPNS_5SUnitESt6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEEEv"></a><span class='refarg'><a class="local col3 ref" href="#673N1" title='N1' data-ref="673N1">N1</a></span>, <span class='refarg'><a class="local col4 ref" href="#674S1" title='S1' data-ref="674S1">S1</a></span>))</td></tr>
<tr><th id="1593">1593</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1594">1594</th><td>    <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="675j" title='j' data-type='int' data-ref="675j">j</dfn> = <a class="local col1 ref" href="#671i" title='i' data-ref="671i">i</a> + <var>1</var>; <a class="local col5 ref" href="#675j" title='j' data-ref="675j">j</a> &lt; <a class="local col2 ref" href="#672e" title='e' data-ref="672e">e</a>; ++<a class="local col5 ref" href="#675j" title='j' data-ref="675j">j</a>) {</td></tr>
<tr><th id="1595">1595</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a> &amp;<dfn class="local col6 decl" id="676N2" title='N2' data-type='llvm::NodeSet &amp;' data-ref="676N2">N2</dfn> = <a class="local col9 ref" href="#669NodeSets" title='NodeSets' data-ref="669NodeSets">NodeSets</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#675j" title='j' data-ref="675j">j</a>]</a>;</td></tr>
<tr><th id="1596">1596</th><td>      <b>if</b> (<a class="local col3 ref" href="#673N1" title='N1' data-ref="673N1">N1</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet13compareRecMIIERS0_" title='llvm::NodeSet::compareRecMII' data-ref="_ZN4llvm7NodeSet13compareRecMIIERS0_">compareRecMII</a>(<span class='refarg'><a class="local col6 ref" href="#676N2" title='N2' data-ref="676N2">N2</a></span>) != <var>0</var>)</td></tr>
<tr><th id="1597">1597</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1598">1598</th><td>      <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SmallSetVector" title='llvm::SmallSetVector' data-ref="llvm::SmallSetVector">SmallSetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm14SmallSetVectorC1Ev" title='llvm::SmallSetVector::SmallSetVector&lt;T, N&gt;' data-ref="_ZN4llvm14SmallSetVectorC1Ev"></a><dfn class="local col7 decl" id="677S2" title='S2' data-type='SmallSetVector&lt;llvm::SUnit *, 8&gt;' data-ref="677S2">S2</dfn>;</td></tr>
<tr><th id="1599">1599</th><td>      <b>if</b> (<a class="local col6 ref" href="#676N2" title='N2' data-ref="676N2">N2</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet5emptyEv" title='llvm::NodeSet::empty' data-ref="_ZNK4llvm7NodeSet5emptyEv">empty</a>() || !<a class="tu ref" href="#_ZL6succ_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE" title='succ_L' data-use='c' data-ref="_ZL6succ_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE">succ_L</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSetcvRNS_9SetVectorIPNS_5SUnitESt6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEEEv" title='llvm::NodeSet::operator llvm::SetVector&lt;llvm::SUnit *, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseSet&lt;llvm::SUnit *, llvm::DenseMapInfo&lt;llvm::SUnit *&gt; &gt; &gt; &amp;' data-ref="_ZN4llvm7NodeSetcvRNS_9SetVectorIPNS_5SUnitESt6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEEEv"></a><span class='refarg'><a class="local col6 ref" href="#676N2" title='N2' data-ref="676N2">N2</a></span>, <span class='refarg'><a class="local col7 ref" href="#677S2" title='S2' data-ref="677S2">S2</a></span>))</td></tr>
<tr><th id="1600">1600</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1601">1601</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL8isSubsetRT_RT0_" title='isSubset' data-use='c' data-ref="_ZL8isSubsetRT_RT0_">isSubset</a>(<span class='refarg'><a class="local col4 ref" href="#674S1" title='S1' data-ref="674S1">S1</a></span>, <span class='refarg'><a class="local col7 ref" href="#677S2" title='S2' data-ref="677S2">S2</a></span>) &amp;&amp; <a class="local col4 ref" href="#674S1" title='S1' data-ref="674S1">S1</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector4sizeEv" title='llvm::SetVector::size' data-ref="_ZNK4llvm9SetVector4sizeEv">size</a>() == <a class="local col7 ref" href="#677S2" title='S2' data-ref="677S2">S2</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector4sizeEv" title='llvm::SetVector::size' data-ref="_ZNK4llvm9SetVector4sizeEv">size</a>()) {</td></tr>
<tr><th id="1602">1602</th><td>        <a class="local col3 ref" href="#673N1" title='N1' data-ref="673N1">N1</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet11setColocateEj" title='llvm::NodeSet::setColocate' data-ref="_ZN4llvm7NodeSet11setColocateEj">setColocate</a>(++<a class="local col0 ref" href="#670Colocate" title='Colocate' data-ref="670Colocate">Colocate</a>);</td></tr>
<tr><th id="1603">1603</th><td>        <a class="local col6 ref" href="#676N2" title='N2' data-ref="676N2">N2</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet11setColocateEj" title='llvm::NodeSet::setColocate' data-ref="_ZN4llvm7NodeSet11setColocateEj">setColocate</a>(<a class="local col0 ref" href="#670Colocate" title='Colocate' data-ref="670Colocate">Colocate</a>);</td></tr>
<tr><th id="1604">1604</th><td>        <b>break</b>;</td></tr>
<tr><th id="1605">1605</th><td>      }</td></tr>
<tr><th id="1606">1606</th><td>    }</td></tr>
<tr><th id="1607">1607</th><td>  }</td></tr>
<tr><th id="1608">1608</th><td>}</td></tr>
<tr><th id="1609">1609</th><td></td></tr>
<tr><th id="1610">1610</th><td><i class="doc">/// Check if the existing node-sets are profitable. If not, then ignore the</i></td></tr>
<tr><th id="1611">1611</th><td><i class="doc">/// recurrent node-sets, and attempt to schedule all nodes together. This is</i></td></tr>
<tr><th id="1612">1612</th><td><i class="doc">/// a heuristic. If the MII is large and all the recurrent node-sets are small,</i></td></tr>
<tr><th id="1613">1613</th><td><i class="doc">/// then it's best to try to schedule all instructions together instead of</i></td></tr>
<tr><th id="1614">1614</th><td><i class="doc">/// starting with the recurrent node-sets.</i></td></tr>
<tr><th id="1615">1615</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG13checkNodeSetsERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::checkNodeSets' data-ref="_ZN4llvm17SwingSchedulerDAG13checkNodeSetsERNS_11SmallVectorINS_7NodeSetELj8EEE">checkNodeSets</dfn>(<a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col8 decl" id="678NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="678NodeSets">NodeSets</dfn>) {</td></tr>
<tr><th id="1616">1616</th><td>  <i>// Look for loops with a large MII.</i></td></tr>
<tr><th id="1617">1617</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MII" title='llvm::SwingSchedulerDAG::MII' data-ref="llvm::SwingSchedulerDAG::MII">MII</a> &lt; <var>17</var>)</td></tr>
<tr><th id="1618">1618</th><td>    <b>return</b>;</td></tr>
<tr><th id="1619">1619</th><td>  <i>// Check if the node-set contains only a simple add recurrence.</i></td></tr>
<tr><th id="1620">1620</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="679NS" title='NS' data-type='llvm::NodeSet &amp;' data-ref="679NS">NS</dfn> : <a class="local col8 ref" href="#678NodeSets" title='NodeSets' data-ref="678NodeSets">NodeSets</a>) {</td></tr>
<tr><th id="1621">1621</th><td>    <b>if</b> (<a class="local col9 ref" href="#679NS" title='NS' data-ref="679NS">NS</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet9getRecMIIEv" title='llvm::NodeSet::getRecMII' data-ref="_ZN4llvm7NodeSet9getRecMIIEv">getRecMII</a>() &gt; <var>2</var>)</td></tr>
<tr><th id="1622">1622</th><td>      <b>return</b>;</td></tr>
<tr><th id="1623">1623</th><td>    <b>if</b> (<a class="local col9 ref" href="#679NS" title='NS' data-ref="679NS">NS</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet11getMaxDepthEv" title='llvm::NodeSet::getMaxDepth' data-ref="_ZN4llvm7NodeSet11getMaxDepthEv">getMaxDepth</a>() &gt; <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MII" title='llvm::SwingSchedulerDAG::MII' data-ref="llvm::SwingSchedulerDAG::MII">MII</a>)</td></tr>
<tr><th id="1624">1624</th><td>      <b>return</b>;</td></tr>
<tr><th id="1625">1625</th><td>  }</td></tr>
<tr><th id="1626">1626</th><td>  <a class="local col8 ref" href="#678NodeSets" title='NodeSets' data-ref="678NodeSets">NodeSets</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1627">1627</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;Clear recurrence node-sets\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Clear recurrence node-sets\n"</q>);</td></tr>
<tr><th id="1628">1628</th><td>  <b>return</b>;</td></tr>
<tr><th id="1629">1629</th><td>}</td></tr>
<tr><th id="1630">1630</th><td></td></tr>
<tr><th id="1631">1631</th><td><i class="doc">/// Add the nodes that do not belong to a recurrence set into groups</i></td></tr>
<tr><th id="1632">1632</th><td><i class="doc">/// based upon connected componenets.</i></td></tr>
<tr><th id="1633">1633</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG19groupRemainingNodesERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::groupRemainingNodes' data-ref="_ZN4llvm17SwingSchedulerDAG19groupRemainingNodesERNS_11SmallVectorINS_7NodeSetELj8EEE">groupRemainingNodes</dfn>(<a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col0 decl" id="680NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="680NodeSets">NodeSets</dfn>) {</td></tr>
<tr><th id="1634">1634</th><td>  <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <a class="ref fake" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVectorC1Ev" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1Ev"></a><dfn class="local col1 decl" id="681NodesAdded" title='NodesAdded' data-type='SetVector&lt;llvm::SUnit *&gt;' data-ref="681NodesAdded">NodesAdded</dfn>;</td></tr>
<tr><th id="1635">1635</th><td>  <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col2 decl" id="682Visited" title='Visited' data-type='SmallPtrSet&lt;llvm::SUnit *, 8&gt;' data-ref="682Visited">Visited</dfn>;</td></tr>
<tr><th id="1636">1636</th><td>  <i>// Add the nodes that are on a path between the previous node sets and</i></td></tr>
<tr><th id="1637">1637</th><td><i>  // the current node set.</i></td></tr>
<tr><th id="1638">1638</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a> &amp;<dfn class="local col3 decl" id="683I" title='I' data-type='llvm::NodeSet &amp;' data-ref="683I">I</dfn> : <a class="local col0 ref" href="#680NodeSets" title='NodeSets' data-ref="680NodeSets">NodeSets</a>) {</td></tr>
<tr><th id="1639">1639</th><td>    <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SmallSetVector" title='llvm::SmallSetVector' data-ref="llvm::SmallSetVector">SmallSetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm14SmallSetVectorC1Ev" title='llvm::SmallSetVector::SmallSetVector&lt;T, N&gt;' data-ref="_ZN4llvm14SmallSetVectorC1Ev"></a><dfn class="local col4 decl" id="684N" title='N' data-type='SmallSetVector&lt;llvm::SUnit *, 8&gt;' data-ref="684N">N</dfn>;</td></tr>
<tr><th id="1640">1640</th><td>    <i>// Add the nodes from the current node set to the previous node set.</i></td></tr>
<tr><th id="1641">1641</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL6succ_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE" title='succ_L' data-use='c' data-ref="_ZL6succ_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE">succ_L</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSetcvRNS_9SetVectorIPNS_5SUnitESt6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEEEv" title='llvm::NodeSet::operator llvm::SetVector&lt;llvm::SUnit *, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseSet&lt;llvm::SUnit *, llvm::DenseMapInfo&lt;llvm::SUnit *&gt; &gt; &gt; &amp;' data-ref="_ZN4llvm7NodeSetcvRNS_9SetVectorIPNS_5SUnitESt6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEEEv"></a><span class='refarg'><a class="local col3 ref" href="#683I" title='I' data-ref="683I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#684N" title='N' data-ref="684N">N</a></span>)) {</td></tr>
<tr><th id="1642">1642</th><td>      <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <a class="ref fake" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVectorC1Ev" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1Ev"></a><dfn class="local col5 decl" id="685Path" title='Path' data-type='SetVector&lt;llvm::SUnit *&gt;' data-ref="685Path">Path</dfn>;</td></tr>
<tr><th id="1643">1643</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="686NI" title='NI' data-type='llvm::SUnit *' data-ref="686NI">NI</dfn> : <a class="local col4 ref" href="#684N" title='N' data-ref="684N">N</a>) {</td></tr>
<tr><th id="1644">1644</th><td>        <a class="local col2 ref" href="#682Visited" title='Visited' data-ref="682Visited">Visited</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm19SmallPtrSetImplBase5clearEv" title='llvm::SmallPtrSetImplBase::clear' data-ref="_ZN4llvm19SmallPtrSetImplBase5clearEv">clear</a>();</td></tr>
<tr><th id="1645">1645</th><td>        <a class="tu ref" href="#_ZL11computePathPN4llvm5SUnitERNS_9SetVectorIS1_St6vectorIS1_SaIS1_EENS_8DenseSetIS1_NS_12DenseMapInfoIS1_EEEEEESB_SB_RNS_11SmallPtrSetIS1_Lj8EEE" title='computePath' data-use='c' data-ref="_ZL11computePathPN4llvm5SUnitERNS_9SetVectorIS1_St6vectorIS1_SaIS1_EENS_8DenseSetIS1_NS_12DenseMapInfoIS1_EEEEEESB_SB_RNS_11SmallPtrSetIS1_Lj8EEE">computePath</a>(<a class="local col6 ref" href="#686NI" title='NI' data-ref="686NI">NI</a>, <span class='refarg'><a class="local col5 ref" href="#685Path" title='Path' data-ref="685Path">Path</a></span>, <span class='refarg'><a class="local col1 ref" href="#681NodesAdded" title='NodesAdded' data-ref="681NodesAdded">NodesAdded</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSetcvRNS_9SetVectorIPNS_5SUnitESt6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEEEv" title='llvm::NodeSet::operator llvm::SetVector&lt;llvm::SUnit *, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseSet&lt;llvm::SUnit *, llvm::DenseMapInfo&lt;llvm::SUnit *&gt; &gt; &gt; &amp;' data-ref="_ZN4llvm7NodeSetcvRNS_9SetVectorIPNS_5SUnitESt6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEEEv"></a><span class='refarg'><a class="local col3 ref" href="#683I" title='I' data-ref="683I">I</a></span>, <span class='refarg'><a class="local col2 ref" href="#682Visited" title='Visited' data-ref="682Visited">Visited</a></span>);</td></tr>
<tr><th id="1646">1646</th><td>      }</td></tr>
<tr><th id="1647">1647</th><td>      <b>if</b> (!<a class="local col5 ref" href="#685Path" title='Path' data-ref="685Path">Path</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5emptyEv" title='llvm::SetVector::empty' data-ref="_ZNK4llvm9SetVector5emptyEv">empty</a>())</td></tr>
<tr><th id="1648">1648</th><td>        <a class="local col3 ref" href="#683I" title='I' data-ref="683I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet6insertEN9__gnu_cxx17__normal_iteratorIPKPNS_5SUnitESt6vectorIS4_SaIS4_EEEESA_" title='llvm::NodeSet::insert' data-ref="_ZN4llvm7NodeSet6insertEN9__gnu_cxx17__normal_iteratorIPKPNS_5SUnitESt6vectorIS4_SaIS4_EEEESA_">insert</a>(<a class="local col5 ref" href="#685Path" title='Path' data-ref="685Path">Path</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5beginEv" title='llvm::SetVector::begin' data-ref="_ZN4llvm9SetVector5beginEv">begin</a>(), <a class="local col5 ref" href="#685Path" title='Path' data-ref="685Path">Path</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector3endEv" title='llvm::SetVector::end' data-ref="_ZN4llvm9SetVector3endEv">end</a>());</td></tr>
<tr><th id="1649">1649</th><td>    }</td></tr>
<tr><th id="1650">1650</th><td>    <i>// Add the nodes from the previous node set to the current node set.</i></td></tr>
<tr><th id="1651">1651</th><td>    <a class="local col4 ref" href="#684N" title='N' data-ref="684N">N</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5clearEv" title='llvm::SetVector::clear' data-ref="_ZN4llvm9SetVector5clearEv">clear</a>();</td></tr>
<tr><th id="1652">1652</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL6succ_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE" title='succ_L' data-use='c' data-ref="_ZL6succ_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE">succ_L</a>(<span class='refarg'><a class="local col1 ref" href="#681NodesAdded" title='NodesAdded' data-ref="681NodesAdded">NodesAdded</a></span>, <span class='refarg'><a class="local col4 ref" href="#684N" title='N' data-ref="684N">N</a></span>)) {</td></tr>
<tr><th id="1653">1653</th><td>      <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <a class="ref fake" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVectorC1Ev" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1Ev"></a><dfn class="local col7 decl" id="687Path" title='Path' data-type='SetVector&lt;llvm::SUnit *&gt;' data-ref="687Path">Path</dfn>;</td></tr>
<tr><th id="1654">1654</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="688NI" title='NI' data-type='llvm::SUnit *' data-ref="688NI">NI</dfn> : <a class="local col4 ref" href="#684N" title='N' data-ref="684N">N</a>) {</td></tr>
<tr><th id="1655">1655</th><td>        <a class="local col2 ref" href="#682Visited" title='Visited' data-ref="682Visited">Visited</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm19SmallPtrSetImplBase5clearEv" title='llvm::SmallPtrSetImplBase::clear' data-ref="_ZN4llvm19SmallPtrSetImplBase5clearEv">clear</a>();</td></tr>
<tr><th id="1656">1656</th><td>        <a class="tu ref" href="#_ZL11computePathPN4llvm5SUnitERNS_9SetVectorIS1_St6vectorIS1_SaIS1_EENS_8DenseSetIS1_NS_12DenseMapInfoIS1_EEEEEESB_SB_RNS_11SmallPtrSetIS1_Lj8EEE" title='computePath' data-use='c' data-ref="_ZL11computePathPN4llvm5SUnitERNS_9SetVectorIS1_St6vectorIS1_SaIS1_EENS_8DenseSetIS1_NS_12DenseMapInfoIS1_EEEEEESB_SB_RNS_11SmallPtrSetIS1_Lj8EEE">computePath</a>(<a class="local col8 ref" href="#688NI" title='NI' data-ref="688NI">NI</a>, <span class='refarg'><a class="local col7 ref" href="#687Path" title='Path' data-ref="687Path">Path</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSetcvRNS_9SetVectorIPNS_5SUnitESt6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEEEv" title='llvm::NodeSet::operator llvm::SetVector&lt;llvm::SUnit *, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseSet&lt;llvm::SUnit *, llvm::DenseMapInfo&lt;llvm::SUnit *&gt; &gt; &gt; &amp;' data-ref="_ZN4llvm7NodeSetcvRNS_9SetVectorIPNS_5SUnitESt6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEEEv"></a><span class='refarg'><a class="local col3 ref" href="#683I" title='I' data-ref="683I">I</a></span>, <span class='refarg'><a class="local col1 ref" href="#681NodesAdded" title='NodesAdded' data-ref="681NodesAdded">NodesAdded</a></span>, <span class='refarg'><a class="local col2 ref" href="#682Visited" title='Visited' data-ref="682Visited">Visited</a></span>);</td></tr>
<tr><th id="1657">1657</th><td>      }</td></tr>
<tr><th id="1658">1658</th><td>      <b>if</b> (!<a class="local col7 ref" href="#687Path" title='Path' data-ref="687Path">Path</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5emptyEv" title='llvm::SetVector::empty' data-ref="_ZNK4llvm9SetVector5emptyEv">empty</a>())</td></tr>
<tr><th id="1659">1659</th><td>        <a class="local col3 ref" href="#683I" title='I' data-ref="683I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet6insertEN9__gnu_cxx17__normal_iteratorIPKPNS_5SUnitESt6vectorIS4_SaIS4_EEEESA_" title='llvm::NodeSet::insert' data-ref="_ZN4llvm7NodeSet6insertEN9__gnu_cxx17__normal_iteratorIPKPNS_5SUnitESt6vectorIS4_SaIS4_EEEESA_">insert</a>(<a class="local col7 ref" href="#687Path" title='Path' data-ref="687Path">Path</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5beginEv" title='llvm::SetVector::begin' data-ref="_ZN4llvm9SetVector5beginEv">begin</a>(), <a class="local col7 ref" href="#687Path" title='Path' data-ref="687Path">Path</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector3endEv" title='llvm::SetVector::end' data-ref="_ZN4llvm9SetVector3endEv">end</a>());</td></tr>
<tr><th id="1660">1660</th><td>    }</td></tr>
<tr><th id="1661">1661</th><td>    <a class="local col1 ref" href="#681NodesAdded" title='NodesAdded' data-ref="681NodesAdded">NodesAdded</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertET_S1_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertET_S1_">insert</a>(<a class="local col3 ref" href="#683I" title='I' data-ref="683I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet5beginEv" title='llvm::NodeSet::begin' data-ref="_ZN4llvm7NodeSet5beginEv">begin</a>(), <a class="local col3 ref" href="#683I" title='I' data-ref="683I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet3endEv" title='llvm::NodeSet::end' data-ref="_ZN4llvm7NodeSet3endEv">end</a>());</td></tr>
<tr><th id="1662">1662</th><td>  }</td></tr>
<tr><th id="1663">1663</th><td></td></tr>
<tr><th id="1664">1664</th><td>  <i>// Create a new node set with the connected nodes of any successor of a node</i></td></tr>
<tr><th id="1665">1665</th><td><i>  // in a recurrent set.</i></td></tr>
<tr><th id="1666">1666</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSetC1Ev" title='llvm::NodeSet::NodeSet' data-ref="_ZN4llvm7NodeSetC1Ev"></a><dfn class="local col9 decl" id="689NewSet" title='NewSet' data-type='llvm::NodeSet' data-ref="689NewSet">NewSet</dfn>;</td></tr>
<tr><th id="1667">1667</th><td>  <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SmallSetVector" title='llvm::SmallSetVector' data-ref="llvm::SmallSetVector">SmallSetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm14SmallSetVectorC1Ev" title='llvm::SmallSetVector::SmallSetVector&lt;T, N&gt;' data-ref="_ZN4llvm14SmallSetVectorC1Ev"></a><dfn class="local col0 decl" id="690N" title='N' data-type='SmallSetVector&lt;llvm::SUnit *, 8&gt;' data-ref="690N">N</dfn>;</td></tr>
<tr><th id="1668">1668</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL6succ_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE" title='succ_L' data-use='c' data-ref="_ZL6succ_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE">succ_L</a>(<span class='refarg'><a class="local col1 ref" href="#681NodesAdded" title='NodesAdded' data-ref="681NodesAdded">NodesAdded</a></span>, <span class='refarg'><a class="local col0 ref" href="#690N" title='N' data-ref="690N">N</a></span>))</td></tr>
<tr><th id="1669">1669</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="691I" title='I' data-type='llvm::SUnit *' data-ref="691I">I</dfn> : <a class="local col0 ref" href="#690N" title='N' data-ref="690N">N</a>)</td></tr>
<tr><th id="1670">1670</th><td>      <a class="member" href="#_ZN4llvm17SwingSchedulerDAG17addConnectedNodesEPNS_5SUnitERNS_7NodeSetERNS_9SetVectorIS2_St6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEE" title='llvm::SwingSchedulerDAG::addConnectedNodes' data-ref="_ZN4llvm17SwingSchedulerDAG17addConnectedNodesEPNS_5SUnitERNS_7NodeSetERNS_9SetVectorIS2_St6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEE">addConnectedNodes</a>(<a class="local col1 ref" href="#691I" title='I' data-ref="691I">I</a>, <span class='refarg'><a class="local col9 ref" href="#689NewSet" title='NewSet' data-ref="689NewSet">NewSet</a></span>, <span class='refarg'><a class="local col1 ref" href="#681NodesAdded" title='NodesAdded' data-ref="681NodesAdded">NodesAdded</a></span>);</td></tr>
<tr><th id="1671">1671</th><td>  <b>if</b> (!<a class="local col9 ref" href="#689NewSet" title='NewSet' data-ref="689NewSet">NewSet</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet5emptyEv" title='llvm::NodeSet::empty' data-ref="_ZNK4llvm7NodeSet5emptyEv">empty</a>())</td></tr>
<tr><th id="1672">1672</th><td>    <a class="local col0 ref" href="#680NodeSets" title='NodeSets' data-ref="680NodeSets">NodeSets</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backERKT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backERKT_">push_back</a>(<a class="local col9 ref" href="#689NewSet" title='NewSet' data-ref="689NewSet">NewSet</a>);</td></tr>
<tr><th id="1673">1673</th><td></td></tr>
<tr><th id="1674">1674</th><td>  <i>// Create a new node set with the connected nodes of any predecessor of a node</i></td></tr>
<tr><th id="1675">1675</th><td><i>  // in a recurrent set.</i></td></tr>
<tr><th id="1676">1676</th><td>  <a class="local col9 ref" href="#689NewSet" title='NewSet' data-ref="689NewSet">NewSet</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet5clearEv" title='llvm::NodeSet::clear' data-ref="_ZN4llvm7NodeSet5clearEv">clear</a>();</td></tr>
<tr><th id="1677">1677</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL6pred_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE" title='pred_L' data-use='c' data-ref="_ZL6pred_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE">pred_L</a>(<span class='refarg'><a class="local col1 ref" href="#681NodesAdded" title='NodesAdded' data-ref="681NodesAdded">NodesAdded</a></span>, <span class='refarg'><a class="local col0 ref" href="#690N" title='N' data-ref="690N">N</a></span>))</td></tr>
<tr><th id="1678">1678</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="692I" title='I' data-type='llvm::SUnit *' data-ref="692I">I</dfn> : <a class="local col0 ref" href="#690N" title='N' data-ref="690N">N</a>)</td></tr>
<tr><th id="1679">1679</th><td>      <a class="member" href="#_ZN4llvm17SwingSchedulerDAG17addConnectedNodesEPNS_5SUnitERNS_7NodeSetERNS_9SetVectorIS2_St6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEE" title='llvm::SwingSchedulerDAG::addConnectedNodes' data-ref="_ZN4llvm17SwingSchedulerDAG17addConnectedNodesEPNS_5SUnitERNS_7NodeSetERNS_9SetVectorIS2_St6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEE">addConnectedNodes</a>(<a class="local col2 ref" href="#692I" title='I' data-ref="692I">I</a>, <span class='refarg'><a class="local col9 ref" href="#689NewSet" title='NewSet' data-ref="689NewSet">NewSet</a></span>, <span class='refarg'><a class="local col1 ref" href="#681NodesAdded" title='NodesAdded' data-ref="681NodesAdded">NodesAdded</a></span>);</td></tr>
<tr><th id="1680">1680</th><td>  <b>if</b> (!<a class="local col9 ref" href="#689NewSet" title='NewSet' data-ref="689NewSet">NewSet</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet5emptyEv" title='llvm::NodeSet::empty' data-ref="_ZNK4llvm7NodeSet5emptyEv">empty</a>())</td></tr>
<tr><th id="1681">1681</th><td>    <a class="local col0 ref" href="#680NodeSets" title='NodeSets' data-ref="680NodeSets">NodeSets</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backERKT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backERKT_">push_back</a>(<a class="local col9 ref" href="#689NewSet" title='NewSet' data-ref="689NewSet">NewSet</a>);</td></tr>
<tr><th id="1682">1682</th><td></td></tr>
<tr><th id="1683">1683</th><td>  <i>// Create new nodes sets with the connected nodes any remaining node that</i></td></tr>
<tr><th id="1684">1684</th><td><i>  // has no predecessor.</i></td></tr>
<tr><th id="1685">1685</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="693i" title='i' data-type='unsigned int' data-ref="693i">i</dfn> = <var>0</var>; <a class="local col3 ref" href="#693i" title='i' data-ref="693i">i</a> &lt; <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); ++<a class="local col3 ref" href="#693i" title='i' data-ref="693i">i</a>) {</td></tr>
<tr><th id="1686">1686</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="694SU" title='SU' data-type='llvm::SUnit *' data-ref="694SU">SU</dfn> = &amp;<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#693i" title='i' data-ref="693i">i</a>]</a>;</td></tr>
<tr><th id="1687">1687</th><td>    <b>if</b> (<a class="local col1 ref" href="#681NodesAdded" title='NodesAdded' data-ref="681NodesAdded">NodesAdded</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col4 ref" href="#694SU" title='SU' data-ref="694SU">SU</a>) == <var>0</var>) {</td></tr>
<tr><th id="1688">1688</th><td>      <a class="local col9 ref" href="#689NewSet" title='NewSet' data-ref="689NewSet">NewSet</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet5clearEv" title='llvm::NodeSet::clear' data-ref="_ZN4llvm7NodeSet5clearEv">clear</a>();</td></tr>
<tr><th id="1689">1689</th><td>      <a class="member" href="#_ZN4llvm17SwingSchedulerDAG17addConnectedNodesEPNS_5SUnitERNS_7NodeSetERNS_9SetVectorIS2_St6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEE" title='llvm::SwingSchedulerDAG::addConnectedNodes' data-ref="_ZN4llvm17SwingSchedulerDAG17addConnectedNodesEPNS_5SUnitERNS_7NodeSetERNS_9SetVectorIS2_St6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEE">addConnectedNodes</a>(<a class="local col4 ref" href="#694SU" title='SU' data-ref="694SU">SU</a>, <span class='refarg'><a class="local col9 ref" href="#689NewSet" title='NewSet' data-ref="689NewSet">NewSet</a></span>, <span class='refarg'><a class="local col1 ref" href="#681NodesAdded" title='NodesAdded' data-ref="681NodesAdded">NodesAdded</a></span>);</td></tr>
<tr><th id="1690">1690</th><td>      <b>if</b> (!<a class="local col9 ref" href="#689NewSet" title='NewSet' data-ref="689NewSet">NewSet</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet5emptyEv" title='llvm::NodeSet::empty' data-ref="_ZNK4llvm7NodeSet5emptyEv">empty</a>())</td></tr>
<tr><th id="1691">1691</th><td>        <a class="local col0 ref" href="#680NodeSets" title='NodeSets' data-ref="680NodeSets">NodeSets</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backERKT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backERKT_">push_back</a>(<a class="local col9 ref" href="#689NewSet" title='NewSet' data-ref="689NewSet">NewSet</a>);</td></tr>
<tr><th id="1692">1692</th><td>    }</td></tr>
<tr><th id="1693">1693</th><td>  }</td></tr>
<tr><th id="1694">1694</th><td>}</td></tr>
<tr><th id="1695">1695</th><td></td></tr>
<tr><th id="1696">1696</th><td><i class="doc">/// Add the node to the set, and add all of its connected nodes to the set.</i></td></tr>
<tr><th id="1697">1697</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG17addConnectedNodesEPNS_5SUnitERNS_7NodeSetERNS_9SetVectorIS2_St6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEE" title='llvm::SwingSchedulerDAG::addConnectedNodes' data-ref="_ZN4llvm17SwingSchedulerDAG17addConnectedNodesEPNS_5SUnitERNS_7NodeSetERNS_9SetVectorIS2_St6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEE">addConnectedNodes</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="695SU" title='SU' data-type='llvm::SUnit *' data-ref="695SU">SU</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a> &amp;<dfn class="local col6 decl" id="696NewSet" title='NewSet' data-type='llvm::NodeSet &amp;' data-ref="696NewSet">NewSet</dfn>,</td></tr>
<tr><th id="1698">1698</th><td>                                          <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col7 decl" id="697NodesAdded" title='NodesAdded' data-type='SetVector&lt;llvm::SUnit *&gt; &amp;' data-ref="697NodesAdded">NodesAdded</dfn>) {</td></tr>
<tr><th id="1699">1699</th><td>  <a class="local col6 ref" href="#696NewSet" title='NewSet' data-ref="696NewSet">NewSet</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet6insertEPNS_5SUnitE" title='llvm::NodeSet::insert' data-ref="_ZN4llvm7NodeSet6insertEPNS_5SUnitE">insert</a>(<a class="local col5 ref" href="#695SU" title='SU' data-ref="695SU">SU</a>);</td></tr>
<tr><th id="1700">1700</th><td>  <a class="local col7 ref" href="#697NodesAdded" title='NodesAdded' data-ref="697NodesAdded">NodesAdded</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col5 ref" href="#695SU" title='SU' data-ref="695SU">SU</a>);</td></tr>
<tr><th id="1701">1701</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="698SI" title='SI' data-type='llvm::SDep &amp;' data-ref="698SI">SI</dfn> : <a class="local col5 ref" href="#695SU" title='SU' data-ref="695SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="1702">1702</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="699Successor" title='Successor' data-type='llvm::SUnit *' data-ref="699Successor">Successor</dfn> = <a class="local col8 ref" href="#698SI" title='SI' data-ref="698SI">SI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1703">1703</th><td>    <b>if</b> (!<a class="local col8 ref" href="#698SI" title='SI' data-ref="698SI">SI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep12isArtificialEv" title='llvm::SDep::isArtificial' data-ref="_ZNK4llvm4SDep12isArtificialEv">isArtificial</a>() &amp;&amp; <a class="local col7 ref" href="#697NodesAdded" title='NodesAdded' data-ref="697NodesAdded">NodesAdded</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col9 ref" href="#699Successor" title='Successor' data-ref="699Successor">Successor</a>) == <var>0</var>)</td></tr>
<tr><th id="1704">1704</th><td>      <a class="member" href="#_ZN4llvm17SwingSchedulerDAG17addConnectedNodesEPNS_5SUnitERNS_7NodeSetERNS_9SetVectorIS2_St6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEE" title='llvm::SwingSchedulerDAG::addConnectedNodes' data-ref="_ZN4llvm17SwingSchedulerDAG17addConnectedNodesEPNS_5SUnitERNS_7NodeSetERNS_9SetVectorIS2_St6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEE">addConnectedNodes</a>(<a class="local col9 ref" href="#699Successor" title='Successor' data-ref="699Successor">Successor</a>, <span class='refarg'><a class="local col6 ref" href="#696NewSet" title='NewSet' data-ref="696NewSet">NewSet</a></span>, <span class='refarg'><a class="local col7 ref" href="#697NodesAdded" title='NodesAdded' data-ref="697NodesAdded">NodesAdded</a></span>);</td></tr>
<tr><th id="1705">1705</th><td>  }</td></tr>
<tr><th id="1706">1706</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="700PI" title='PI' data-type='llvm::SDep &amp;' data-ref="700PI">PI</dfn> : <a class="local col5 ref" href="#695SU" title='SU' data-ref="695SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="1707">1707</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="701Predecessor" title='Predecessor' data-type='llvm::SUnit *' data-ref="701Predecessor">Predecessor</dfn> = <a class="local col0 ref" href="#700PI" title='PI' data-ref="700PI">PI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1708">1708</th><td>    <b>if</b> (!<a class="local col0 ref" href="#700PI" title='PI' data-ref="700PI">PI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep12isArtificialEv" title='llvm::SDep::isArtificial' data-ref="_ZNK4llvm4SDep12isArtificialEv">isArtificial</a>() &amp;&amp; <a class="local col7 ref" href="#697NodesAdded" title='NodesAdded' data-ref="697NodesAdded">NodesAdded</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col1 ref" href="#701Predecessor" title='Predecessor' data-ref="701Predecessor">Predecessor</a>) == <var>0</var>)</td></tr>
<tr><th id="1709">1709</th><td>      <a class="member" href="#_ZN4llvm17SwingSchedulerDAG17addConnectedNodesEPNS_5SUnitERNS_7NodeSetERNS_9SetVectorIS2_St6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEE" title='llvm::SwingSchedulerDAG::addConnectedNodes' data-ref="_ZN4llvm17SwingSchedulerDAG17addConnectedNodesEPNS_5SUnitERNS_7NodeSetERNS_9SetVectorIS2_St6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEE">addConnectedNodes</a>(<a class="local col1 ref" href="#701Predecessor" title='Predecessor' data-ref="701Predecessor">Predecessor</a>, <span class='refarg'><a class="local col6 ref" href="#696NewSet" title='NewSet' data-ref="696NewSet">NewSet</a></span>, <span class='refarg'><a class="local col7 ref" href="#697NodesAdded" title='NodesAdded' data-ref="697NodesAdded">NodesAdded</a></span>);</td></tr>
<tr><th id="1710">1710</th><td>  }</td></tr>
<tr><th id="1711">1711</th><td>}</td></tr>
<tr><th id="1712">1712</th><td></td></tr>
<tr><th id="1713">1713</th><td><i class="doc" data-doc="_ZL11isIntersectRN4llvm14SmallSetVectorIPNS_5SUnitELj8EEERKNS_7NodeSetES4_">/// Return true if Set1 contains elements in Set2. The elements in common</i></td></tr>
<tr><th id="1714">1714</th><td><i class="doc" data-doc="_ZL11isIntersectRN4llvm14SmallSetVectorIPNS_5SUnitELj8EEERKNS_7NodeSetES4_">/// are returned in a different container.</i></td></tr>
<tr><th id="1715">1715</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11isIntersectRN4llvm14SmallSetVectorIPNS_5SUnitELj8EEERKNS_7NodeSetES4_" title='isIntersect' data-type='bool isIntersect(SmallSetVector&lt;llvm::SUnit *, 8&gt; &amp; Set1, const llvm::NodeSet &amp; Set2, SmallSetVector&lt;llvm::SUnit *, 8&gt; &amp; Result)' data-ref="_ZL11isIntersectRN4llvm14SmallSetVectorIPNS_5SUnitELj8EEERKNS_7NodeSetES4_">isIntersect</dfn>(<a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SmallSetVector" title='llvm::SmallSetVector' data-ref="llvm::SmallSetVector">SmallSetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>8</var>&gt; &amp;<dfn class="local col2 decl" id="702Set1" title='Set1' data-type='SmallSetVector&lt;llvm::SUnit *, 8&gt; &amp;' data-ref="702Set1">Set1</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a> &amp;<dfn class="local col3 decl" id="703Set2" title='Set2' data-type='const llvm::NodeSet &amp;' data-ref="703Set2">Set2</dfn>,</td></tr>
<tr><th id="1716">1716</th><td>                        <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SmallSetVector" title='llvm::SmallSetVector' data-ref="llvm::SmallSetVector">SmallSetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>8</var>&gt; &amp;<dfn class="local col4 decl" id="704Result" title='Result' data-type='SmallSetVector&lt;llvm::SUnit *, 8&gt; &amp;' data-ref="704Result">Result</dfn>) {</td></tr>
<tr><th id="1717">1717</th><td>  <a class="local col4 ref" href="#704Result" title='Result' data-ref="704Result">Result</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5clearEv" title='llvm::SetVector::clear' data-ref="_ZN4llvm9SetVector5clearEv">clear</a>();</td></tr>
<tr><th id="1718">1718</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="705i" title='i' data-type='unsigned int' data-ref="705i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="706e" title='e' data-type='unsigned int' data-ref="706e">e</dfn> = <a class="local col2 ref" href="#702Set1" title='Set1' data-ref="702Set1">Set1</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector4sizeEv" title='llvm::SetVector::size' data-ref="_ZNK4llvm9SetVector4sizeEv">size</a>(); <a class="local col5 ref" href="#705i" title='i' data-ref="705i">i</a> != <a class="local col6 ref" href="#706e" title='e' data-ref="706e">e</a>; ++<a class="local col5 ref" href="#705i" title='i' data-ref="705i">i</a>) {</td></tr>
<tr><th id="1719">1719</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="707SU" title='SU' data-type='llvm::SUnit *' data-ref="707SU">SU</dfn> = <a class="local col2 ref" href="#702Set1" title='Set1' data-ref="702Set1">Set1</a><a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVectorixENT0_9size_typeE" title='llvm::SetVector::operator[]' data-ref="_ZNK4llvm9SetVectorixENT0_9size_typeE">[<a class="local col5 ref" href="#705i" title='i' data-ref="705i">i</a>]</a>;</td></tr>
<tr><th id="1720">1720</th><td>    <b>if</b> (<a class="local col3 ref" href="#703Set2" title='Set2' data-ref="703Set2">Set2</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet5countEPNS_5SUnitE" title='llvm::NodeSet::count' data-ref="_ZNK4llvm7NodeSet5countEPNS_5SUnitE">count</a>(<a class="local col7 ref" href="#707SU" title='SU' data-ref="707SU">SU</a>) != <var>0</var>)</td></tr>
<tr><th id="1721">1721</th><td>      <a class="local col4 ref" href="#704Result" title='Result' data-ref="704Result">Result</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col7 ref" href="#707SU" title='SU' data-ref="707SU">SU</a>);</td></tr>
<tr><th id="1722">1722</th><td>  }</td></tr>
<tr><th id="1723">1723</th><td>  <b>return</b> !<a class="local col4 ref" href="#704Result" title='Result' data-ref="704Result">Result</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5emptyEv" title='llvm::SetVector::empty' data-ref="_ZNK4llvm9SetVector5emptyEv">empty</a>();</td></tr>
<tr><th id="1724">1724</th><td>}</td></tr>
<tr><th id="1725">1725</th><td></td></tr>
<tr><th id="1726">1726</th><td><i class="doc">/// Merge the recurrence node sets that have the same initial node.</i></td></tr>
<tr><th id="1727">1727</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG8fuseRecsERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::fuseRecs' data-ref="_ZN4llvm17SwingSchedulerDAG8fuseRecsERNS_11SmallVectorINS_7NodeSetELj8EEE">fuseRecs</dfn>(<a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col8 decl" id="708NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="708NodeSets">NodeSets</dfn>) {</td></tr>
<tr><th id="1728">1728</th><td>  <b>for</b> (<a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a>::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::NodeSet}::iterator" title='llvm::SmallVectorImpl&lt;llvm::NodeSet&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{llvm::NodeSet}::iterator">iterator</a> <dfn class="local col9 decl" id="709I" title='I' data-type='NodeSetType::iterator' data-ref="709I">I</dfn> = <a class="local col8 ref" href="#708NodeSets" title='NodeSets' data-ref="708NodeSets">NodeSets</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <dfn class="local col0 decl" id="710E" title='E' data-type='NodeSetType::iterator' data-ref="710E">E</dfn> = <a class="local col8 ref" href="#708NodeSets" title='NodeSets' data-ref="708NodeSets">NodeSets</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col9 ref" href="#709I" title='I' data-ref="709I">I</a> != <a class="local col0 ref" href="#710E" title='E' data-ref="710E">E</a>;</td></tr>
<tr><th id="1729">1729</th><td>       ++<a class="local col9 ref" href="#709I" title='I' data-ref="709I">I</a>) {</td></tr>
<tr><th id="1730">1730</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a> &amp;<dfn class="local col1 decl" id="711NI" title='NI' data-type='llvm::NodeSet &amp;' data-ref="711NI">NI</dfn> = *<a class="local col9 ref" href="#709I" title='I' data-ref="709I">I</a>;</td></tr>
<tr><th id="1731">1731</th><td>    <b>for</b> (<a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a>::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::NodeSet}::iterator" title='llvm::SmallVectorImpl&lt;llvm::NodeSet&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{llvm::NodeSet}::iterator">iterator</a> <dfn class="local col2 decl" id="712J" title='J' data-type='NodeSetType::iterator' data-ref="712J">J</dfn> = <a class="local col9 ref" href="#709I" title='I' data-ref="709I">I</a> + <var>1</var>; <a class="local col2 ref" href="#712J" title='J' data-ref="712J">J</a> != <a class="local col0 ref" href="#710E" title='E' data-ref="710E">E</a>;) {</td></tr>
<tr><th id="1732">1732</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a> &amp;<dfn class="local col3 decl" id="713NJ" title='NJ' data-type='llvm::NodeSet &amp;' data-ref="713NJ">NJ</dfn> = *<a class="local col2 ref" href="#712J" title='J' data-ref="712J">J</a>;</td></tr>
<tr><th id="1733">1733</th><td>      <b>if</b> (<a class="local col1 ref" href="#711NI" title='NI' data-ref="711NI">NI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet7getNodeEj" title='llvm::NodeSet::getNode' data-ref="_ZNK4llvm7NodeSet7getNodeEj">getNode</a>(<var>0</var>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> == <a class="local col3 ref" href="#713NJ" title='NJ' data-ref="713NJ">NJ</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet7getNodeEj" title='llvm::NodeSet::getNode' data-ref="_ZNK4llvm7NodeSet7getNodeEj">getNode</a>(<var>0</var>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>) {</td></tr>
<tr><th id="1734">1734</th><td>        <b>if</b> (<a class="local col3 ref" href="#713NJ" title='NJ' data-ref="713NJ">NJ</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet13compareRecMIIERS0_" title='llvm::NodeSet::compareRecMII' data-ref="_ZN4llvm7NodeSet13compareRecMIIERS0_">compareRecMII</a>(<span class='refarg'><a class="local col1 ref" href="#711NI" title='NI' data-ref="711NI">NI</a></span>) &gt; <var>0</var>)</td></tr>
<tr><th id="1735">1735</th><td>          <a class="local col1 ref" href="#711NI" title='NI' data-ref="711NI">NI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet9setRecMIIEj" title='llvm::NodeSet::setRecMII' data-ref="_ZN4llvm7NodeSet9setRecMIIEj">setRecMII</a>(<a class="local col3 ref" href="#713NJ" title='NJ' data-ref="713NJ">NJ</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet9getRecMIIEv" title='llvm::NodeSet::getRecMII' data-ref="_ZN4llvm7NodeSet9getRecMIIEv">getRecMII</a>());</td></tr>
<tr><th id="1736">1736</th><td>        <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet::iterator" title='llvm::NodeSet::iterator' data-type='SetVector&lt;SUnit *&gt;::const_iterator' data-ref="llvm::NodeSet::iterator">iterator</a> <dfn class="local col4 decl" id="714NII" title='NII' data-type='NodeSet::iterator' data-ref="714NII">NII</dfn> = <a class="local col2 ref" href="#712J" title='J' data-ref="712J">J</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet5beginEv" title='llvm::NodeSet::begin' data-ref="_ZN4llvm7NodeSet5beginEv">begin</a>(), <dfn class="local col5 decl" id="715ENI" title='ENI' data-type='NodeSet::iterator' data-ref="715ENI">ENI</dfn> = <a class="local col2 ref" href="#712J" title='J' data-ref="712J">J</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet3endEv" title='llvm::NodeSet::end' data-ref="_ZN4llvm7NodeSet3endEv">end</a>(); <a class="local col4 ref" href="#714NII" title='NII' data-ref="714NII">NII</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col5 ref" href="#715ENI" title='ENI' data-ref="715ENI">ENI</a>;</td></tr>
<tr><th id="1737">1737</th><td>             <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col4 ref" href="#714NII" title='NII' data-ref="714NII">NII</a>)</td></tr>
<tr><th id="1738">1738</th><td>          <a class="local col9 ref" href="#709I" title='I' data-ref="709I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet6insertEPNS_5SUnitE" title='llvm::NodeSet::insert' data-ref="_ZN4llvm7NodeSet6insertEPNS_5SUnitE">insert</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#714NII" title='NII' data-ref="714NII">NII</a>);</td></tr>
<tr><th id="1739">1739</th><td>        <a class="local col8 ref" href="#708NodeSets" title='NodeSets' data-ref="708NodeSets">NodeSets</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE" title='llvm::SmallVectorImpl::erase' data-ref="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE">erase</a>(<a class="local col2 ref" href="#712J" title='J' data-ref="712J">J</a>);</td></tr>
<tr><th id="1740">1740</th><td>        <a class="local col0 ref" href="#710E" title='E' data-ref="710E">E</a> = <a class="local col8 ref" href="#708NodeSets" title='NodeSets' data-ref="708NodeSets">NodeSets</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="1741">1741</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1742">1742</th><td>        ++<a class="local col2 ref" href="#712J" title='J' data-ref="712J">J</a>;</td></tr>
<tr><th id="1743">1743</th><td>      }</td></tr>
<tr><th id="1744">1744</th><td>    }</td></tr>
<tr><th id="1745">1745</th><td>  }</td></tr>
<tr><th id="1746">1746</th><td>}</td></tr>
<tr><th id="1747">1747</th><td></td></tr>
<tr><th id="1748">1748</th><td><i class="doc">/// Remove nodes that have been scheduled in previous NodeSets.</i></td></tr>
<tr><th id="1749">1749</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG20removeDuplicateNodesERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::removeDuplicateNodes' data-ref="_ZN4llvm17SwingSchedulerDAG20removeDuplicateNodesERNS_11SmallVectorINS_7NodeSetELj8EEE">removeDuplicateNodes</dfn>(<a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col6 decl" id="716NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="716NodeSets">NodeSets</dfn>) {</td></tr>
<tr><th id="1750">1750</th><td>  <b>for</b> (<a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a>::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::NodeSet}::iterator" title='llvm::SmallVectorImpl&lt;llvm::NodeSet&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{llvm::NodeSet}::iterator">iterator</a> <dfn class="local col7 decl" id="717I" title='I' data-type='NodeSetType::iterator' data-ref="717I">I</dfn> = <a class="local col6 ref" href="#716NodeSets" title='NodeSets' data-ref="716NodeSets">NodeSets</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <dfn class="local col8 decl" id="718E" title='E' data-type='NodeSetType::iterator' data-ref="718E">E</dfn> = <a class="local col6 ref" href="#716NodeSets" title='NodeSets' data-ref="716NodeSets">NodeSets</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col7 ref" href="#717I" title='I' data-ref="717I">I</a> != <a class="local col8 ref" href="#718E" title='E' data-ref="718E">E</a>;</td></tr>
<tr><th id="1751">1751</th><td>       ++<a class="local col7 ref" href="#717I" title='I' data-ref="717I">I</a>)</td></tr>
<tr><th id="1752">1752</th><td>    <b>for</b> (<a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a>::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::NodeSet}::iterator" title='llvm::SmallVectorImpl&lt;llvm::NodeSet&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{llvm::NodeSet}::iterator">iterator</a> <dfn class="local col9 decl" id="719J" title='J' data-type='NodeSetType::iterator' data-ref="719J">J</dfn> = <a class="local col7 ref" href="#717I" title='I' data-ref="717I">I</a> + <var>1</var>; <a class="local col9 ref" href="#719J" title='J' data-ref="719J">J</a> != <a class="local col8 ref" href="#718E" title='E' data-ref="718E">E</a>;) {</td></tr>
<tr><th id="1753">1753</th><td>      <a class="local col9 ref" href="#719J" title='J' data-ref="719J">J</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet9remove_ifET_" title='llvm::NodeSet::remove_if' data-ref="_ZN4llvm7NodeSet9remove_ifET_">remove_if</a>([&amp;](<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="720SUJ" title='SUJ' data-type='llvm::SUnit *' data-ref="720SUJ">SUJ</dfn>) { <b>return</b> <a class="local col7 ref" href="#717I" title='I' data-ref="717I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet5countEPNS_5SUnitE" title='llvm::NodeSet::count' data-ref="_ZNK4llvm7NodeSet5countEPNS_5SUnitE">count</a>(<a class="local col0 ref" href="#720SUJ" title='SUJ' data-ref="720SUJ">SUJ</a>); });</td></tr>
<tr><th id="1754">1754</th><td></td></tr>
<tr><th id="1755">1755</th><td>      <b>if</b> (<a class="local col9 ref" href="#719J" title='J' data-ref="719J">J</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet5emptyEv" title='llvm::NodeSet::empty' data-ref="_ZNK4llvm7NodeSet5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1756">1756</th><td>        <a class="local col6 ref" href="#716NodeSets" title='NodeSets' data-ref="716NodeSets">NodeSets</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE" title='llvm::SmallVectorImpl::erase' data-ref="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE">erase</a>(<a class="local col9 ref" href="#719J" title='J' data-ref="719J">J</a>);</td></tr>
<tr><th id="1757">1757</th><td>        <a class="local col8 ref" href="#718E" title='E' data-ref="718E">E</a> = <a class="local col6 ref" href="#716NodeSets" title='NodeSets' data-ref="716NodeSets">NodeSets</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="1758">1758</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1759">1759</th><td>        ++<a class="local col9 ref" href="#719J" title='J' data-ref="719J">J</a>;</td></tr>
<tr><th id="1760">1760</th><td>      }</td></tr>
<tr><th id="1761">1761</th><td>    }</td></tr>
<tr><th id="1762">1762</th><td>}</td></tr>
<tr><th id="1763">1763</th><td></td></tr>
<tr><th id="1764">1764</th><td><i class="doc">/// Compute an ordered list of the dependence graph nodes, which</i></td></tr>
<tr><th id="1765">1765</th><td><i class="doc">/// indicates the order that the nodes will be scheduled.  This is a</i></td></tr>
<tr><th id="1766">1766</th><td><i class="doc">/// two-level algorithm. First, a partial order is created, which</i></td></tr>
<tr><th id="1767">1767</th><td><i class="doc">/// consists of a list of sets ordered from highest to lowest priority.</i></td></tr>
<tr><th id="1768">1768</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG16computeNodeOrderERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::computeNodeOrder' data-ref="_ZN4llvm17SwingSchedulerDAG16computeNodeOrderERNS_11SmallVectorINS_7NodeSetELj8EEE">computeNodeOrder</dfn>(<a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col1 decl" id="721NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="721NodeSets">NodeSets</dfn>) {</td></tr>
<tr><th id="1769">1769</th><td>  <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SmallSetVector" title='llvm::SmallSetVector' data-ref="llvm::SmallSetVector">SmallSetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm14SmallSetVectorC1Ev" title='llvm::SmallSetVector::SmallSetVector&lt;T, N&gt;' data-ref="_ZN4llvm14SmallSetVectorC1Ev"></a><dfn class="local col2 decl" id="722R" title='R' data-type='SmallSetVector&lt;llvm::SUnit *, 8&gt;' data-ref="722R">R</dfn>;</td></tr>
<tr><th id="1770">1770</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5clearEv" title='llvm::SetVector::clear' data-ref="_ZN4llvm9SetVector5clearEv">clear</a>();</td></tr>
<tr><th id="1771">1771</th><td></td></tr>
<tr><th id="1772">1772</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="723Nodes" title='Nodes' data-type='llvm::NodeSet &amp;' data-ref="723Nodes">Nodes</dfn> : <a class="local col1 ref" href="#721NodeSets" title='NodeSets' data-ref="721NodeSets">NodeSets</a>) {</td></tr>
<tr><th id="1773">1773</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;NodeSet size &quot; &lt;&lt; Nodes.size() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"NodeSet size "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#723Nodes" title='Nodes' data-ref="723Nodes">Nodes</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet4sizeEv" title='llvm::NodeSet::size' data-ref="_ZNK4llvm7NodeSet4sizeEv">size</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1774">1774</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::OrderKind" title='llvm::SwingSchedulerDAG::OrderKind' data-ref="llvm::SwingSchedulerDAG::OrderKind">OrderKind</a> <dfn class="local col4 decl" id="724Order" title='Order' data-type='llvm::SwingSchedulerDAG::OrderKind' data-ref="724Order">Order</dfn>;</td></tr>
<tr><th id="1775">1775</th><td>    <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SmallSetVector" title='llvm::SmallSetVector' data-ref="llvm::SmallSetVector">SmallSetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm14SmallSetVectorC1Ev" title='llvm::SmallSetVector::SmallSetVector&lt;T, N&gt;' data-ref="_ZN4llvm14SmallSetVectorC1Ev"></a><dfn class="local col5 decl" id="725N" title='N' data-type='SmallSetVector&lt;llvm::SUnit *, 8&gt;' data-ref="725N">N</dfn>;</td></tr>
<tr><th id="1776">1776</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL6pred_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE" title='pred_L' data-use='c' data-ref="_ZL6pred_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE">pred_L</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</a></span>, <span class='refarg'><a class="local col5 ref" href="#725N" title='N' data-ref="725N">N</a></span>) &amp;&amp; <a class="tu ref" href="#_ZL8isSubsetRT_RT0_" title='isSubset' data-use='c' data-ref="_ZL8isSubsetRT_RT0_">isSubset</a>(<span class='refarg'><a class="local col5 ref" href="#725N" title='N' data-ref="725N">N</a></span>, <span class='refarg'><a class="local col3 ref" href="#723Nodes" title='Nodes' data-ref="723Nodes">Nodes</a></span>)) {</td></tr>
<tr><th id="1777">1777</th><td>      <a class="local col2 ref" href="#722R" title='R' data-ref="722R">R</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertET_S1_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertET_S1_">insert</a>(<a class="local col5 ref" href="#725N" title='N' data-ref="725N">N</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5beginEv" title='llvm::SetVector::begin' data-ref="_ZN4llvm9SetVector5beginEv">begin</a>(), <a class="local col5 ref" href="#725N" title='N' data-ref="725N">N</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector3endEv" title='llvm::SetVector::end' data-ref="_ZN4llvm9SetVector3endEv">end</a>());</td></tr>
<tr><th id="1778">1778</th><td>      <a class="local col4 ref" href="#724Order" title='Order' data-ref="724Order">Order</a> = <a class="enum" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::OrderKind::BottomUp" title='llvm::SwingSchedulerDAG::OrderKind::BottomUp' data-ref="llvm::SwingSchedulerDAG::OrderKind::BottomUp">BottomUp</a>;</td></tr>
<tr><th id="1779">1779</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;  Bottom up (preds) &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Bottom up (preds) "</q>);</td></tr>
<tr><th id="1780">1780</th><td>    } <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL6succ_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE" title='succ_L' data-use='c' data-ref="_ZL6succ_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE">succ_L</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</a></span>, <span class='refarg'><a class="local col5 ref" href="#725N" title='N' data-ref="725N">N</a></span>) &amp;&amp; <a class="tu ref" href="#_ZL8isSubsetRT_RT0_" title='isSubset' data-use='c' data-ref="_ZL8isSubsetRT_RT0_">isSubset</a>(<span class='refarg'><a class="local col5 ref" href="#725N" title='N' data-ref="725N">N</a></span>, <span class='refarg'><a class="local col3 ref" href="#723Nodes" title='Nodes' data-ref="723Nodes">Nodes</a></span>)) {</td></tr>
<tr><th id="1781">1781</th><td>      <a class="local col2 ref" href="#722R" title='R' data-ref="722R">R</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertET_S1_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertET_S1_">insert</a>(<a class="local col5 ref" href="#725N" title='N' data-ref="725N">N</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5beginEv" title='llvm::SetVector::begin' data-ref="_ZN4llvm9SetVector5beginEv">begin</a>(), <a class="local col5 ref" href="#725N" title='N' data-ref="725N">N</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector3endEv" title='llvm::SetVector::end' data-ref="_ZN4llvm9SetVector3endEv">end</a>());</td></tr>
<tr><th id="1782">1782</th><td>      <a class="local col4 ref" href="#724Order" title='Order' data-ref="724Order">Order</a> = <a class="enum" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::OrderKind::TopDown" title='llvm::SwingSchedulerDAG::OrderKind::TopDown' data-ref="llvm::SwingSchedulerDAG::OrderKind::TopDown">TopDown</a>;</td></tr>
<tr><th id="1783">1783</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;  Top down (succs) &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Top down (succs) "</q>);</td></tr>
<tr><th id="1784">1784</th><td>    } <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL11isIntersectRN4llvm14SmallSetVectorIPNS_5SUnitELj8EEERKNS_7NodeSetES4_" title='isIntersect' data-use='c' data-ref="_ZL11isIntersectRN4llvm14SmallSetVectorIPNS_5SUnitELj8EEERKNS_7NodeSetES4_">isIntersect</a>(<span class='refarg'><a class="local col5 ref" href="#725N" title='N' data-ref="725N">N</a></span>, <a class="local col3 ref" href="#723Nodes" title='Nodes' data-ref="723Nodes">Nodes</a>, <span class='refarg'><a class="local col2 ref" href="#722R" title='R' data-ref="722R">R</a></span>)) {</td></tr>
<tr><th id="1785">1785</th><td>      <i>// If some of the successors are in the existing node-set, then use the</i></td></tr>
<tr><th id="1786">1786</th><td><i>      // top-down ordering.</i></td></tr>
<tr><th id="1787">1787</th><td>      <a class="local col4 ref" href="#724Order" title='Order' data-ref="724Order">Order</a> = <a class="enum" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::OrderKind::TopDown" title='llvm::SwingSchedulerDAG::OrderKind::TopDown' data-ref="llvm::SwingSchedulerDAG::OrderKind::TopDown">TopDown</a>;</td></tr>
<tr><th id="1788">1788</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;  Top down (intersect) &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Top down (intersect) "</q>);</td></tr>
<tr><th id="1789">1789</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#721NodeSets" title='NodeSets' data-ref="721NodeSets">NodeSets</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var>) {</td></tr>
<tr><th id="1790">1790</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="726N" title='N' data-type='llvm::SUnit *const &amp;' data-ref="726N">N</dfn> : <a class="local col3 ref" href="#723Nodes" title='Nodes' data-ref="723Nodes">Nodes</a>)</td></tr>
<tr><th id="1791">1791</th><td>        <b>if</b> (<a class="local col6 ref" href="#726N" title='N' data-ref="726N">N</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>0</var>)</td></tr>
<tr><th id="1792">1792</th><td>          <a class="local col2 ref" href="#722R" title='R' data-ref="722R">R</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col6 ref" href="#726N" title='N' data-ref="726N">N</a>);</td></tr>
<tr><th id="1793">1793</th><td>      <a class="local col4 ref" href="#724Order" title='Order' data-ref="724Order">Order</a> = <a class="enum" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::OrderKind::BottomUp" title='llvm::SwingSchedulerDAG::OrderKind::BottomUp' data-ref="llvm::SwingSchedulerDAG::OrderKind::BottomUp">BottomUp</a>;</td></tr>
<tr><th id="1794">1794</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;  Bottom up (all) &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Bottom up (all) "</q>);</td></tr>
<tr><th id="1795">1795</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1796">1796</th><td>      <i>// Find the node with the highest ASAP.</i></td></tr>
<tr><th id="1797">1797</th><td>      <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="727maxASAP" title='maxASAP' data-type='llvm::SUnit *' data-ref="727maxASAP">maxASAP</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1798">1798</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="728SU" title='SU' data-type='llvm::SUnit *' data-ref="728SU">SU</dfn> : <a class="local col3 ref" href="#723Nodes" title='Nodes' data-ref="723Nodes">Nodes</a>) {</td></tr>
<tr><th id="1799">1799</th><td>        <b>if</b> (<a class="local col7 ref" href="#727maxASAP" title='maxASAP' data-ref="727maxASAP">maxASAP</a> == <b>nullptr</b> || <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG7getASAPEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getASAP' data-ref="_ZN4llvm17SwingSchedulerDAG7getASAPEPNS_5SUnitE">getASAP</a>(<a class="local col8 ref" href="#728SU" title='SU' data-ref="728SU">SU</a>) &gt; <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG7getASAPEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getASAP' data-ref="_ZN4llvm17SwingSchedulerDAG7getASAPEPNS_5SUnitE">getASAP</a>(<a class="local col7 ref" href="#727maxASAP" title='maxASAP' data-ref="727maxASAP">maxASAP</a>) ||</td></tr>
<tr><th id="1800">1800</th><td>            (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG7getASAPEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getASAP' data-ref="_ZN4llvm17SwingSchedulerDAG7getASAPEPNS_5SUnitE">getASAP</a>(<a class="local col8 ref" href="#728SU" title='SU' data-ref="728SU">SU</a>) == <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG7getASAPEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getASAP' data-ref="_ZN4llvm17SwingSchedulerDAG7getASAPEPNS_5SUnitE">getASAP</a>(<a class="local col7 ref" href="#727maxASAP" title='maxASAP' data-ref="727maxASAP">maxASAP</a>) &amp;&amp; <a class="local col8 ref" href="#728SU" title='SU' data-ref="728SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt; <a class="local col7 ref" href="#727maxASAP" title='maxASAP' data-ref="727maxASAP">maxASAP</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>))</td></tr>
<tr><th id="1801">1801</th><td>          <a class="local col7 ref" href="#727maxASAP" title='maxASAP' data-ref="727maxASAP">maxASAP</a> = <a class="local col8 ref" href="#728SU" title='SU' data-ref="728SU">SU</a>;</td></tr>
<tr><th id="1802">1802</th><td>      }</td></tr>
<tr><th id="1803">1803</th><td>      <a class="local col2 ref" href="#722R" title='R' data-ref="722R">R</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col7 ref" href="#727maxASAP" title='maxASAP' data-ref="727maxASAP">maxASAP</a>);</td></tr>
<tr><th id="1804">1804</th><td>      <a class="local col4 ref" href="#724Order" title='Order' data-ref="724Order">Order</a> = <a class="enum" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::OrderKind::BottomUp" title='llvm::SwingSchedulerDAG::OrderKind::BottomUp' data-ref="llvm::SwingSchedulerDAG::OrderKind::BottomUp">BottomUp</a>;</td></tr>
<tr><th id="1805">1805</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;  Bottom up (default) &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Bottom up (default) "</q>);</td></tr>
<tr><th id="1806">1806</th><td>    }</td></tr>
<tr><th id="1807">1807</th><td></td></tr>
<tr><th id="1808">1808</th><td>    <b>while</b> (!<a class="local col2 ref" href="#722R" title='R' data-ref="722R">R</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5emptyEv" title='llvm::SetVector::empty' data-ref="_ZNK4llvm9SetVector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1809">1809</th><td>      <b>if</b> (<a class="local col4 ref" href="#724Order" title='Order' data-ref="724Order">Order</a> == <a class="enum" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::OrderKind::TopDown" title='llvm::SwingSchedulerDAG::OrderKind::TopDown' data-ref="llvm::SwingSchedulerDAG::OrderKind::TopDown">TopDown</a>) {</td></tr>
<tr><th id="1810">1810</th><td>        <i>// Choose the node with the maximum height.  If more than one, choose</i></td></tr>
<tr><th id="1811">1811</th><td><i>        // the node wiTH the maximum ZeroLatencyHeight. If still more than one,</i></td></tr>
<tr><th id="1812">1812</th><td><i>        // choose the node with the lowest MOV.</i></td></tr>
<tr><th id="1813">1813</th><td>        <b>while</b> (!<a class="local col2 ref" href="#722R" title='R' data-ref="722R">R</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5emptyEv" title='llvm::SetVector::empty' data-ref="_ZNK4llvm9SetVector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1814">1814</th><td>          <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="729maxHeight" title='maxHeight' data-type='llvm::SUnit *' data-ref="729maxHeight">maxHeight</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1815">1815</th><td>          <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="730I" title='I' data-type='llvm::SUnit *' data-ref="730I">I</dfn> : <a class="local col2 ref" href="#722R" title='R' data-ref="722R">R</a>) {</td></tr>
<tr><th id="1816">1816</th><td>            <b>if</b> (<a class="local col9 ref" href="#729maxHeight" title='maxHeight' data-ref="729maxHeight">maxHeight</a> == <b>nullptr</b> || <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG9getHeightEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getHeight' data-ref="_ZN4llvm17SwingSchedulerDAG9getHeightEPNS_5SUnitE">getHeight</a>(<a class="local col0 ref" href="#730I" title='I' data-ref="730I">I</a>) &gt; <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG9getHeightEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getHeight' data-ref="_ZN4llvm17SwingSchedulerDAG9getHeightEPNS_5SUnitE">getHeight</a>(<a class="local col9 ref" href="#729maxHeight" title='maxHeight' data-ref="729maxHeight">maxHeight</a>))</td></tr>
<tr><th id="1817">1817</th><td>              <a class="local col9 ref" href="#729maxHeight" title='maxHeight' data-ref="729maxHeight">maxHeight</a> = <a class="local col0 ref" href="#730I" title='I' data-ref="730I">I</a>;</td></tr>
<tr><th id="1818">1818</th><td>            <b>else</b> <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG9getHeightEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getHeight' data-ref="_ZN4llvm17SwingSchedulerDAG9getHeightEPNS_5SUnitE">getHeight</a>(<a class="local col0 ref" href="#730I" title='I' data-ref="730I">I</a>) == <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG9getHeightEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getHeight' data-ref="_ZN4llvm17SwingSchedulerDAG9getHeightEPNS_5SUnitE">getHeight</a>(<a class="local col9 ref" href="#729maxHeight" title='maxHeight' data-ref="729maxHeight">maxHeight</a>) &amp;&amp;</td></tr>
<tr><th id="1819">1819</th><td>                     <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG20getZeroLatencyHeightEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getZeroLatencyHeight' data-ref="_ZN4llvm17SwingSchedulerDAG20getZeroLatencyHeightEPNS_5SUnitE">getZeroLatencyHeight</a>(<a class="local col0 ref" href="#730I" title='I' data-ref="730I">I</a>) &gt; <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG20getZeroLatencyHeightEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getZeroLatencyHeight' data-ref="_ZN4llvm17SwingSchedulerDAG20getZeroLatencyHeightEPNS_5SUnitE">getZeroLatencyHeight</a>(<a class="local col9 ref" href="#729maxHeight" title='maxHeight' data-ref="729maxHeight">maxHeight</a>))</td></tr>
<tr><th id="1820">1820</th><td>              <a class="local col9 ref" href="#729maxHeight" title='maxHeight' data-ref="729maxHeight">maxHeight</a> = <a class="local col0 ref" href="#730I" title='I' data-ref="730I">I</a>;</td></tr>
<tr><th id="1821">1821</th><td>            <b>else</b> <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG9getHeightEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getHeight' data-ref="_ZN4llvm17SwingSchedulerDAG9getHeightEPNS_5SUnitE">getHeight</a>(<a class="local col0 ref" href="#730I" title='I' data-ref="730I">I</a>) == <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG9getHeightEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getHeight' data-ref="_ZN4llvm17SwingSchedulerDAG9getHeightEPNS_5SUnitE">getHeight</a>(<a class="local col9 ref" href="#729maxHeight" title='maxHeight' data-ref="729maxHeight">maxHeight</a>) &amp;&amp;</td></tr>
<tr><th id="1822">1822</th><td>                     <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG20getZeroLatencyHeightEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getZeroLatencyHeight' data-ref="_ZN4llvm17SwingSchedulerDAG20getZeroLatencyHeightEPNS_5SUnitE">getZeroLatencyHeight</a>(<a class="local col0 ref" href="#730I" title='I' data-ref="730I">I</a>) ==</td></tr>
<tr><th id="1823">1823</th><td>                         <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG20getZeroLatencyHeightEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getZeroLatencyHeight' data-ref="_ZN4llvm17SwingSchedulerDAG20getZeroLatencyHeightEPNS_5SUnitE">getZeroLatencyHeight</a>(<a class="local col9 ref" href="#729maxHeight" title='maxHeight' data-ref="729maxHeight">maxHeight</a>) &amp;&amp;</td></tr>
<tr><th id="1824">1824</th><td>                     <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG6getMOVEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getMOV' data-ref="_ZN4llvm17SwingSchedulerDAG6getMOVEPNS_5SUnitE">getMOV</a>(<a class="local col0 ref" href="#730I" title='I' data-ref="730I">I</a>) &lt; <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG6getMOVEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getMOV' data-ref="_ZN4llvm17SwingSchedulerDAG6getMOVEPNS_5SUnitE">getMOV</a>(<a class="local col9 ref" href="#729maxHeight" title='maxHeight' data-ref="729maxHeight">maxHeight</a>))</td></tr>
<tr><th id="1825">1825</th><td>              <a class="local col9 ref" href="#729maxHeight" title='maxHeight' data-ref="729maxHeight">maxHeight</a> = <a class="local col0 ref" href="#730I" title='I' data-ref="730I">I</a>;</td></tr>
<tr><th id="1826">1826</th><td>          }</td></tr>
<tr><th id="1827">1827</th><td>          <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col9 ref" href="#729maxHeight" title='maxHeight' data-ref="729maxHeight">maxHeight</a>);</td></tr>
<tr><th id="1828">1828</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; maxHeight-&gt;NodeNum &lt;&lt; &quot; &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#729maxHeight" title='maxHeight' data-ref="729maxHeight">maxHeight</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q>);</td></tr>
<tr><th id="1829">1829</th><td>          <a class="local col2 ref" href="#722R" title='R' data-ref="722R">R</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6removeERKT_" title='llvm::SetVector::remove' data-ref="_ZN4llvm9SetVector6removeERKT_">remove</a>(<a class="local col9 ref" href="#729maxHeight" title='maxHeight' data-ref="729maxHeight">maxHeight</a>);</td></tr>
<tr><th id="1830">1830</th><td>          <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="731I" title='I' data-type='const llvm::SDep &amp;' data-ref="731I">I</dfn> : <a class="local col9 ref" href="#729maxHeight" title='maxHeight' data-ref="729maxHeight">maxHeight</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="1831">1831</th><td>            <b>if</b> (<a class="local col3 ref" href="#723Nodes" title='Nodes' data-ref="723Nodes">Nodes</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet5countEPNS_5SUnitE" title='llvm::NodeSet::count' data-ref="_ZNK4llvm7NodeSet5countEPNS_5SUnitE">count</a>(<a class="local col1 ref" href="#731I" title='I' data-ref="731I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) == <var>0</var>)</td></tr>
<tr><th id="1832">1832</th><td>              <b>continue</b>;</td></tr>
<tr><th id="1833">1833</th><td>            <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col1 ref" href="#731I" title='I' data-ref="731I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) != <var>0</var>)</td></tr>
<tr><th id="1834">1834</th><td>              <b>continue</b>;</td></tr>
<tr><th id="1835">1835</th><td>            <b>if</b> (<a class="tu ref" href="#_ZL16ignoreDependenceRKN4llvm4SDepEb" title='ignoreDependence' data-use='c' data-ref="_ZL16ignoreDependenceRKN4llvm4SDepEb">ignoreDependence</a>(<a class="local col1 ref" href="#731I" title='I' data-ref="731I">I</a>, <b>false</b>))</td></tr>
<tr><th id="1836">1836</th><td>              <b>continue</b>;</td></tr>
<tr><th id="1837">1837</th><td>            <a class="local col2 ref" href="#722R" title='R' data-ref="722R">R</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col1 ref" href="#731I" title='I' data-ref="731I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="1838">1838</th><td>          }</td></tr>
<tr><th id="1839">1839</th><td>          <i>// Back-edges are predecessors with an anti-dependence.</i></td></tr>
<tr><th id="1840">1840</th><td>          <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="732I" title='I' data-type='const llvm::SDep &amp;' data-ref="732I">I</dfn> : <a class="local col9 ref" href="#729maxHeight" title='maxHeight' data-ref="729maxHeight">maxHeight</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="1841">1841</th><td>            <b>if</b> (<a class="local col2 ref" href="#732I" title='I' data-ref="732I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>)</td></tr>
<tr><th id="1842">1842</th><td>              <b>continue</b>;</td></tr>
<tr><th id="1843">1843</th><td>            <b>if</b> (<a class="local col3 ref" href="#723Nodes" title='Nodes' data-ref="723Nodes">Nodes</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet5countEPNS_5SUnitE" title='llvm::NodeSet::count' data-ref="_ZNK4llvm7NodeSet5countEPNS_5SUnitE">count</a>(<a class="local col2 ref" href="#732I" title='I' data-ref="732I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) == <var>0</var>)</td></tr>
<tr><th id="1844">1844</th><td>              <b>continue</b>;</td></tr>
<tr><th id="1845">1845</th><td>            <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col2 ref" href="#732I" title='I' data-ref="732I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) != <var>0</var>)</td></tr>
<tr><th id="1846">1846</th><td>              <b>continue</b>;</td></tr>
<tr><th id="1847">1847</th><td>            <a class="local col2 ref" href="#722R" title='R' data-ref="722R">R</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col2 ref" href="#732I" title='I' data-ref="732I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="1848">1848</th><td>          }</td></tr>
<tr><th id="1849">1849</th><td>        }</td></tr>
<tr><th id="1850">1850</th><td>        <a class="local col4 ref" href="#724Order" title='Order' data-ref="724Order">Order</a> = <a class="enum" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::OrderKind::BottomUp" title='llvm::SwingSchedulerDAG::OrderKind::BottomUp' data-ref="llvm::SwingSchedulerDAG::OrderKind::BottomUp">BottomUp</a>;</td></tr>
<tr><th id="1851">1851</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;\n   Switching order to bottom up &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n   Switching order to bottom up "</q>);</td></tr>
<tr><th id="1852">1852</th><td>        <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SmallSetVector" title='llvm::SmallSetVector' data-ref="llvm::SmallSetVector">SmallSetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm14SmallSetVectorC1Ev" title='llvm::SmallSetVector::SmallSetVector&lt;T, N&gt;' data-ref="_ZN4llvm14SmallSetVectorC1Ev"></a><dfn class="local col3 decl" id="733N" title='N' data-type='SmallSetVector&lt;llvm::SUnit *, 8&gt;' data-ref="733N">N</dfn>;</td></tr>
<tr><th id="1853">1853</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL6pred_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE" title='pred_L' data-use='c' data-ref="_ZL6pred_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE">pred_L</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</a></span>, <span class='refarg'><a class="local col3 ref" href="#733N" title='N' data-ref="733N">N</a></span>, &amp;<a class="local col3 ref" href="#723Nodes" title='Nodes' data-ref="723Nodes">Nodes</a>))</td></tr>
<tr><th id="1854">1854</th><td>          <a class="local col2 ref" href="#722R" title='R' data-ref="722R">R</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertET_S1_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertET_S1_">insert</a>(<a class="local col3 ref" href="#733N" title='N' data-ref="733N">N</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5beginEv" title='llvm::SetVector::begin' data-ref="_ZN4llvm9SetVector5beginEv">begin</a>(), <a class="local col3 ref" href="#733N" title='N' data-ref="733N">N</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector3endEv" title='llvm::SetVector::end' data-ref="_ZN4llvm9SetVector3endEv">end</a>());</td></tr>
<tr><th id="1855">1855</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1856">1856</th><td>        <i>// Choose the node with the maximum depth.  If more than one, choose</i></td></tr>
<tr><th id="1857">1857</th><td><i>        // the node with the maximum ZeroLatencyDepth. If still more than one,</i></td></tr>
<tr><th id="1858">1858</th><td><i>        // choose the node with the lowest MOV.</i></td></tr>
<tr><th id="1859">1859</th><td>        <b>while</b> (!<a class="local col2 ref" href="#722R" title='R' data-ref="722R">R</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5emptyEv" title='llvm::SetVector::empty' data-ref="_ZNK4llvm9SetVector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1860">1860</th><td>          <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="734maxDepth" title='maxDepth' data-type='llvm::SUnit *' data-ref="734maxDepth">maxDepth</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1861">1861</th><td>          <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="735I" title='I' data-type='llvm::SUnit *' data-ref="735I">I</dfn> : <a class="local col2 ref" href="#722R" title='R' data-ref="722R">R</a>) {</td></tr>
<tr><th id="1862">1862</th><td>            <b>if</b> (<a class="local col4 ref" href="#734maxDepth" title='maxDepth' data-ref="734maxDepth">maxDepth</a> == <b>nullptr</b> || <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG8getDepthEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getDepth' data-ref="_ZN4llvm17SwingSchedulerDAG8getDepthEPNS_5SUnitE">getDepth</a>(<a class="local col5 ref" href="#735I" title='I' data-ref="735I">I</a>) &gt; <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG8getDepthEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getDepth' data-ref="_ZN4llvm17SwingSchedulerDAG8getDepthEPNS_5SUnitE">getDepth</a>(<a class="local col4 ref" href="#734maxDepth" title='maxDepth' data-ref="734maxDepth">maxDepth</a>))</td></tr>
<tr><th id="1863">1863</th><td>              <a class="local col4 ref" href="#734maxDepth" title='maxDepth' data-ref="734maxDepth">maxDepth</a> = <a class="local col5 ref" href="#735I" title='I' data-ref="735I">I</a>;</td></tr>
<tr><th id="1864">1864</th><td>            <b>else</b> <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG8getDepthEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getDepth' data-ref="_ZN4llvm17SwingSchedulerDAG8getDepthEPNS_5SUnitE">getDepth</a>(<a class="local col5 ref" href="#735I" title='I' data-ref="735I">I</a>) == <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG8getDepthEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getDepth' data-ref="_ZN4llvm17SwingSchedulerDAG8getDepthEPNS_5SUnitE">getDepth</a>(<a class="local col4 ref" href="#734maxDepth" title='maxDepth' data-ref="734maxDepth">maxDepth</a>) &amp;&amp;</td></tr>
<tr><th id="1865">1865</th><td>                     <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG19getZeroLatencyDepthEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getZeroLatencyDepth' data-ref="_ZN4llvm17SwingSchedulerDAG19getZeroLatencyDepthEPNS_5SUnitE">getZeroLatencyDepth</a>(<a class="local col5 ref" href="#735I" title='I' data-ref="735I">I</a>) &gt; <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG19getZeroLatencyDepthEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getZeroLatencyDepth' data-ref="_ZN4llvm17SwingSchedulerDAG19getZeroLatencyDepthEPNS_5SUnitE">getZeroLatencyDepth</a>(<a class="local col4 ref" href="#734maxDepth" title='maxDepth' data-ref="734maxDepth">maxDepth</a>))</td></tr>
<tr><th id="1866">1866</th><td>              <a class="local col4 ref" href="#734maxDepth" title='maxDepth' data-ref="734maxDepth">maxDepth</a> = <a class="local col5 ref" href="#735I" title='I' data-ref="735I">I</a>;</td></tr>
<tr><th id="1867">1867</th><td>            <b>else</b> <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG8getDepthEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getDepth' data-ref="_ZN4llvm17SwingSchedulerDAG8getDepthEPNS_5SUnitE">getDepth</a>(<a class="local col5 ref" href="#735I" title='I' data-ref="735I">I</a>) == <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG8getDepthEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getDepth' data-ref="_ZN4llvm17SwingSchedulerDAG8getDepthEPNS_5SUnitE">getDepth</a>(<a class="local col4 ref" href="#734maxDepth" title='maxDepth' data-ref="734maxDepth">maxDepth</a>) &amp;&amp;</td></tr>
<tr><th id="1868">1868</th><td>                     <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG19getZeroLatencyDepthEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getZeroLatencyDepth' data-ref="_ZN4llvm17SwingSchedulerDAG19getZeroLatencyDepthEPNS_5SUnitE">getZeroLatencyDepth</a>(<a class="local col5 ref" href="#735I" title='I' data-ref="735I">I</a>) == <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG19getZeroLatencyDepthEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getZeroLatencyDepth' data-ref="_ZN4llvm17SwingSchedulerDAG19getZeroLatencyDepthEPNS_5SUnitE">getZeroLatencyDepth</a>(<a class="local col4 ref" href="#734maxDepth" title='maxDepth' data-ref="734maxDepth">maxDepth</a>) &amp;&amp;</td></tr>
<tr><th id="1869">1869</th><td>                     <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG6getMOVEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getMOV' data-ref="_ZN4llvm17SwingSchedulerDAG6getMOVEPNS_5SUnitE">getMOV</a>(<a class="local col5 ref" href="#735I" title='I' data-ref="735I">I</a>) &lt; <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG6getMOVEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getMOV' data-ref="_ZN4llvm17SwingSchedulerDAG6getMOVEPNS_5SUnitE">getMOV</a>(<a class="local col4 ref" href="#734maxDepth" title='maxDepth' data-ref="734maxDepth">maxDepth</a>))</td></tr>
<tr><th id="1870">1870</th><td>              <a class="local col4 ref" href="#734maxDepth" title='maxDepth' data-ref="734maxDepth">maxDepth</a> = <a class="local col5 ref" href="#735I" title='I' data-ref="735I">I</a>;</td></tr>
<tr><th id="1871">1871</th><td>          }</td></tr>
<tr><th id="1872">1872</th><td>          <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col4 ref" href="#734maxDepth" title='maxDepth' data-ref="734maxDepth">maxDepth</a>);</td></tr>
<tr><th id="1873">1873</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; maxDepth-&gt;NodeNum &lt;&lt; &quot; &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#734maxDepth" title='maxDepth' data-ref="734maxDepth">maxDepth</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q>);</td></tr>
<tr><th id="1874">1874</th><td>          <a class="local col2 ref" href="#722R" title='R' data-ref="722R">R</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6removeERKT_" title='llvm::SetVector::remove' data-ref="_ZN4llvm9SetVector6removeERKT_">remove</a>(<a class="local col4 ref" href="#734maxDepth" title='maxDepth' data-ref="734maxDepth">maxDepth</a>);</td></tr>
<tr><th id="1875">1875</th><td>          <b>if</b> (<a class="local col3 ref" href="#723Nodes" title='Nodes' data-ref="723Nodes">Nodes</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm7NodeSet10isExceedSUEPNS_5SUnitE" title='llvm::NodeSet::isExceedSU' data-ref="_ZN4llvm7NodeSet10isExceedSUEPNS_5SUnitE">isExceedSU</a>(<a class="local col4 ref" href="#734maxDepth" title='maxDepth' data-ref="734maxDepth">maxDepth</a>)) {</td></tr>
<tr><th id="1876">1876</th><td>            <a class="local col4 ref" href="#724Order" title='Order' data-ref="724Order">Order</a> = <a class="enum" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::OrderKind::TopDown" title='llvm::SwingSchedulerDAG::OrderKind::TopDown' data-ref="llvm::SwingSchedulerDAG::OrderKind::TopDown">TopDown</a>;</td></tr>
<tr><th id="1877">1877</th><td>            <a class="local col2 ref" href="#722R" title='R' data-ref="722R">R</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5clearEv" title='llvm::SetVector::clear' data-ref="_ZN4llvm9SetVector5clearEv">clear</a>();</td></tr>
<tr><th id="1878">1878</th><td>            <a class="local col2 ref" href="#722R" title='R' data-ref="722R">R</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col3 ref" href="#723Nodes" title='Nodes' data-ref="723Nodes">Nodes</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet7getNodeEj" title='llvm::NodeSet::getNode' data-ref="_ZNK4llvm7NodeSet7getNodeEj">getNode</a>(<var>0</var>));</td></tr>
<tr><th id="1879">1879</th><td>            <b>break</b>;</td></tr>
<tr><th id="1880">1880</th><td>          }</td></tr>
<tr><th id="1881">1881</th><td>          <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="736I" title='I' data-type='const llvm::SDep &amp;' data-ref="736I">I</dfn> : <a class="local col4 ref" href="#734maxDepth" title='maxDepth' data-ref="734maxDepth">maxDepth</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="1882">1882</th><td>            <b>if</b> (<a class="local col3 ref" href="#723Nodes" title='Nodes' data-ref="723Nodes">Nodes</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet5countEPNS_5SUnitE" title='llvm::NodeSet::count' data-ref="_ZNK4llvm7NodeSet5countEPNS_5SUnitE">count</a>(<a class="local col6 ref" href="#736I" title='I' data-ref="736I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) == <var>0</var>)</td></tr>
<tr><th id="1883">1883</th><td>              <b>continue</b>;</td></tr>
<tr><th id="1884">1884</th><td>            <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col6 ref" href="#736I" title='I' data-ref="736I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) != <var>0</var>)</td></tr>
<tr><th id="1885">1885</th><td>              <b>continue</b>;</td></tr>
<tr><th id="1886">1886</th><td>            <a class="local col2 ref" href="#722R" title='R' data-ref="722R">R</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col6 ref" href="#736I" title='I' data-ref="736I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="1887">1887</th><td>          }</td></tr>
<tr><th id="1888">1888</th><td>          <i>// Back-edges are predecessors with an anti-dependence.</i></td></tr>
<tr><th id="1889">1889</th><td>          <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="737I" title='I' data-type='const llvm::SDep &amp;' data-ref="737I">I</dfn> : <a class="local col4 ref" href="#734maxDepth" title='maxDepth' data-ref="734maxDepth">maxDepth</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="1890">1890</th><td>            <b>if</b> (<a class="local col7 ref" href="#737I" title='I' data-ref="737I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>)</td></tr>
<tr><th id="1891">1891</th><td>              <b>continue</b>;</td></tr>
<tr><th id="1892">1892</th><td>            <b>if</b> (<a class="local col3 ref" href="#723Nodes" title='Nodes' data-ref="723Nodes">Nodes</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet5countEPNS_5SUnitE" title='llvm::NodeSet::count' data-ref="_ZNK4llvm7NodeSet5countEPNS_5SUnitE">count</a>(<a class="local col7 ref" href="#737I" title='I' data-ref="737I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) == <var>0</var>)</td></tr>
<tr><th id="1893">1893</th><td>              <b>continue</b>;</td></tr>
<tr><th id="1894">1894</th><td>            <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col7 ref" href="#737I" title='I' data-ref="737I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) != <var>0</var>)</td></tr>
<tr><th id="1895">1895</th><td>              <b>continue</b>;</td></tr>
<tr><th id="1896">1896</th><td>            <a class="local col2 ref" href="#722R" title='R' data-ref="722R">R</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col7 ref" href="#737I" title='I' data-ref="737I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="1897">1897</th><td>          }</td></tr>
<tr><th id="1898">1898</th><td>        }</td></tr>
<tr><th id="1899">1899</th><td>        <a class="local col4 ref" href="#724Order" title='Order' data-ref="724Order">Order</a> = <a class="enum" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::OrderKind::TopDown" title='llvm::SwingSchedulerDAG::OrderKind::TopDown' data-ref="llvm::SwingSchedulerDAG::OrderKind::TopDown">TopDown</a>;</td></tr>
<tr><th id="1900">1900</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;\n   Switching order to top down &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n   Switching order to top down "</q>);</td></tr>
<tr><th id="1901">1901</th><td>        <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SmallSetVector" title='llvm::SmallSetVector' data-ref="llvm::SmallSetVector">SmallSetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm14SmallSetVectorC1Ev" title='llvm::SmallSetVector::SmallSetVector&lt;T, N&gt;' data-ref="_ZN4llvm14SmallSetVectorC1Ev"></a><dfn class="local col8 decl" id="738N" title='N' data-type='SmallSetVector&lt;llvm::SUnit *, 8&gt;' data-ref="738N">N</dfn>;</td></tr>
<tr><th id="1902">1902</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL6succ_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE" title='succ_L' data-use='c' data-ref="_ZL6succ_LRN4llvm9SetVectorIPNS_5SUnitESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEERNS_14SmallSetVectorIS2_Lj8EEEPKNS_7NodeSetE">succ_L</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</a></span>, <span class='refarg'><a class="local col8 ref" href="#738N" title='N' data-ref="738N">N</a></span>, &amp;<a class="local col3 ref" href="#723Nodes" title='Nodes' data-ref="723Nodes">Nodes</a>))</td></tr>
<tr><th id="1903">1903</th><td>          <a class="local col2 ref" href="#722R" title='R' data-ref="722R">R</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertET_S1_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertET_S1_">insert</a>(<a class="local col8 ref" href="#738N" title='N' data-ref="738N">N</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5beginEv" title='llvm::SetVector::begin' data-ref="_ZN4llvm9SetVector5beginEv">begin</a>(), <a class="local col8 ref" href="#738N" title='N' data-ref="738N">N</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector3endEv" title='llvm::SetVector::end' data-ref="_ZN4llvm9SetVector3endEv">end</a>());</td></tr>
<tr><th id="1904">1904</th><td>      }</td></tr>
<tr><th id="1905">1905</th><td>    }</td></tr>
<tr><th id="1906">1906</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;\nDone with Nodeset\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nDone with Nodeset\n"</q>);</td></tr>
<tr><th id="1907">1907</th><td>  }</td></tr>
<tr><th id="1908">1908</th><td></td></tr>
<tr><th id="1909">1909</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { dbgs() &lt;&lt; &quot;Node order: &quot;; for (SUnit *I : NodeOrder) dbgs() &lt;&lt; &quot; &quot; &lt;&lt; I-&gt;NodeNum &lt;&lt; &quot; &quot;; dbgs() &lt;&lt; &quot;\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1910">1910</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Node order: "</q>;</td></tr>
<tr><th id="1911">1911</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="739I" title='I' data-type='llvm::SUnit *' data-ref="739I">I</dfn> : <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</a>)</td></tr>
<tr><th id="1912">1912</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#1909" title='I' data-ref="739I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q>;</td></tr>
<tr><th id="1913">1913</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1914">1914</th><td>  });</td></tr>
<tr><th id="1915">1915</th><td>}</td></tr>
<tr><th id="1916">1916</th><td></td></tr>
<tr><th id="1917">1917</th><td><i class="doc">/// Process the nodes in the computed order and create the pipelined schedule</i></td></tr>
<tr><th id="1918">1918</th><td><i class="doc">/// of the instructions, if possible. Return true if a schedule is found.</i></td></tr>
<tr><th id="1919">1919</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG16schedulePipelineERNS_10SMScheduleE" title='llvm::SwingSchedulerDAG::schedulePipeline' data-ref="_ZN4llvm17SwingSchedulerDAG16schedulePipelineERNS_10SMScheduleE">schedulePipeline</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col0 decl" id="740Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="740Schedule">Schedule</dfn>) {</td></tr>
<tr><th id="1920">1920</th><td></td></tr>
<tr><th id="1921">1921</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5emptyEv" title='llvm::SetVector::empty' data-ref="_ZNK4llvm9SetVector5emptyEv">empty</a>()){</td></tr>
<tr><th id="1922">1922</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;NodeOrder is empty! abort scheduling\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"NodeOrder is empty! abort scheduling\n"</q> );</td></tr>
<tr><th id="1923">1923</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1924">1924</th><td>  }</td></tr>
<tr><th id="1925">1925</th><td></td></tr>
<tr><th id="1926">1926</th><td>  <em>bool</em> <dfn class="local col1 decl" id="741scheduleFound" title='scheduleFound' data-type='bool' data-ref="741scheduleFound">scheduleFound</dfn> = <b>false</b>;</td></tr>
<tr><th id="1927">1927</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="742II" title='II' data-type='unsigned int' data-ref="742II">II</dfn> = <var>0</var>;</td></tr>
<tr><th id="1928">1928</th><td>  <i>// Keep increasing II until a valid schedule is found.</i></td></tr>
<tr><th id="1929">1929</th><td>  <b>for</b> (<a class="local col2 ref" href="#742II" title='II' data-ref="742II">II</a> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MII" title='llvm::SwingSchedulerDAG::MII' data-ref="llvm::SwingSchedulerDAG::MII">MII</a>; <a class="local col2 ref" href="#742II" title='II' data-ref="742II">II</a> &lt;= <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MAX_II" title='llvm::SwingSchedulerDAG::MAX_II' data-ref="llvm::SwingSchedulerDAG::MAX_II">MAX_II</a> &amp;&amp; !<a class="local col1 ref" href="#741scheduleFound" title='scheduleFound' data-ref="741scheduleFound">scheduleFound</a>; ++<a class="local col2 ref" href="#742II" title='II' data-ref="742II">II</a>) {</td></tr>
<tr><th id="1930">1930</th><td>    <a class="local col0 ref" href="#740Schedule" title='Schedule' data-ref="740Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm10SMSchedule5resetEv" title='llvm::SMSchedule::reset' data-ref="_ZN4llvm10SMSchedule5resetEv">reset</a>();</td></tr>
<tr><th id="1931">1931</th><td>    <a class="local col0 ref" href="#740Schedule" title='Schedule' data-ref="740Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm10SMSchedule21setInitiationIntervalEi" title='llvm::SMSchedule::setInitiationInterval' data-ref="_ZN4llvm10SMSchedule21setInitiationIntervalEi">setInitiationInterval</a>(<a class="local col2 ref" href="#742II" title='II' data-ref="742II">II</a>);</td></tr>
<tr><th id="1932">1932</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;Try to schedule with &quot; &lt;&lt; II &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Try to schedule with "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#742II" title='II' data-ref="742II">II</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1933">1933</th><td></td></tr>
<tr><th id="1934">1934</th><td>    <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;::<a class="typedef" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector{llvm::SUnit*,std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm::DenseSet{llvm::SUnit*,llvm::DenseMapInfo{llvm::SUnit*}}}::iterator" title='llvm::SetVector&lt;llvm::SUnit *, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseSet&lt;llvm::SUnit *, llvm::DenseMapInfo&lt;llvm::SUnit *&gt; &gt; &gt;::iterator' data-type='typename vector_type::const_iterator' data-ref="llvm::SetVector{llvm::SUnit*,std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm::DenseSet{llvm::SUnit*,llvm::DenseMapInfo{llvm::SUnit*}}}::iterator">iterator</a> <dfn class="local col3 decl" id="743NI" title='NI' data-type='SetVector&lt;SUnit *&gt;::iterator' data-ref="743NI">NI</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5beginEv" title='llvm::SetVector::begin' data-ref="_ZN4llvm9SetVector5beginEv">begin</a>();</td></tr>
<tr><th id="1935">1935</th><td>    <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;::<a class="typedef" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector{llvm::SUnit*,std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm::DenseSet{llvm::SUnit*,llvm::DenseMapInfo{llvm::SUnit*}}}::iterator" title='llvm::SetVector&lt;llvm::SUnit *, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseSet&lt;llvm::SUnit *, llvm::DenseMapInfo&lt;llvm::SUnit *&gt; &gt; &gt;::iterator' data-type='typename vector_type::const_iterator' data-ref="llvm::SetVector{llvm::SUnit*,std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm::DenseSet{llvm::SUnit*,llvm::DenseMapInfo{llvm::SUnit*}}}::iterator">iterator</a> <dfn class="local col4 decl" id="744NE" title='NE' data-type='SetVector&lt;SUnit *&gt;::iterator' data-ref="744NE">NE</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector3endEv" title='llvm::SetVector::end' data-ref="_ZN4llvm9SetVector3endEv">end</a>();</td></tr>
<tr><th id="1936">1936</th><td>    <b>do</b> {</td></tr>
<tr><th id="1937">1937</th><td>      <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="745SU" title='SU' data-type='llvm::SUnit *' data-ref="745SU">SU</dfn> = <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col3 ref" href="#743NI" title='NI' data-ref="743NI">NI</a>;</td></tr>
<tr><th id="1938">1938</th><td></td></tr>
<tr><th id="1939">1939</th><td>      <i>// Compute the schedule time for the instruction, which is based</i></td></tr>
<tr><th id="1940">1940</th><td><i>      // upon the scheduled time for any predecessors/successors.</i></td></tr>
<tr><th id="1941">1941</th><td>      <em>int</em> <dfn class="local col6 decl" id="746EarlyStart" title='EarlyStart' data-type='int' data-ref="746EarlyStart">EarlyStart</dfn> = <span class="macro" title="(-2147483647 -1)" data-ref="_M/INT_MIN">INT_MIN</span>;</td></tr>
<tr><th id="1942">1942</th><td>      <em>int</em> <dfn class="local col7 decl" id="747LateStart" title='LateStart' data-type='int' data-ref="747LateStart">LateStart</dfn> = <span class="macro" title="2147483647" data-ref="_M/INT_MAX">INT_MAX</span>;</td></tr>
<tr><th id="1943">1943</th><td>      <i>// These values are set when the size of the schedule window is limited</i></td></tr>
<tr><th id="1944">1944</th><td><i>      // due to chain dependences.</i></td></tr>
<tr><th id="1945">1945</th><td>      <em>int</em> <dfn class="local col8 decl" id="748SchedEnd" title='SchedEnd' data-type='int' data-ref="748SchedEnd">SchedEnd</dfn> = <span class="macro" title="2147483647" data-ref="_M/INT_MAX">INT_MAX</span>;</td></tr>
<tr><th id="1946">1946</th><td>      <em>int</em> <dfn class="local col9 decl" id="749SchedStart" title='SchedStart' data-type='int' data-ref="749SchedStart">SchedStart</dfn> = <span class="macro" title="(-2147483647 -1)" data-ref="_M/INT_MIN">INT_MIN</span>;</td></tr>
<tr><th id="1947">1947</th><td>      <a class="local col0 ref" href="#740Schedule" title='Schedule' data-ref="740Schedule">Schedule</a>.<a class="ref" href="#_ZN4llvm10SMSchedule12computeStartEPNS_5SUnitEPiS3_S3_S3_iPNS_17SwingSchedulerDAGE" title='llvm::SMSchedule::computeStart' data-ref="_ZN4llvm10SMSchedule12computeStartEPNS_5SUnitEPiS3_S3_S3_iPNS_17SwingSchedulerDAGE">computeStart</a>(<a class="local col5 ref" href="#745SU" title='SU' data-ref="745SU">SU</a>, &amp;<a class="local col6 ref" href="#746EarlyStart" title='EarlyStart' data-ref="746EarlyStart">EarlyStart</a>, &amp;<a class="local col7 ref" href="#747LateStart" title='LateStart' data-ref="747LateStart">LateStart</a>, &amp;<a class="local col8 ref" href="#748SchedEnd" title='SchedEnd' data-ref="748SchedEnd">SchedEnd</a>, &amp;<a class="local col9 ref" href="#749SchedStart" title='SchedStart' data-ref="749SchedStart">SchedStart</a>,</td></tr>
<tr><th id="1948">1948</th><td>                            <a class="local col2 ref" href="#742II" title='II' data-ref="742II">II</a>, <b>this</b>);</td></tr>
<tr><th id="1949">1949</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { dbgs() &lt;&lt; &quot;\n&quot;; dbgs() &lt;&lt; &quot;Inst (&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;) &quot;; SU-&gt;getInstr()-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1950">1950</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1951">1951</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Inst ("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#745SU" title='SU' data-ref="745SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q>;</td></tr>
<tr><th id="1952">1952</th><td>        <a class="local col5 ref" href="#745SU" title='SU' data-ref="745SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="1953">1953</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1954">1954</th><td>      });</td></tr>
<tr><th id="1955">1955</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { dbgs() &lt;&lt; format(&quot;\tes: %8x ls: %8x me: %8x ms: %8x\n&quot;, EarlyStart, LateStart, SchedEnd, SchedStart); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1956">1956</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/Support/Format.h.html#_ZN4llvm6formatEPKcDpRKT_" title='llvm::format' data-ref="_ZN4llvm6formatEPKcDpRKT_">format</a>(<q>"\tes: %8x ls: %8x me: %8x ms: %8x\n"</q>, <a class="local col6 ref" href="#746EarlyStart" title='EarlyStart' data-ref="746EarlyStart">EarlyStart</a>,</td></tr>
<tr><th id="1957">1957</th><td>                         <a class="local col7 ref" href="#747LateStart" title='LateStart' data-ref="747LateStart">LateStart</a>, <a class="local col8 ref" href="#748SchedEnd" title='SchedEnd' data-ref="748SchedEnd">SchedEnd</a>, <a class="local col9 ref" href="#749SchedStart" title='SchedStart' data-ref="749SchedStart">SchedStart</a>);</td></tr>
<tr><th id="1958">1958</th><td>      });</td></tr>
<tr><th id="1959">1959</th><td></td></tr>
<tr><th id="1960">1960</th><td>      <b>if</b> (<a class="local col6 ref" href="#746EarlyStart" title='EarlyStart' data-ref="746EarlyStart">EarlyStart</a> &gt; <a class="local col7 ref" href="#747LateStart" title='LateStart' data-ref="747LateStart">LateStart</a> || <a class="local col8 ref" href="#748SchedEnd" title='SchedEnd' data-ref="748SchedEnd">SchedEnd</a> &lt; <a class="local col6 ref" href="#746EarlyStart" title='EarlyStart' data-ref="746EarlyStart">EarlyStart</a> ||</td></tr>
<tr><th id="1961">1961</th><td>          <a class="local col9 ref" href="#749SchedStart" title='SchedStart' data-ref="749SchedStart">SchedStart</a> &gt; <a class="local col7 ref" href="#747LateStart" title='LateStart' data-ref="747LateStart">LateStart</a>)</td></tr>
<tr><th id="1962">1962</th><td>        <a class="local col1 ref" href="#741scheduleFound" title='scheduleFound' data-ref="741scheduleFound">scheduleFound</a> = <b>false</b>;</td></tr>
<tr><th id="1963">1963</th><td>      <b>else</b> <b>if</b> (<a class="local col6 ref" href="#746EarlyStart" title='EarlyStart' data-ref="746EarlyStart">EarlyStart</a> != <span class="macro" title="(-2147483647 -1)" data-ref="_M/INT_MIN">INT_MIN</span> &amp;&amp; <a class="local col7 ref" href="#747LateStart" title='LateStart' data-ref="747LateStart">LateStart</a> == <span class="macro" title="2147483647" data-ref="_M/INT_MAX">INT_MAX</span>) {</td></tr>
<tr><th id="1964">1964</th><td>        <a class="local col8 ref" href="#748SchedEnd" title='SchedEnd' data-ref="748SchedEnd">SchedEnd</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col8 ref" href="#748SchedEnd" title='SchedEnd' data-ref="748SchedEnd">SchedEnd</a>, <a class="local col6 ref" href="#746EarlyStart" title='EarlyStart' data-ref="746EarlyStart">EarlyStart</a> + (<em>int</em>)<a class="local col2 ref" href="#742II" title='II' data-ref="742II">II</a> - <var>1</var>);</td></tr>
<tr><th id="1965">1965</th><td>        <a class="local col1 ref" href="#741scheduleFound" title='scheduleFound' data-ref="741scheduleFound">scheduleFound</a> = <a class="local col0 ref" href="#740Schedule" title='Schedule' data-ref="740Schedule">Schedule</a>.<a class="ref" href="#_ZN4llvm10SMSchedule6insertEPNS_5SUnitEiii" title='llvm::SMSchedule::insert' data-ref="_ZN4llvm10SMSchedule6insertEPNS_5SUnitEiii">insert</a>(<a class="local col5 ref" href="#745SU" title='SU' data-ref="745SU">SU</a>, <a class="local col6 ref" href="#746EarlyStart" title='EarlyStart' data-ref="746EarlyStart">EarlyStart</a>, <a class="local col8 ref" href="#748SchedEnd" title='SchedEnd' data-ref="748SchedEnd">SchedEnd</a>, <a class="local col2 ref" href="#742II" title='II' data-ref="742II">II</a>);</td></tr>
<tr><th id="1966">1966</th><td>      } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#746EarlyStart" title='EarlyStart' data-ref="746EarlyStart">EarlyStart</a> == <span class="macro" title="(-2147483647 -1)" data-ref="_M/INT_MIN">INT_MIN</span> &amp;&amp; <a class="local col7 ref" href="#747LateStart" title='LateStart' data-ref="747LateStart">LateStart</a> != <span class="macro" title="2147483647" data-ref="_M/INT_MAX">INT_MAX</span>) {</td></tr>
<tr><th id="1967">1967</th><td>        <a class="local col9 ref" href="#749SchedStart" title='SchedStart' data-ref="749SchedStart">SchedStart</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col9 ref" href="#749SchedStart" title='SchedStart' data-ref="749SchedStart">SchedStart</a>, <a class="local col7 ref" href="#747LateStart" title='LateStart' data-ref="747LateStart">LateStart</a> - (<em>int</em>)<a class="local col2 ref" href="#742II" title='II' data-ref="742II">II</a> + <var>1</var>);</td></tr>
<tr><th id="1968">1968</th><td>        <a class="local col1 ref" href="#741scheduleFound" title='scheduleFound' data-ref="741scheduleFound">scheduleFound</a> = <a class="local col0 ref" href="#740Schedule" title='Schedule' data-ref="740Schedule">Schedule</a>.<a class="ref" href="#_ZN4llvm10SMSchedule6insertEPNS_5SUnitEiii" title='llvm::SMSchedule::insert' data-ref="_ZN4llvm10SMSchedule6insertEPNS_5SUnitEiii">insert</a>(<a class="local col5 ref" href="#745SU" title='SU' data-ref="745SU">SU</a>, <a class="local col7 ref" href="#747LateStart" title='LateStart' data-ref="747LateStart">LateStart</a>, <a class="local col9 ref" href="#749SchedStart" title='SchedStart' data-ref="749SchedStart">SchedStart</a>, <a class="local col2 ref" href="#742II" title='II' data-ref="742II">II</a>);</td></tr>
<tr><th id="1969">1969</th><td>      } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#746EarlyStart" title='EarlyStart' data-ref="746EarlyStart">EarlyStart</a> != <span class="macro" title="(-2147483647 -1)" data-ref="_M/INT_MIN">INT_MIN</span> &amp;&amp; <a class="local col7 ref" href="#747LateStart" title='LateStart' data-ref="747LateStart">LateStart</a> != <span class="macro" title="2147483647" data-ref="_M/INT_MAX">INT_MAX</span>) {</td></tr>
<tr><th id="1970">1970</th><td>        <a class="local col8 ref" href="#748SchedEnd" title='SchedEnd' data-ref="748SchedEnd">SchedEnd</a> =</td></tr>
<tr><th id="1971">1971</th><td>            <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col8 ref" href="#748SchedEnd" title='SchedEnd' data-ref="748SchedEnd">SchedEnd</a>, <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col7 ref" href="#747LateStart" title='LateStart' data-ref="747LateStart">LateStart</a>, <a class="local col6 ref" href="#746EarlyStart" title='EarlyStart' data-ref="746EarlyStart">EarlyStart</a> + (<em>int</em>)<a class="local col2 ref" href="#742II" title='II' data-ref="742II">II</a> - <var>1</var>));</td></tr>
<tr><th id="1972">1972</th><td>        <i>// When scheduling a Phi it is better to start at the late cycle and go</i></td></tr>
<tr><th id="1973">1973</th><td><i>        // backwards. The default order may insert the Phi too far away from</i></td></tr>
<tr><th id="1974">1974</th><td><i>        // its first dependence.</i></td></tr>
<tr><th id="1975">1975</th><td>        <b>if</b> (<a class="local col5 ref" href="#745SU" title='SU' data-ref="745SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="1976">1976</th><td>          <a class="local col1 ref" href="#741scheduleFound" title='scheduleFound' data-ref="741scheduleFound">scheduleFound</a> = <a class="local col0 ref" href="#740Schedule" title='Schedule' data-ref="740Schedule">Schedule</a>.<a class="ref" href="#_ZN4llvm10SMSchedule6insertEPNS_5SUnitEiii" title='llvm::SMSchedule::insert' data-ref="_ZN4llvm10SMSchedule6insertEPNS_5SUnitEiii">insert</a>(<a class="local col5 ref" href="#745SU" title='SU' data-ref="745SU">SU</a>, <a class="local col8 ref" href="#748SchedEnd" title='SchedEnd' data-ref="748SchedEnd">SchedEnd</a>, <a class="local col6 ref" href="#746EarlyStart" title='EarlyStart' data-ref="746EarlyStart">EarlyStart</a>, <a class="local col2 ref" href="#742II" title='II' data-ref="742II">II</a>);</td></tr>
<tr><th id="1977">1977</th><td>        <b>else</b></td></tr>
<tr><th id="1978">1978</th><td>          <a class="local col1 ref" href="#741scheduleFound" title='scheduleFound' data-ref="741scheduleFound">scheduleFound</a> = <a class="local col0 ref" href="#740Schedule" title='Schedule' data-ref="740Schedule">Schedule</a>.<a class="ref" href="#_ZN4llvm10SMSchedule6insertEPNS_5SUnitEiii" title='llvm::SMSchedule::insert' data-ref="_ZN4llvm10SMSchedule6insertEPNS_5SUnitEiii">insert</a>(<a class="local col5 ref" href="#745SU" title='SU' data-ref="745SU">SU</a>, <a class="local col6 ref" href="#746EarlyStart" title='EarlyStart' data-ref="746EarlyStart">EarlyStart</a>, <a class="local col8 ref" href="#748SchedEnd" title='SchedEnd' data-ref="748SchedEnd">SchedEnd</a>, <a class="local col2 ref" href="#742II" title='II' data-ref="742II">II</a>);</td></tr>
<tr><th id="1979">1979</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1980">1980</th><td>        <em>int</em> <dfn class="local col0 decl" id="750FirstCycle" title='FirstCycle' data-type='int' data-ref="750FirstCycle">FirstCycle</dfn> = <a class="local col0 ref" href="#740Schedule" title='Schedule' data-ref="740Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule13getFirstCycleEv" title='llvm::SMSchedule::getFirstCycle' data-ref="_ZNK4llvm10SMSchedule13getFirstCycleEv">getFirstCycle</a>();</td></tr>
<tr><th id="1981">1981</th><td>        <a class="local col1 ref" href="#741scheduleFound" title='scheduleFound' data-ref="741scheduleFound">scheduleFound</a> = <a class="local col0 ref" href="#740Schedule" title='Schedule' data-ref="740Schedule">Schedule</a>.<a class="ref" href="#_ZN4llvm10SMSchedule6insertEPNS_5SUnitEiii" title='llvm::SMSchedule::insert' data-ref="_ZN4llvm10SMSchedule6insertEPNS_5SUnitEiii">insert</a>(<a class="local col5 ref" href="#745SU" title='SU' data-ref="745SU">SU</a>, <a class="local col0 ref" href="#750FirstCycle" title='FirstCycle' data-ref="750FirstCycle">FirstCycle</a> + <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG7getASAPEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getASAP' data-ref="_ZN4llvm17SwingSchedulerDAG7getASAPEPNS_5SUnitE">getASAP</a>(<a class="local col5 ref" href="#745SU" title='SU' data-ref="745SU">SU</a>),</td></tr>
<tr><th id="1982">1982</th><td>                                        <a class="local col0 ref" href="#750FirstCycle" title='FirstCycle' data-ref="750FirstCycle">FirstCycle</a> + <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG7getASAPEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getASAP' data-ref="_ZN4llvm17SwingSchedulerDAG7getASAPEPNS_5SUnitE">getASAP</a>(<a class="local col5 ref" href="#745SU" title='SU' data-ref="745SU">SU</a>) + <a class="local col2 ref" href="#742II" title='II' data-ref="742II">II</a> - <var>1</var>, <a class="local col2 ref" href="#742II" title='II' data-ref="742II">II</a>);</td></tr>
<tr><th id="1983">1983</th><td>      }</td></tr>
<tr><th id="1984">1984</th><td>      <i>// Even if we find a schedule, make sure the schedule doesn't exceed the</i></td></tr>
<tr><th id="1985">1985</th><td><i>      // allowable number of stages. We keep trying if this happens.</i></td></tr>
<tr><th id="1986">1986</th><td>      <b>if</b> (<a class="local col1 ref" href="#741scheduleFound" title='scheduleFound' data-ref="741scheduleFound">scheduleFound</a>)</td></tr>
<tr><th id="1987">1987</th><td>        <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SwpMaxStages" title='SwpMaxStages' data-use='m' data-ref="SwpMaxStages">SwpMaxStages</a> &gt; -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="1988">1988</th><td>            <a class="local col0 ref" href="#740Schedule" title='Schedule' data-ref="740Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm10SMSchedule16getMaxStageCountEv" title='llvm::SMSchedule::getMaxStageCount' data-ref="_ZN4llvm10SMSchedule16getMaxStageCountEv">getMaxStageCount</a>() &gt; (<em>unsigned</em>)<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SwpMaxStages" title='SwpMaxStages' data-use='m' data-ref="SwpMaxStages">SwpMaxStages</a>)</td></tr>
<tr><th id="1989">1989</th><td>          <a class="local col1 ref" href="#741scheduleFound" title='scheduleFound' data-ref="741scheduleFound">scheduleFound</a> = <b>false</b>;</td></tr>
<tr><th id="1990">1990</th><td></td></tr>
<tr><th id="1991">1991</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { if (!scheduleFound) dbgs() &lt;&lt; &quot;\tCan&apos;t schedule\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1992">1992</th><td>        <b>if</b> (!<a class="local col1 ref" href="#741scheduleFound" title='scheduleFound' data-ref="741scheduleFound">scheduleFound</a>)</td></tr>
<tr><th id="1993">1993</th><td>          <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tCan't schedule\n"</q>;</td></tr>
<tr><th id="1994">1994</th><td>      });</td></tr>
<tr><th id="1995">1995</th><td>    } <b>while</b> (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col3 ref" href="#743NI" title='NI' data-ref="743NI">NI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col4 ref" href="#744NE" title='NE' data-ref="744NE">NE</a> &amp;&amp; <a class="local col1 ref" href="#741scheduleFound" title='scheduleFound' data-ref="741scheduleFound">scheduleFound</a>);</td></tr>
<tr><th id="1996">1996</th><td></td></tr>
<tr><th id="1997">1997</th><td>    <i>// If a schedule is found, check if it is a valid schedule too.</i></td></tr>
<tr><th id="1998">1998</th><td>    <b>if</b> (<a class="local col1 ref" href="#741scheduleFound" title='scheduleFound' data-ref="741scheduleFound">scheduleFound</a>)</td></tr>
<tr><th id="1999">1999</th><td>      <a class="local col1 ref" href="#741scheduleFound" title='scheduleFound' data-ref="741scheduleFound">scheduleFound</a> = <a class="local col0 ref" href="#740Schedule" title='Schedule' data-ref="740Schedule">Schedule</a>.<a class="ref" href="#_ZN4llvm10SMSchedule15isValidScheduleEPNS_17SwingSchedulerDAGE" title='llvm::SMSchedule::isValidSchedule' data-ref="_ZN4llvm10SMSchedule15isValidScheduleEPNS_17SwingSchedulerDAGE">isValidSchedule</a>(<b>this</b>);</td></tr>
<tr><th id="2000">2000</th><td>  }</td></tr>
<tr><th id="2001">2001</th><td></td></tr>
<tr><th id="2002">2002</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;Schedule Found? &quot; &lt;&lt; scheduleFound &lt;&lt; &quot; (II=&quot; &lt;&lt; II &lt;&lt; &quot;)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Schedule Found? "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col1 ref" href="#741scheduleFound" title='scheduleFound' data-ref="741scheduleFound">scheduleFound</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" (II="</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#742II" title='II' data-ref="742II">II</a></td></tr>
<tr><th id="2003">2003</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q>);</td></tr>
<tr><th id="2004">2004</th><td></td></tr>
<tr><th id="2005">2005</th><td>  <b>if</b> (<a class="local col1 ref" href="#741scheduleFound" title='scheduleFound' data-ref="741scheduleFound">scheduleFound</a>)</td></tr>
<tr><th id="2006">2006</th><td>    <a class="local col0 ref" href="#740Schedule" title='Schedule' data-ref="740Schedule">Schedule</a>.<a class="ref" href="#_ZN4llvm10SMSchedule16finalizeScheduleEPNS_17SwingSchedulerDAGE" title='llvm::SMSchedule::finalizeSchedule' data-ref="_ZN4llvm10SMSchedule16finalizeScheduleEPNS_17SwingSchedulerDAGE">finalizeSchedule</a>(<b>this</b>);</td></tr>
<tr><th id="2007">2007</th><td>  <b>else</b></td></tr>
<tr><th id="2008">2008</th><td>    <a class="local col0 ref" href="#740Schedule" title='Schedule' data-ref="740Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm10SMSchedule5resetEv" title='llvm::SMSchedule::reset' data-ref="_ZN4llvm10SMSchedule5resetEv">reset</a>();</td></tr>
<tr><th id="2009">2009</th><td></td></tr>
<tr><th id="2010">2010</th><td>  <b>return</b> <a class="local col1 ref" href="#741scheduleFound" title='scheduleFound' data-ref="741scheduleFound">scheduleFound</a> &amp;&amp; <a class="local col0 ref" href="#740Schedule" title='Schedule' data-ref="740Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm10SMSchedule16getMaxStageCountEv" title='llvm::SMSchedule::getMaxStageCount' data-ref="_ZN4llvm10SMSchedule16getMaxStageCountEv">getMaxStageCount</a>() &gt; <var>0</var>;</td></tr>
<tr><th id="2011">2011</th><td>}</td></tr>
<tr><th id="2012">2012</th><td></td></tr>
<tr><th id="2013">2013</th><td><i class="doc">/// Given a schedule for the loop, generate a new version of the loop,</i></td></tr>
<tr><th id="2014">2014</th><td><i class="doc">/// and replace the old version.  This function generates a prolog</i></td></tr>
<tr><th id="2015">2015</th><td><i class="doc">/// that contains the initial iterations in the pipeline, and kernel</i></td></tr>
<tr><th id="2016">2016</th><td><i class="doc">/// loop, and the epilogue that contains the code for the final</i></td></tr>
<tr><th id="2017">2017</th><td><i class="doc">/// iterations.</i></td></tr>
<tr><th id="2018">2018</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG21generatePipelinedLoopERNS_10SMScheduleE" title='llvm::SwingSchedulerDAG::generatePipelinedLoop' data-ref="_ZN4llvm17SwingSchedulerDAG21generatePipelinedLoopERNS_10SMScheduleE">generatePipelinedLoop</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col1 decl" id="751Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="751Schedule">Schedule</dfn>) {</td></tr>
<tr><th id="2019">2019</th><td>  <i>// Create a new basic block for the kernel and add it to the CFG.</i></td></tr>
<tr><th id="2020">2020</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="752KernelBB" title='KernelBB' data-type='llvm::MachineBasicBlock *' data-ref="752KernelBB">KernelBB</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="2021">2021</th><td></td></tr>
<tr><th id="2022">2022</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="753MaxStageCount" title='MaxStageCount' data-type='unsigned int' data-ref="753MaxStageCount">MaxStageCount</dfn> = <a class="local col1 ref" href="#751Schedule" title='Schedule' data-ref="751Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm10SMSchedule16getMaxStageCountEv" title='llvm::SMSchedule::getMaxStageCount' data-ref="_ZN4llvm10SMSchedule16getMaxStageCountEv">getMaxStageCount</a>();</td></tr>
<tr><th id="2023">2023</th><td></td></tr>
<tr><th id="2024">2024</th><td>  <i>// Remember the registers that are used in different stages. The index is</i></td></tr>
<tr><th id="2025">2025</th><td><i>  // the iteration, or stage, that the instruction is scheduled in.  This is</i></td></tr>
<tr><th id="2026">2026</th><td><i>  // a map between register names in the original block and the names created</i></td></tr>
<tr><th id="2027">2027</th><td><i>  // in each stage of the pipelined loop.</i></td></tr>
<tr><th id="2028">2028</th><td>  <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::ValueMapTy" title='llvm::SwingSchedulerDAG::ValueMapTy' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="llvm::SwingSchedulerDAG::ValueMapTy">ValueMapTy</a> *<dfn class="local col4 decl" id="754VRMap" title='VRMap' data-type='ValueMapTy *' data-ref="754VRMap">VRMap</dfn> = <b>new</b> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::ValueMapTy" title='llvm::SwingSchedulerDAG::ValueMapTy' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="llvm::SwingSchedulerDAG::ValueMapTy">ValueMapTy</a>[(<a class="local col3 ref" href="#753MaxStageCount" title='MaxStageCount' data-ref="753MaxStageCount">MaxStageCount</a> + <var>1</var>) * <var>2</var>];</td></tr>
<tr><th id="2029">2029</th><td>  <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::InstrMapTy" title='llvm::SwingSchedulerDAG::InstrMapTy' data-type='DenseMap&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;' data-ref="llvm::SwingSchedulerDAG::InstrMapTy">InstrMapTy</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col5 decl" id="755InstrMap" title='InstrMap' data-type='InstrMapTy' data-ref="755InstrMap">InstrMap</dfn>;</td></tr>
<tr><th id="2030">2030</th><td></td></tr>
<tr><th id="2031">2031</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="756PrologBBs" title='PrologBBs' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="756PrologBBs">PrologBBs</dfn>;</td></tr>
<tr><th id="2032">2032</th><td></td></tr>
<tr><th id="2033">2033</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="757PreheaderBB" title='PreheaderBB' data-type='llvm::MachineBasicBlock *' data-ref="757PreheaderBB">PreheaderBB</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::MLI" title='llvm::ScheduleDAGInstrs::MLI' data-ref="llvm::ScheduleDAGInstrs::MLI">MLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopFor' data-ref="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE">getLoopFor</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>)-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase16getLoopPreheaderEv" title='llvm::LoopBase::getLoopPreheader' data-ref="_ZNK4llvm8LoopBase16getLoopPreheaderEv">getLoopPreheader</a>();</td></tr>
<tr><th id="2034">2034</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PreheaderBB != nullptr &amp;&amp; &quot;Need to add code to handle loops w/o preheader&quot;) ? void (0) : __assert_fail (&quot;PreheaderBB != nullptr &amp;&amp; \&quot;Need to add code to handle loops w/o preheader\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 2035, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#757PreheaderBB" title='PreheaderBB' data-ref="757PreheaderBB">PreheaderBB</a> != <b>nullptr</b> &amp;&amp;</td></tr>
<tr><th id="2035">2035</th><td>         <q>"Need to add code to handle loops w/o preheader"</q>);</td></tr>
<tr><th id="2036">2036</th><td>  <i>// Generate the prolog instructions that set up the pipeline.</i></td></tr>
<tr><th id="2037">2037</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG14generatePrologERNS_10SMScheduleEjPNS_17MachineBasicBlockEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjj15430837" title='llvm::SwingSchedulerDAG::generateProlog' data-ref="_ZN4llvm17SwingSchedulerDAG14generatePrologERNS_10SMScheduleEjPNS_17MachineBasicBlockEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjj15430837">generateProlog</a>(<span class='refarg'><a class="local col1 ref" href="#751Schedule" title='Schedule' data-ref="751Schedule">Schedule</a></span>, <a class="local col3 ref" href="#753MaxStageCount" title='MaxStageCount' data-ref="753MaxStageCount">MaxStageCount</a>, <a class="local col2 ref" href="#752KernelBB" title='KernelBB' data-ref="752KernelBB">KernelBB</a>, <a class="local col4 ref" href="#754VRMap" title='VRMap' data-ref="754VRMap">VRMap</a>, <span class='refarg'><a class="local col6 ref" href="#756PrologBBs" title='PrologBBs' data-ref="756PrologBBs">PrologBBs</a></span>);</td></tr>
<tr><th id="2038">2038</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col2 ref" href="#752KernelBB" title='KernelBB' data-ref="752KernelBB">KernelBB</a>);</td></tr>
<tr><th id="2039">2039</th><td></td></tr>
<tr><th id="2040">2040</th><td>  <i>// Rearrange the instructions to generate the new, pipelined loop,</i></td></tr>
<tr><th id="2041">2041</th><td><i>  // and update register names as needed.</i></td></tr>
<tr><th id="2042">2042</th><td>  <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="758Cycle" title='Cycle' data-type='int' data-ref="758Cycle">Cycle</dfn> = <a class="local col1 ref" href="#751Schedule" title='Schedule' data-ref="751Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule13getFirstCycleEv" title='llvm::SMSchedule::getFirstCycle' data-ref="_ZNK4llvm10SMSchedule13getFirstCycleEv">getFirstCycle</a>(),</td></tr>
<tr><th id="2043">2043</th><td>           <dfn class="local col9 decl" id="759LastCycle" title='LastCycle' data-type='int' data-ref="759LastCycle">LastCycle</dfn> = <a class="local col1 ref" href="#751Schedule" title='Schedule' data-ref="751Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule13getFinalCycleEv" title='llvm::SMSchedule::getFinalCycle' data-ref="_ZNK4llvm10SMSchedule13getFinalCycleEv">getFinalCycle</a>();</td></tr>
<tr><th id="2044">2044</th><td>       <a class="local col8 ref" href="#758Cycle" title='Cycle' data-ref="758Cycle">Cycle</a> &lt;= <a class="local col9 ref" href="#759LastCycle" title='LastCycle' data-ref="759LastCycle">LastCycle</a>; ++<a class="local col8 ref" href="#758Cycle" title='Cycle' data-ref="758Cycle">Cycle</a>) {</td></tr>
<tr><th id="2045">2045</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col0 decl" id="760CycleInstrs" title='CycleInstrs' data-type='std::deque&lt;SUnit *&gt; &amp;' data-ref="760CycleInstrs">CycleInstrs</dfn> = <a class="local col1 ref" href="#751Schedule" title='Schedule' data-ref="751Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm10SMSchedule15getInstructionsEi" title='llvm::SMSchedule::getInstructions' data-ref="_ZN4llvm10SMSchedule15getInstructionsEi">getInstructions</a>(<a class="local col8 ref" href="#758Cycle" title='Cycle' data-ref="758Cycle">Cycle</a>);</td></tr>
<tr><th id="2046">2046</th><td>    <i>// This inner loop schedules each instruction in the cycle.</i></td></tr>
<tr><th id="2047">2047</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="761CI" title='CI' data-type='llvm::SUnit *' data-ref="761CI">CI</dfn> : <a class="local col0 ref" href="#760CycleInstrs" title='CycleInstrs' data-ref="760CycleInstrs">CycleInstrs</a>) {</td></tr>
<tr><th id="2048">2048</th><td>      <b>if</b> (<a class="local col1 ref" href="#761CI" title='CI' data-ref="761CI">CI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="2049">2049</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2050">2050</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="762StageNum" title='StageNum' data-type='unsigned int' data-ref="762StageNum">StageNum</dfn> = <a class="local col1 ref" href="#751Schedule" title='Schedule' data-ref="751Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col1 ref" href="#761CI" title='CI' data-ref="761CI">CI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()));</td></tr>
<tr><th id="2051">2051</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="763NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="763NewMI">NewMI</dfn> = <a class="member" href="#_ZN4llvm17SwingSchedulerDAG10cloneInstrEPNS_12MachineInstrEjj" title='llvm::SwingSchedulerDAG::cloneInstr' data-ref="_ZN4llvm17SwingSchedulerDAG10cloneInstrEPNS_12MachineInstrEjj">cloneInstr</a>(<a class="local col1 ref" href="#761CI" title='CI' data-ref="761CI">CI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(), <a class="local col3 ref" href="#753MaxStageCount" title='MaxStageCount' data-ref="753MaxStageCount">MaxStageCount</a>, <a class="local col2 ref" href="#762StageNum" title='StageNum' data-ref="762StageNum">StageNum</a>);</td></tr>
<tr><th id="2052">2052</th><td>      <a class="member" href="#_ZN4llvm17SwingSchedulerDAG17updateInstructionEPNS_12MachineInstrEbjjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE" title='llvm::SwingSchedulerDAG::updateInstruction' data-ref="_ZN4llvm17SwingSchedulerDAG17updateInstructionEPNS_12MachineInstrEbjjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE">updateInstruction</a>(<a class="local col3 ref" href="#763NewMI" title='NewMI' data-ref="763NewMI">NewMI</a>, <b>false</b>, <a class="local col3 ref" href="#753MaxStageCount" title='MaxStageCount' data-ref="753MaxStageCount">MaxStageCount</a>, <a class="local col2 ref" href="#762StageNum" title='StageNum' data-ref="762StageNum">StageNum</a>, <span class='refarg'><a class="local col1 ref" href="#751Schedule" title='Schedule' data-ref="751Schedule">Schedule</a></span>, <a class="local col4 ref" href="#754VRMap" title='VRMap' data-ref="754VRMap">VRMap</a>);</td></tr>
<tr><th id="2053">2053</th><td>      <a class="local col2 ref" href="#752KernelBB" title='KernelBB' data-ref="752KernelBB">KernelBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9push_backEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::push_back' data-ref="_ZN4llvm17MachineBasicBlock9push_backEPNS_12MachineInstrE">push_back</a>(<a class="local col3 ref" href="#763NewMI" title='NewMI' data-ref="763NewMI">NewMI</a>);</td></tr>
<tr><th id="2054">2054</th><td>      <a class="local col5 ref" href="#755InstrMap" title='InstrMap' data-ref="755InstrMap">InstrMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#763NewMI" title='NewMI' data-ref="763NewMI">NewMI</a>]</a> = <a class="local col1 ref" href="#761CI" title='CI' data-ref="761CI">CI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="2055">2055</th><td>    }</td></tr>
<tr><th id="2056">2056</th><td>  }</td></tr>
<tr><th id="2057">2057</th><td></td></tr>
<tr><th id="2058">2058</th><td>  <i>// Copy any terminator instructions to the new kernel, and update</i></td></tr>
<tr><th id="2059">2059</th><td><i>  // names as needed.</i></td></tr>
<tr><th id="2060">2060</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="764I" title='I' data-type='MachineBasicBlock::iterator' data-ref="764I">I</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>(),</td></tr>
<tr><th id="2061">2061</th><td>                                   <dfn class="local col5 decl" id="765E" title='E' data-type='MachineBasicBlock::iterator' data-ref="765E">E</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="2062">2062</th><td>       <a class="local col4 ref" href="#764I" title='I' data-ref="764I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#765E" title='E' data-ref="765E">E</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#764I" title='I' data-ref="764I">I</a>) {</td></tr>
<tr><th id="2063">2063</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="766NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="766NewMI">NewMI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" title='llvm::MachineFunction::CloneMachineInstr' data-ref="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE">CloneMachineInstr</a>(&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#764I" title='I' data-ref="764I">I</a>);</td></tr>
<tr><th id="2064">2064</th><td>    <a class="member" href="#_ZN4llvm17SwingSchedulerDAG17updateInstructionEPNS_12MachineInstrEbjjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE" title='llvm::SwingSchedulerDAG::updateInstruction' data-ref="_ZN4llvm17SwingSchedulerDAG17updateInstructionEPNS_12MachineInstrEbjjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE">updateInstruction</a>(<a class="local col6 ref" href="#766NewMI" title='NewMI' data-ref="766NewMI">NewMI</a>, <b>false</b>, <a class="local col3 ref" href="#753MaxStageCount" title='MaxStageCount' data-ref="753MaxStageCount">MaxStageCount</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#751Schedule" title='Schedule' data-ref="751Schedule">Schedule</a></span>, <a class="local col4 ref" href="#754VRMap" title='VRMap' data-ref="754VRMap">VRMap</a>);</td></tr>
<tr><th id="2065">2065</th><td>    <a class="local col2 ref" href="#752KernelBB" title='KernelBB' data-ref="752KernelBB">KernelBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9push_backEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::push_back' data-ref="_ZN4llvm17MachineBasicBlock9push_backEPNS_12MachineInstrE">push_back</a>(<a class="local col6 ref" href="#766NewMI" title='NewMI' data-ref="766NewMI">NewMI</a>);</td></tr>
<tr><th id="2066">2066</th><td>    <a class="local col5 ref" href="#755InstrMap" title='InstrMap' data-ref="755InstrMap">InstrMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col6 ref" href="#766NewMI" title='NewMI' data-ref="766NewMI">NewMI</a>]</a> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#764I" title='I' data-ref="764I">I</a>;</td></tr>
<tr><th id="2067">2067</th><td>  }</td></tr>
<tr><th id="2068">2068</th><td></td></tr>
<tr><th id="2069">2069</th><td>  <a class="local col2 ref" href="#752KernelBB" title='KernelBB' data-ref="752KernelBB">KernelBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_" title='llvm::MachineBasicBlock::transferSuccessors' data-ref="_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_">transferSuccessors</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>);</td></tr>
<tr><th id="2070">2070</th><td>  <a class="local col2 ref" href="#752KernelBB" title='KernelBB' data-ref="752KernelBB">KernelBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock16replaceSuccessorEPS0_S1_" title='llvm::MachineBasicBlock::replaceSuccessor' data-ref="_ZN4llvm17MachineBasicBlock16replaceSuccessorEPS0_S1_">replaceSuccessor</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <a class="local col2 ref" href="#752KernelBB" title='KernelBB' data-ref="752KernelBB">KernelBB</a>);</td></tr>
<tr><th id="2071">2071</th><td></td></tr>
<tr><th id="2072">2072</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12D3023948" title='llvm::SwingSchedulerDAG::generateExistingPhis' data-ref="_ZN4llvm17SwingSchedulerDAG20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12D3023948">generateExistingPhis</a>(<a class="local col2 ref" href="#752KernelBB" title='KernelBB' data-ref="752KernelBB">KernelBB</a>, <a class="local col6 ref" href="#756PrologBBs" title='PrologBBs' data-ref="756PrologBBs">PrologBBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>(), <a class="local col2 ref" href="#752KernelBB" title='KernelBB' data-ref="752KernelBB">KernelBB</a>, <a class="local col2 ref" href="#752KernelBB" title='KernelBB' data-ref="752KernelBB">KernelBB</a>, <span class='refarg'><a class="local col1 ref" href="#751Schedule" title='Schedule' data-ref="751Schedule">Schedule</a></span>,</td></tr>
<tr><th id="2073">2073</th><td>                       <a class="local col4 ref" href="#754VRMap" title='VRMap' data-ref="754VRMap">VRMap</a>, <span class='refarg'><a class="local col5 ref" href="#755InstrMap" title='InstrMap' data-ref="755InstrMap">InstrMap</a></span>, <a class="local col3 ref" href="#753MaxStageCount" title='MaxStageCount' data-ref="753MaxStageCount">MaxStageCount</a>, <a class="local col3 ref" href="#753MaxStageCount" title='MaxStageCount' data-ref="753MaxStageCount">MaxStageCount</a>, <b>false</b>);</td></tr>
<tr><th id="2074">2074</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG12generatePhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapP8010026" title='llvm::SwingSchedulerDAG::generatePhis' data-ref="_ZN4llvm17SwingSchedulerDAG12generatePhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapP8010026">generatePhis</a>(<a class="local col2 ref" href="#752KernelBB" title='KernelBB' data-ref="752KernelBB">KernelBB</a>, <a class="local col6 ref" href="#756PrologBBs" title='PrologBBs' data-ref="756PrologBBs">PrologBBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>(), <a class="local col2 ref" href="#752KernelBB" title='KernelBB' data-ref="752KernelBB">KernelBB</a>, <a class="local col2 ref" href="#752KernelBB" title='KernelBB' data-ref="752KernelBB">KernelBB</a>, <span class='refarg'><a class="local col1 ref" href="#751Schedule" title='Schedule' data-ref="751Schedule">Schedule</a></span>, <a class="local col4 ref" href="#754VRMap" title='VRMap' data-ref="754VRMap">VRMap</a>,</td></tr>
<tr><th id="2075">2075</th><td>               <span class='refarg'><a class="local col5 ref" href="#755InstrMap" title='InstrMap' data-ref="755InstrMap">InstrMap</a></span>, <a class="local col3 ref" href="#753MaxStageCount" title='MaxStageCount' data-ref="753MaxStageCount">MaxStageCount</a>, <a class="local col3 ref" href="#753MaxStageCount" title='MaxStageCount' data-ref="753MaxStageCount">MaxStageCount</a>, <b>false</b>);</td></tr>
<tr><th id="2076">2076</th><td></td></tr>
<tr><th id="2077">2077</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;New block\n&quot;; KernelBB-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"New block\n"</q>; <a class="local col2 ref" href="#752KernelBB" title='KernelBB' data-ref="752KernelBB">KernelBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4dumpEv" title='llvm::MachineBasicBlock::dump' data-ref="_ZNK4llvm17MachineBasicBlock4dumpEv">dump</a>(););</td></tr>
<tr><th id="2078">2078</th><td></td></tr>
<tr><th id="2079">2079</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="767EpilogBBs" title='EpilogBBs' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="767EpilogBBs">EpilogBBs</dfn>;</td></tr>
<tr><th id="2080">2080</th><td>  <i>// Generate the epilog instructions to complete the pipeline.</i></td></tr>
<tr><th id="2081">2081</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG14generateEpilogERNS_10SMScheduleEjPNS_17MachineBasicBlockEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjj8871859" title='llvm::SwingSchedulerDAG::generateEpilog' data-ref="_ZN4llvm17SwingSchedulerDAG14generateEpilogERNS_10SMScheduleEjPNS_17MachineBasicBlockEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjj8871859">generateEpilog</a>(<span class='refarg'><a class="local col1 ref" href="#751Schedule" title='Schedule' data-ref="751Schedule">Schedule</a></span>, <a class="local col3 ref" href="#753MaxStageCount" title='MaxStageCount' data-ref="753MaxStageCount">MaxStageCount</a>, <a class="local col2 ref" href="#752KernelBB" title='KernelBB' data-ref="752KernelBB">KernelBB</a>, <a class="local col4 ref" href="#754VRMap" title='VRMap' data-ref="754VRMap">VRMap</a>, <span class='refarg'><a class="local col7 ref" href="#767EpilogBBs" title='EpilogBBs' data-ref="767EpilogBBs">EpilogBBs</a></span>,</td></tr>
<tr><th id="2082">2082</th><td>                 <span class='refarg'><a class="local col6 ref" href="#756PrologBBs" title='PrologBBs' data-ref="756PrologBBs">PrologBBs</a></span>);</td></tr>
<tr><th id="2083">2083</th><td></td></tr>
<tr><th id="2084">2084</th><td>  <i>// We need this step because the register allocation doesn't handle some</i></td></tr>
<tr><th id="2085">2085</th><td><i>  // situations well, so we insert copies to help out.</i></td></tr>
<tr><th id="2086">2086</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG14splitLifetimesEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EERNS_10SMScheduleE" title='llvm::SwingSchedulerDAG::splitLifetimes' data-ref="_ZN4llvm17SwingSchedulerDAG14splitLifetimesEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EERNS_10SMScheduleE">splitLifetimes</a>(<a class="local col2 ref" href="#752KernelBB" title='KernelBB' data-ref="752KernelBB">KernelBB</a>, <span class='refarg'><a class="local col7 ref" href="#767EpilogBBs" title='EpilogBBs' data-ref="767EpilogBBs">EpilogBBs</a></span>, <span class='refarg'><a class="local col1 ref" href="#751Schedule" title='Schedule' data-ref="751Schedule">Schedule</a></span>);</td></tr>
<tr><th id="2087">2087</th><td></td></tr>
<tr><th id="2088">2088</th><td>  <i>// Remove dead instructions due to loop induction variables.</i></td></tr>
<tr><th id="2089">2089</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG22removeDeadInstructionsEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EE" title='llvm::SwingSchedulerDAG::removeDeadInstructions' data-ref="_ZN4llvm17SwingSchedulerDAG22removeDeadInstructionsEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EE">removeDeadInstructions</a>(<a class="local col2 ref" href="#752KernelBB" title='KernelBB' data-ref="752KernelBB">KernelBB</a>, <span class='refarg'><a class="local col7 ref" href="#767EpilogBBs" title='EpilogBBs' data-ref="767EpilogBBs">EpilogBBs</a></span>);</td></tr>
<tr><th id="2090">2090</th><td></td></tr>
<tr><th id="2091">2091</th><td>  <i>// Add branches between prolog and epilog blocks.</i></td></tr>
<tr><th id="2092">2092</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG11addBranchesERNS_17MachineBasicBlockERNS_15SmallVectorImplIPS1_EES4_S6_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoI9154485" title='llvm::SwingSchedulerDAG::addBranches' data-ref="_ZN4llvm17SwingSchedulerDAG11addBranchesERNS_17MachineBasicBlockERNS_15SmallVectorImplIPS1_EES4_S6_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoI9154485">addBranches</a>(<span class='refarg'>*<a class="local col7 ref" href="#757PreheaderBB" title='PreheaderBB' data-ref="757PreheaderBB">PreheaderBB</a></span>, <span class='refarg'><a class="local col6 ref" href="#756PrologBBs" title='PrologBBs' data-ref="756PrologBBs">PrologBBs</a></span>, <a class="local col2 ref" href="#752KernelBB" title='KernelBB' data-ref="752KernelBB">KernelBB</a>, <span class='refarg'><a class="local col7 ref" href="#767EpilogBBs" title='EpilogBBs' data-ref="767EpilogBBs">EpilogBBs</a></span>, <span class='refarg'><a class="local col1 ref" href="#751Schedule" title='Schedule' data-ref="751Schedule">Schedule</a></span>, <a class="local col4 ref" href="#754VRMap" title='VRMap' data-ref="754VRMap">VRMap</a>);</td></tr>
<tr><th id="2093">2093</th><td></td></tr>
<tr><th id="2094">2094</th><td>  <i>// Remove the original loop since it's no longer referenced.</i></td></tr>
<tr><th id="2095">2095</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="768I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="768I">I</dfn> : *<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>)</td></tr>
<tr><th id="2096">2096</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::LIS" title='llvm::SwingSchedulerDAG::LIS' data-ref="llvm::SwingSchedulerDAG::LIS">LIS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'><a class="local col8 ref" href="#768I" title='I' data-ref="768I">I</a></span>);</td></tr>
<tr><th id="2097">2097</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5clearEv" title='llvm::MachineBasicBlock::clear' data-ref="_ZN4llvm17MachineBasicBlock5clearEv">clear</a>();</td></tr>
<tr><th id="2098">2098</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15eraseFromParentEv" title='llvm::MachineBasicBlock::eraseFromParent' data-ref="_ZN4llvm17MachineBasicBlock15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2099">2099</th><td></td></tr>
<tr><th id="2100">2100</th><td>  <b>delete</b>[] <a class="local col4 ref" href="#754VRMap" title='VRMap' data-ref="754VRMap">VRMap</a>;</td></tr>
<tr><th id="2101">2101</th><td>}</td></tr>
<tr><th id="2102">2102</th><td></td></tr>
<tr><th id="2103">2103</th><td><i class="doc">/// Generate the pipeline prolog code.</i></td></tr>
<tr><th id="2104">2104</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG14generatePrologERNS_10SMScheduleEjPNS_17MachineBasicBlockEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjj15430837" title='llvm::SwingSchedulerDAG::generateProlog' data-ref="_ZN4llvm17SwingSchedulerDAG14generatePrologERNS_10SMScheduleEjPNS_17MachineBasicBlockEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjj15430837">generateProlog</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col9 decl" id="769Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="769Schedule">Schedule</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="770LastStage" title='LastStage' data-type='unsigned int' data-ref="770LastStage">LastStage</dfn>,</td></tr>
<tr><th id="2105">2105</th><td>                                       <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="771KernelBB" title='KernelBB' data-type='llvm::MachineBasicBlock *' data-ref="771KernelBB">KernelBB</dfn>,</td></tr>
<tr><th id="2106">2106</th><td>                                       <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::ValueMapTy" title='llvm::SwingSchedulerDAG::ValueMapTy' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="llvm::SwingSchedulerDAG::ValueMapTy">ValueMapTy</a> *<dfn class="local col2 decl" id="772VRMap" title='VRMap' data-type='ValueMapTy *' data-ref="772VRMap">VRMap</dfn>,</td></tr>
<tr><th id="2107">2107</th><td>                                       <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MBBVectorTy" title='llvm::SwingSchedulerDAG::MBBVectorTy' data-type='SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt;' data-ref="llvm::SwingSchedulerDAG::MBBVectorTy">MBBVectorTy</a> &amp;<dfn class="local col3 decl" id="773PrologBBs" title='PrologBBs' data-type='MBBVectorTy &amp;' data-ref="773PrologBBs">PrologBBs</dfn>) {</td></tr>
<tr><th id="2108">2108</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="774PreheaderBB" title='PreheaderBB' data-type='llvm::MachineBasicBlock *' data-ref="774PreheaderBB">PreheaderBB</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::MLI" title='llvm::ScheduleDAGInstrs::MLI' data-ref="llvm::ScheduleDAGInstrs::MLI">MLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopFor' data-ref="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE">getLoopFor</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>)-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase16getLoopPreheaderEv" title='llvm::LoopBase::getLoopPreheader' data-ref="_ZNK4llvm8LoopBase16getLoopPreheaderEv">getLoopPreheader</a>();</td></tr>
<tr><th id="2109">2109</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PreheaderBB != nullptr &amp;&amp; &quot;Need to add code to handle loops w/o preheader&quot;) ? void (0) : __assert_fail (&quot;PreheaderBB != nullptr &amp;&amp; \&quot;Need to add code to handle loops w/o preheader\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 2110, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#774PreheaderBB" title='PreheaderBB' data-ref="774PreheaderBB">PreheaderBB</a> != <b>nullptr</b> &amp;&amp;</td></tr>
<tr><th id="2110">2110</th><td>         <q>"Need to add code to handle loops w/o preheader"</q>);</td></tr>
<tr><th id="2111">2111</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="775PredBB" title='PredBB' data-type='llvm::MachineBasicBlock *' data-ref="775PredBB">PredBB</dfn> = <a class="local col4 ref" href="#774PreheaderBB" title='PreheaderBB' data-ref="774PreheaderBB">PreheaderBB</a>;</td></tr>
<tr><th id="2112">2112</th><td>  <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::InstrMapTy" title='llvm::SwingSchedulerDAG::InstrMapTy' data-type='DenseMap&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;' data-ref="llvm::SwingSchedulerDAG::InstrMapTy">InstrMapTy</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col6 decl" id="776InstrMap" title='InstrMap' data-type='InstrMapTy' data-ref="776InstrMap">InstrMap</dfn>;</td></tr>
<tr><th id="2113">2113</th><td></td></tr>
<tr><th id="2114">2114</th><td>  <i>// Generate a basic block for each stage, not including the last stage,</i></td></tr>
<tr><th id="2115">2115</th><td><i>  // which will be generated in the kernel. Each basic block may contain</i></td></tr>
<tr><th id="2116">2116</th><td><i>  // instructions from multiple stages/iterations.</i></td></tr>
<tr><th id="2117">2117</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="777i" title='i' data-type='unsigned int' data-ref="777i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#777i" title='i' data-ref="777i">i</a> &lt; <a class="local col0 ref" href="#770LastStage" title='LastStage' data-ref="770LastStage">LastStage</a>; ++<a class="local col7 ref" href="#777i" title='i' data-ref="777i">i</a>) {</td></tr>
<tr><th id="2118">2118</th><td>    <i>// Create and insert the prolog basic block prior to the original loop</i></td></tr>
<tr><th id="2119">2119</th><td><i>    // basic block.  The original loop is removed later.</i></td></tr>
<tr><th id="2120">2120</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="778NewBB" title='NewBB' data-type='llvm::MachineBasicBlock *' data-ref="778NewBB">NewBB</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="2121">2121</th><td>    <a class="local col3 ref" href="#773PrologBBs" title='PrologBBs' data-ref="773PrologBBs">PrologBBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#778NewBB" title='NewBB' data-ref="778NewBB">NewBB</a>);</td></tr>
<tr><th id="2122">2122</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col8 ref" href="#778NewBB" title='NewBB' data-ref="778NewBB">NewBB</a>);</td></tr>
<tr><th id="2123">2123</th><td>    <a class="local col8 ref" href="#778NewBB" title='NewBB' data-ref="778NewBB">NewBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_" title='llvm::MachineBasicBlock::transferSuccessors' data-ref="_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_">transferSuccessors</a>(<a class="local col5 ref" href="#775PredBB" title='PredBB' data-ref="775PredBB">PredBB</a>);</td></tr>
<tr><th id="2124">2124</th><td>    <a class="local col5 ref" href="#775PredBB" title='PredBB' data-ref="775PredBB">PredBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col8 ref" href="#778NewBB" title='NewBB' data-ref="778NewBB">NewBB</a>);</td></tr>
<tr><th id="2125">2125</th><td>    <a class="local col5 ref" href="#775PredBB" title='PredBB' data-ref="775PredBB">PredBB</a> = <a class="local col8 ref" href="#778NewBB" title='NewBB' data-ref="778NewBB">NewBB</a>;</td></tr>
<tr><th id="2126">2126</th><td></td></tr>
<tr><th id="2127">2127</th><td>    <i>// Generate instructions for each appropriate stage. Process instructions</i></td></tr>
<tr><th id="2128">2128</th><td><i>    // in original program order.</i></td></tr>
<tr><th id="2129">2129</th><td>    <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="779StageNum" title='StageNum' data-type='int' data-ref="779StageNum">StageNum</dfn> = <a class="local col7 ref" href="#777i" title='i' data-ref="777i">i</a>; <a class="local col9 ref" href="#779StageNum" title='StageNum' data-ref="779StageNum">StageNum</a> &gt;= <var>0</var>; --<a class="local col9 ref" href="#779StageNum" title='StageNum' data-ref="779StageNum">StageNum</a>) {</td></tr>
<tr><th id="2130">2130</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="780BBI" title='BBI' data-type='MachineBasicBlock::iterator' data-ref="780BBI">BBI</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(),</td></tr>
<tr><th id="2131">2131</th><td>                                       <dfn class="local col1 decl" id="781BBE" title='BBE' data-type='MachineBasicBlock::iterator' data-ref="781BBE">BBE</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="2132">2132</th><td>           <a class="local col0 ref" href="#780BBI" title='BBI' data-ref="780BBI">BBI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#781BBE" title='BBE' data-ref="781BBE">BBE</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#780BBI" title='BBI' data-ref="780BBI">BBI</a>) {</td></tr>
<tr><th id="2133">2133</th><td>        <b>if</b> (<a class="local col9 ref" href="#769Schedule" title='Schedule' data-ref="769Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm10SMSchedule18isScheduledAtStageEPNS_5SUnitEj" title='llvm::SMSchedule::isScheduledAtStage' data-ref="_ZN4llvm10SMSchedule18isScheduledAtStageEPNS_5SUnitEj">isScheduledAtStage</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#780BBI" title='BBI' data-ref="780BBI">BBI</a>), (<em>unsigned</em>)<a class="local col9 ref" href="#779StageNum" title='StageNum' data-ref="779StageNum">StageNum</a>)) {</td></tr>
<tr><th id="2134">2134</th><td>          <b>if</b> (<a class="local col0 ref" href="#780BBI" title='BBI' data-ref="780BBI">BBI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="2135">2135</th><td>            <b>continue</b>;</td></tr>
<tr><th id="2136">2136</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="782NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="782NewMI">NewMI</dfn> =</td></tr>
<tr><th id="2137">2137</th><td>              <a class="member" href="#_ZN4llvm17SwingSchedulerDAG19cloneAndChangeInstrEPNS_12MachineInstrEjjRNS_10SMScheduleE" title='llvm::SwingSchedulerDAG::cloneAndChangeInstr' data-ref="_ZN4llvm17SwingSchedulerDAG19cloneAndChangeInstrEPNS_12MachineInstrEjjRNS_10SMScheduleE">cloneAndChangeInstr</a>(&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#780BBI" title='BBI' data-ref="780BBI">BBI</a>, <a class="local col7 ref" href="#777i" title='i' data-ref="777i">i</a>, (<em>unsigned</em>)<a class="local col9 ref" href="#779StageNum" title='StageNum' data-ref="779StageNum">StageNum</a>, <span class='refarg'><a class="local col9 ref" href="#769Schedule" title='Schedule' data-ref="769Schedule">Schedule</a></span>);</td></tr>
<tr><th id="2138">2138</th><td>          <a class="member" href="#_ZN4llvm17SwingSchedulerDAG17updateInstructionEPNS_12MachineInstrEbjjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE" title='llvm::SwingSchedulerDAG::updateInstruction' data-ref="_ZN4llvm17SwingSchedulerDAG17updateInstructionEPNS_12MachineInstrEbjjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE">updateInstruction</a>(<a class="local col2 ref" href="#782NewMI" title='NewMI' data-ref="782NewMI">NewMI</a>, <b>false</b>, <a class="local col7 ref" href="#777i" title='i' data-ref="777i">i</a>, (<em>unsigned</em>)<a class="local col9 ref" href="#779StageNum" title='StageNum' data-ref="779StageNum">StageNum</a>, <span class='refarg'><a class="local col9 ref" href="#769Schedule" title='Schedule' data-ref="769Schedule">Schedule</a></span>,</td></tr>
<tr><th id="2139">2139</th><td>                            <a class="local col2 ref" href="#772VRMap" title='VRMap' data-ref="772VRMap">VRMap</a>);</td></tr>
<tr><th id="2140">2140</th><td>          <a class="local col8 ref" href="#778NewBB" title='NewBB' data-ref="778NewBB">NewBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9push_backEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::push_back' data-ref="_ZN4llvm17MachineBasicBlock9push_backEPNS_12MachineInstrE">push_back</a>(<a class="local col2 ref" href="#782NewMI" title='NewMI' data-ref="782NewMI">NewMI</a>);</td></tr>
<tr><th id="2141">2141</th><td>          <a class="local col6 ref" href="#776InstrMap" title='InstrMap' data-ref="776InstrMap">InstrMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col2 ref" href="#782NewMI" title='NewMI' data-ref="782NewMI">NewMI</a>]</a> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#780BBI" title='BBI' data-ref="780BBI">BBI</a>;</td></tr>
<tr><th id="2142">2142</th><td>        }</td></tr>
<tr><th id="2143">2143</th><td>      }</td></tr>
<tr><th id="2144">2144</th><td>    }</td></tr>
<tr><th id="2145">2145</th><td>    <a class="member" href="#_ZN4llvm17SwingSchedulerDAG16rewritePhiValuesEPNS_17MachineBasicBlockEjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairI1376084" title='llvm::SwingSchedulerDAG::rewritePhiValues' data-ref="_ZN4llvm17SwingSchedulerDAG16rewritePhiValuesEPNS_17MachineBasicBlockEjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairI1376084">rewritePhiValues</a>(<a class="local col8 ref" href="#778NewBB" title='NewBB' data-ref="778NewBB">NewBB</a>, <a class="local col7 ref" href="#777i" title='i' data-ref="777i">i</a>, <span class='refarg'><a class="local col9 ref" href="#769Schedule" title='Schedule' data-ref="769Schedule">Schedule</a></span>, <a class="local col2 ref" href="#772VRMap" title='VRMap' data-ref="772VRMap">VRMap</a>, <span class='refarg'><a class="local col6 ref" href="#776InstrMap" title='InstrMap' data-ref="776InstrMap">InstrMap</a></span>);</td></tr>
<tr><th id="2146">2146</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { dbgs() &lt;&lt; &quot;prolog:\n&quot;; NewBB-&gt;dump(); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="2147">2147</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"prolog:\n"</q>;</td></tr>
<tr><th id="2148">2148</th><td>      <a class="local col8 ref" href="#778NewBB" title='NewBB' data-ref="778NewBB">NewBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4dumpEv" title='llvm::MachineBasicBlock::dump' data-ref="_ZNK4llvm17MachineBasicBlock4dumpEv">dump</a>();</td></tr>
<tr><th id="2149">2149</th><td>    });</td></tr>
<tr><th id="2150">2150</th><td>  }</td></tr>
<tr><th id="2151">2151</th><td></td></tr>
<tr><th id="2152">2152</th><td>  <a class="local col5 ref" href="#775PredBB" title='PredBB' data-ref="775PredBB">PredBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock16replaceSuccessorEPS0_S1_" title='llvm::MachineBasicBlock::replaceSuccessor' data-ref="_ZN4llvm17MachineBasicBlock16replaceSuccessorEPS0_S1_">replaceSuccessor</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <a class="local col1 ref" href="#771KernelBB" title='KernelBB' data-ref="771KernelBB">KernelBB</a>);</td></tr>
<tr><th id="2153">2153</th><td></td></tr>
<tr><th id="2154">2154</th><td>  <i>// Check if we need to remove the branch from the preheader to the original</i></td></tr>
<tr><th id="2155">2155</th><td><i>  // loop, and replace it with a branch to the new loop.</i></td></tr>
<tr><th id="2156">2156</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="783numBranches" title='numBranches' data-type='unsigned int' data-ref="783numBranches">numBranches</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::TargetInstrInfo::removeBranch' data-ref="_ZNK4llvm15TargetInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</a>(<span class='refarg'>*<a class="local col4 ref" href="#774PreheaderBB" title='PreheaderBB' data-ref="774PreheaderBB">PreheaderBB</a></span>);</td></tr>
<tr><th id="2157">2157</th><td>  <b>if</b> (<a class="local col3 ref" href="#783numBranches" title='numBranches' data-ref="783numBranches">numBranches</a>) {</td></tr>
<tr><th id="2158">2158</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>0</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="784Cond" title='Cond' data-type='SmallVector&lt;llvm::MachineOperand, 0&gt;' data-ref="784Cond">Cond</dfn>;</td></tr>
<tr><th id="2159">2159</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::TargetInstrInfo::insertBranch' data-ref="_ZNK4llvm15TargetInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</a>(<span class='refarg'>*<a class="local col4 ref" href="#774PreheaderBB" title='PreheaderBB' data-ref="774PreheaderBB">PreheaderBB</a></span>, <a class="local col3 ref" href="#773PrologBBs" title='PrologBBs' data-ref="773PrologBBs">PrologBBs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <b>nullptr</b>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col4 ref" href="#784Cond" title='Cond' data-ref="784Cond">Cond</a>, <a class="type" href="../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>));</td></tr>
<tr><th id="2160">2160</th><td>  }</td></tr>
<tr><th id="2161">2161</th><td>}</td></tr>
<tr><th id="2162">2162</th><td></td></tr>
<tr><th id="2163">2163</th><td><i class="doc">/// Generate the pipeline epilog code. The epilog code finishes the iterations</i></td></tr>
<tr><th id="2164">2164</th><td><i class="doc">/// that were started in either the prolog or the kernel.  We create a basic</i></td></tr>
<tr><th id="2165">2165</th><td><i class="doc">/// block for each stage that needs to complete.</i></td></tr>
<tr><th id="2166">2166</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG14generateEpilogERNS_10SMScheduleEjPNS_17MachineBasicBlockEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjj8871859" title='llvm::SwingSchedulerDAG::generateEpilog' data-ref="_ZN4llvm17SwingSchedulerDAG14generateEpilogERNS_10SMScheduleEjPNS_17MachineBasicBlockEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjj8871859">generateEpilog</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col5 decl" id="785Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="785Schedule">Schedule</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="786LastStage" title='LastStage' data-type='unsigned int' data-ref="786LastStage">LastStage</dfn>,</td></tr>
<tr><th id="2167">2167</th><td>                                       <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="787KernelBB" title='KernelBB' data-type='llvm::MachineBasicBlock *' data-ref="787KernelBB">KernelBB</dfn>,</td></tr>
<tr><th id="2168">2168</th><td>                                       <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::ValueMapTy" title='llvm::SwingSchedulerDAG::ValueMapTy' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="llvm::SwingSchedulerDAG::ValueMapTy">ValueMapTy</a> *<dfn class="local col8 decl" id="788VRMap" title='VRMap' data-type='ValueMapTy *' data-ref="788VRMap">VRMap</dfn>,</td></tr>
<tr><th id="2169">2169</th><td>                                       <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MBBVectorTy" title='llvm::SwingSchedulerDAG::MBBVectorTy' data-type='SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt;' data-ref="llvm::SwingSchedulerDAG::MBBVectorTy">MBBVectorTy</a> &amp;<dfn class="local col9 decl" id="789EpilogBBs" title='EpilogBBs' data-type='MBBVectorTy &amp;' data-ref="789EpilogBBs">EpilogBBs</dfn>,</td></tr>
<tr><th id="2170">2170</th><td>                                       <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MBBVectorTy" title='llvm::SwingSchedulerDAG::MBBVectorTy' data-type='SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt;' data-ref="llvm::SwingSchedulerDAG::MBBVectorTy">MBBVectorTy</a> &amp;<dfn class="local col0 decl" id="790PrologBBs" title='PrologBBs' data-type='MBBVectorTy &amp;' data-ref="790PrologBBs">PrologBBs</dfn>) {</td></tr>
<tr><th id="2171">2171</th><td>  <i>// We need to change the branch from the kernel to the first epilog block, so</i></td></tr>
<tr><th id="2172">2172</th><td><i>  // this call to analyze branch uses the kernel rather than the original BB.</i></td></tr>
<tr><th id="2173">2173</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="791TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="791TBB">TBB</dfn> = <b>nullptr</b>, *<dfn class="local col2 decl" id="792FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="792FBB">FBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2174">2174</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="793Cond" title='Cond' data-type='SmallVector&lt;llvm::MachineOperand, 4&gt;' data-ref="793Cond">Cond</dfn>;</td></tr>
<tr><th id="2175">2175</th><td>  <em>bool</em> <dfn class="local col4 decl" id="794checkBranch" title='checkBranch' data-type='bool' data-ref="794checkBranch">checkBranch</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::TargetInstrInfo::analyzeBranch' data-ref="_ZNK4llvm15TargetInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'>*<a class="local col7 ref" href="#787KernelBB" title='KernelBB' data-ref="787KernelBB">KernelBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#791TBB" title='TBB' data-ref="791TBB">TBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#792FBB" title='FBB' data-ref="792FBB">FBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#793Cond" title='Cond' data-ref="793Cond">Cond</a></span>);</td></tr>
<tr><th id="2176">2176</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!checkBranch &amp;&amp; &quot;generateEpilog must be able to analyze the branch&quot;) ? void (0) : __assert_fail (&quot;!checkBranch &amp;&amp; \&quot;generateEpilog must be able to analyze the branch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 2176, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col4 ref" href="#794checkBranch" title='checkBranch' data-ref="794checkBranch">checkBranch</a> &amp;&amp; <q>"generateEpilog must be able to analyze the branch"</q>);</td></tr>
<tr><th id="2177">2177</th><td>  <b>if</b> (<a class="local col4 ref" href="#794checkBranch" title='checkBranch' data-ref="794checkBranch">checkBranch</a>)</td></tr>
<tr><th id="2178">2178</th><td>    <b>return</b>;</td></tr>
<tr><th id="2179">2179</th><td></td></tr>
<tr><th id="2180">2180</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::succ_iterator" title='llvm::MachineBasicBlock::succ_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::iterator' data-ref="llvm::MachineBasicBlock::succ_iterator">succ_iterator</a> <dfn class="local col5 decl" id="795LoopExitI" title='LoopExitI' data-type='MachineBasicBlock::succ_iterator' data-ref="795LoopExitI">LoopExitI</dfn> = <a class="local col7 ref" href="#787KernelBB" title='KernelBB' data-ref="787KernelBB">KernelBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>();</td></tr>
<tr><th id="2181">2181</th><td>  <b>if</b> (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col5 ref" href="#795LoopExitI" title='LoopExitI' data-ref="795LoopExitI">LoopExitI</a> == <a class="local col7 ref" href="#787KernelBB" title='KernelBB' data-ref="787KernelBB">KernelBB</a>)</td></tr>
<tr><th id="2182">2182</th><td>    <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col5 ref" href="#795LoopExitI" title='LoopExitI' data-ref="795LoopExitI">LoopExitI</a>;</td></tr>
<tr><th id="2183">2183</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LoopExitI != KernelBB-&gt;succ_end() &amp;&amp; &quot;Expecting a successor&quot;) ? void (0) : __assert_fail (&quot;LoopExitI != KernelBB-&gt;succ_end() &amp;&amp; \&quot;Expecting a successor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 2183, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#795LoopExitI" title='LoopExitI' data-ref="795LoopExitI">LoopExitI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col7 ref" href="#787KernelBB" title='KernelBB' data-ref="787KernelBB">KernelBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZN4llvm17MachineBasicBlock8succ_endEv">succ_end</a>() &amp;&amp; <q>"Expecting a successor"</q>);</td></tr>
<tr><th id="2184">2184</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="796LoopExitBB" title='LoopExitBB' data-type='llvm::MachineBasicBlock *' data-ref="796LoopExitBB">LoopExitBB</dfn> = <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col5 ref" href="#795LoopExitI" title='LoopExitI' data-ref="795LoopExitI">LoopExitI</a>;</td></tr>
<tr><th id="2185">2185</th><td></td></tr>
<tr><th id="2186">2186</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="797PredBB" title='PredBB' data-type='llvm::MachineBasicBlock *' data-ref="797PredBB">PredBB</dfn> = <a class="local col7 ref" href="#787KernelBB" title='KernelBB' data-ref="787KernelBB">KernelBB</a>;</td></tr>
<tr><th id="2187">2187</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="798EpilogStart" title='EpilogStart' data-type='llvm::MachineBasicBlock *' data-ref="798EpilogStart">EpilogStart</dfn> = <a class="local col6 ref" href="#796LoopExitBB" title='LoopExitBB' data-ref="796LoopExitBB">LoopExitBB</a>;</td></tr>
<tr><th id="2188">2188</th><td>  <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::InstrMapTy" title='llvm::SwingSchedulerDAG::InstrMapTy' data-type='DenseMap&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;' data-ref="llvm::SwingSchedulerDAG::InstrMapTy">InstrMapTy</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col9 decl" id="799InstrMap" title='InstrMap' data-type='InstrMapTy' data-ref="799InstrMap">InstrMap</dfn>;</td></tr>
<tr><th id="2189">2189</th><td></td></tr>
<tr><th id="2190">2190</th><td>  <i>// Generate a basic block for each stage, not including the last stage,</i></td></tr>
<tr><th id="2191">2191</th><td><i>  // which was generated for the kernel.  Each basic block may contain</i></td></tr>
<tr><th id="2192">2192</th><td><i>  // instructions from multiple stages/iterations.</i></td></tr>
<tr><th id="2193">2193</th><td>  <em>int</em> <dfn class="local col0 decl" id="800EpilogStage" title='EpilogStage' data-type='int' data-ref="800EpilogStage">EpilogStage</dfn> = <a class="local col6 ref" href="#786LastStage" title='LastStage' data-ref="786LastStage">LastStage</a> + <var>1</var>;</td></tr>
<tr><th id="2194">2194</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="801i" title='i' data-type='unsigned int' data-ref="801i">i</dfn> = <a class="local col6 ref" href="#786LastStage" title='LastStage' data-ref="786LastStage">LastStage</a>; <a class="local col1 ref" href="#801i" title='i' data-ref="801i">i</a> &gt;= <var>1</var>; --<a class="local col1 ref" href="#801i" title='i' data-ref="801i">i</a>, ++<a class="local col0 ref" href="#800EpilogStage" title='EpilogStage' data-ref="800EpilogStage">EpilogStage</a>) {</td></tr>
<tr><th id="2195">2195</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="802NewBB" title='NewBB' data-type='llvm::MachineBasicBlock *' data-ref="802NewBB">NewBB</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="2196">2196</th><td>    <a class="local col9 ref" href="#789EpilogBBs" title='EpilogBBs' data-ref="789EpilogBBs">EpilogBBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#802NewBB" title='NewBB' data-ref="802NewBB">NewBB</a>);</td></tr>
<tr><th id="2197">2197</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col2 ref" href="#802NewBB" title='NewBB' data-ref="802NewBB">NewBB</a>);</td></tr>
<tr><th id="2198">2198</th><td></td></tr>
<tr><th id="2199">2199</th><td>    <a class="local col7 ref" href="#797PredBB" title='PredBB' data-ref="797PredBB">PredBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock16replaceSuccessorEPS0_S1_" title='llvm::MachineBasicBlock::replaceSuccessor' data-ref="_ZN4llvm17MachineBasicBlock16replaceSuccessorEPS0_S1_">replaceSuccessor</a>(<a class="local col6 ref" href="#796LoopExitBB" title='LoopExitBB' data-ref="796LoopExitBB">LoopExitBB</a>, <a class="local col2 ref" href="#802NewBB" title='NewBB' data-ref="802NewBB">NewBB</a>);</td></tr>
<tr><th id="2200">2200</th><td>    <a class="local col2 ref" href="#802NewBB" title='NewBB' data-ref="802NewBB">NewBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col6 ref" href="#796LoopExitBB" title='LoopExitBB' data-ref="796LoopExitBB">LoopExitBB</a>);</td></tr>
<tr><th id="2201">2201</th><td></td></tr>
<tr><th id="2202">2202</th><td>    <b>if</b> (<a class="local col8 ref" href="#798EpilogStart" title='EpilogStart' data-ref="798EpilogStart">EpilogStart</a> == <a class="local col6 ref" href="#796LoopExitBB" title='LoopExitBB' data-ref="796LoopExitBB">LoopExitBB</a>)</td></tr>
<tr><th id="2203">2203</th><td>      <a class="local col8 ref" href="#798EpilogStart" title='EpilogStart' data-ref="798EpilogStart">EpilogStart</a> = <a class="local col2 ref" href="#802NewBB" title='NewBB' data-ref="802NewBB">NewBB</a>;</td></tr>
<tr><th id="2204">2204</th><td></td></tr>
<tr><th id="2205">2205</th><td>    <i>// Add instructions to the epilog depending on the current block.</i></td></tr>
<tr><th id="2206">2206</th><td><i>    // Process instructions in original program order.</i></td></tr>
<tr><th id="2207">2207</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="803StageNum" title='StageNum' data-type='unsigned int' data-ref="803StageNum">StageNum</dfn> = <a class="local col1 ref" href="#801i" title='i' data-ref="801i">i</a>; <a class="local col3 ref" href="#803StageNum" title='StageNum' data-ref="803StageNum">StageNum</a> &lt;= <a class="local col6 ref" href="#786LastStage" title='LastStage' data-ref="786LastStage">LastStage</a>; ++<a class="local col3 ref" href="#803StageNum" title='StageNum' data-ref="803StageNum">StageNum</a>) {</td></tr>
<tr><th id="2208">2208</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="804BBI" title='BBI' data-type='llvm::MachineInstr &amp;' data-ref="804BBI">BBI</dfn> : *<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>) {</td></tr>
<tr><th id="2209">2209</th><td>        <b>if</b> (<a class="local col4 ref" href="#804BBI" title='BBI' data-ref="804BBI">BBI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="2210">2210</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2211">2211</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="805In" title='In' data-type='llvm::MachineInstr *' data-ref="805In">In</dfn> = &amp;<a class="local col4 ref" href="#804BBI" title='BBI' data-ref="804BBI">BBI</a>;</td></tr>
<tr><th id="2212">2212</th><td>        <b>if</b> (<a class="local col5 ref" href="#785Schedule" title='Schedule' data-ref="785Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm10SMSchedule18isScheduledAtStageEPNS_5SUnitEj" title='llvm::SMSchedule::isScheduledAtStage' data-ref="_ZN4llvm10SMSchedule18isScheduledAtStageEPNS_5SUnitEj">isScheduledAtStage</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col5 ref" href="#805In" title='In' data-ref="805In">In</a>), <a class="local col3 ref" href="#803StageNum" title='StageNum' data-ref="803StageNum">StageNum</a>)) {</td></tr>
<tr><th id="2213">2213</th><td>          <i>// Instructions with memoperands in the epilog are updated with</i></td></tr>
<tr><th id="2214">2214</th><td><i>          // conservative values.</i></td></tr>
<tr><th id="2215">2215</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="806NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="806NewMI">NewMI</dfn> = <a class="member" href="#_ZN4llvm17SwingSchedulerDAG10cloneInstrEPNS_12MachineInstrEjj" title='llvm::SwingSchedulerDAG::cloneInstr' data-ref="_ZN4llvm17SwingSchedulerDAG10cloneInstrEPNS_12MachineInstrEjj">cloneInstr</a>(<a class="local col5 ref" href="#805In" title='In' data-ref="805In">In</a>, <span class="macro" title="(2147483647 *2U +1U)" data-ref="_M/UINT_MAX">UINT_MAX</span>, <var>0</var>);</td></tr>
<tr><th id="2216">2216</th><td>          <a class="member" href="#_ZN4llvm17SwingSchedulerDAG17updateInstructionEPNS_12MachineInstrEbjjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE" title='llvm::SwingSchedulerDAG::updateInstruction' data-ref="_ZN4llvm17SwingSchedulerDAG17updateInstructionEPNS_12MachineInstrEbjjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE">updateInstruction</a>(<a class="local col6 ref" href="#806NewMI" title='NewMI' data-ref="806NewMI">NewMI</a>, <a class="local col1 ref" href="#801i" title='i' data-ref="801i">i</a> == <var>1</var>, <a class="local col0 ref" href="#800EpilogStage" title='EpilogStage' data-ref="800EpilogStage">EpilogStage</a>, <var>0</var>, <span class='refarg'><a class="local col5 ref" href="#785Schedule" title='Schedule' data-ref="785Schedule">Schedule</a></span>, <a class="local col8 ref" href="#788VRMap" title='VRMap' data-ref="788VRMap">VRMap</a>);</td></tr>
<tr><th id="2217">2217</th><td>          <a class="local col2 ref" href="#802NewBB" title='NewBB' data-ref="802NewBB">NewBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9push_backEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::push_back' data-ref="_ZN4llvm17MachineBasicBlock9push_backEPNS_12MachineInstrE">push_back</a>(<a class="local col6 ref" href="#806NewMI" title='NewMI' data-ref="806NewMI">NewMI</a>);</td></tr>
<tr><th id="2218">2218</th><td>          <a class="local col9 ref" href="#799InstrMap" title='InstrMap' data-ref="799InstrMap">InstrMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col6 ref" href="#806NewMI" title='NewMI' data-ref="806NewMI">NewMI</a>]</a> = <a class="local col5 ref" href="#805In" title='In' data-ref="805In">In</a>;</td></tr>
<tr><th id="2219">2219</th><td>        }</td></tr>
<tr><th id="2220">2220</th><td>      }</td></tr>
<tr><th id="2221">2221</th><td>    }</td></tr>
<tr><th id="2222">2222</th><td>    <a class="member" href="#_ZN4llvm17SwingSchedulerDAG20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12D3023948" title='llvm::SwingSchedulerDAG::generateExistingPhis' data-ref="_ZN4llvm17SwingSchedulerDAG20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12D3023948">generateExistingPhis</a>(<a class="local col2 ref" href="#802NewBB" title='NewBB' data-ref="802NewBB">NewBB</a>, <a class="local col0 ref" href="#790PrologBBs" title='PrologBBs' data-ref="790PrologBBs">PrologBBs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#801i" title='i' data-ref="801i">i</a> - <var>1</var>]</a>, <a class="local col7 ref" href="#797PredBB" title='PredBB' data-ref="797PredBB">PredBB</a>, <a class="local col7 ref" href="#787KernelBB" title='KernelBB' data-ref="787KernelBB">KernelBB</a>, <span class='refarg'><a class="local col5 ref" href="#785Schedule" title='Schedule' data-ref="785Schedule">Schedule</a></span>,</td></tr>
<tr><th id="2223">2223</th><td>                         <a class="local col8 ref" href="#788VRMap" title='VRMap' data-ref="788VRMap">VRMap</a>, <span class='refarg'><a class="local col9 ref" href="#799InstrMap" title='InstrMap' data-ref="799InstrMap">InstrMap</a></span>, <a class="local col6 ref" href="#786LastStage" title='LastStage' data-ref="786LastStage">LastStage</a>, <a class="local col0 ref" href="#800EpilogStage" title='EpilogStage' data-ref="800EpilogStage">EpilogStage</a>, <a class="local col1 ref" href="#801i" title='i' data-ref="801i">i</a> == <var>1</var>);</td></tr>
<tr><th id="2224">2224</th><td>    <a class="member" href="#_ZN4llvm17SwingSchedulerDAG12generatePhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapP8010026" title='llvm::SwingSchedulerDAG::generatePhis' data-ref="_ZN4llvm17SwingSchedulerDAG12generatePhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapP8010026">generatePhis</a>(<a class="local col2 ref" href="#802NewBB" title='NewBB' data-ref="802NewBB">NewBB</a>, <a class="local col0 ref" href="#790PrologBBs" title='PrologBBs' data-ref="790PrologBBs">PrologBBs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#801i" title='i' data-ref="801i">i</a> - <var>1</var>]</a>, <a class="local col7 ref" href="#797PredBB" title='PredBB' data-ref="797PredBB">PredBB</a>, <a class="local col7 ref" href="#787KernelBB" title='KernelBB' data-ref="787KernelBB">KernelBB</a>, <span class='refarg'><a class="local col5 ref" href="#785Schedule" title='Schedule' data-ref="785Schedule">Schedule</a></span>, <a class="local col8 ref" href="#788VRMap" title='VRMap' data-ref="788VRMap">VRMap</a>,</td></tr>
<tr><th id="2225">2225</th><td>                 <span class='refarg'><a class="local col9 ref" href="#799InstrMap" title='InstrMap' data-ref="799InstrMap">InstrMap</a></span>, <a class="local col6 ref" href="#786LastStage" title='LastStage' data-ref="786LastStage">LastStage</a>, <a class="local col0 ref" href="#800EpilogStage" title='EpilogStage' data-ref="800EpilogStage">EpilogStage</a>, <a class="local col1 ref" href="#801i" title='i' data-ref="801i">i</a> == <var>1</var>);</td></tr>
<tr><th id="2226">2226</th><td>    <a class="local col7 ref" href="#797PredBB" title='PredBB' data-ref="797PredBB">PredBB</a> = <a class="local col2 ref" href="#802NewBB" title='NewBB' data-ref="802NewBB">NewBB</a>;</td></tr>
<tr><th id="2227">2227</th><td></td></tr>
<tr><th id="2228">2228</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { dbgs() &lt;&lt; &quot;epilog:\n&quot;; NewBB-&gt;dump(); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="2229">2229</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"epilog:\n"</q>;</td></tr>
<tr><th id="2230">2230</th><td>      <a class="local col2 ref" href="#802NewBB" title='NewBB' data-ref="802NewBB">NewBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4dumpEv" title='llvm::MachineBasicBlock::dump' data-ref="_ZNK4llvm17MachineBasicBlock4dumpEv">dump</a>();</td></tr>
<tr><th id="2231">2231</th><td>    });</td></tr>
<tr><th id="2232">2232</th><td>  }</td></tr>
<tr><th id="2233">2233</th><td></td></tr>
<tr><th id="2234">2234</th><td>  <i>// Fix any Phi nodes in the loop exit block.</i></td></tr>
<tr><th id="2235">2235</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="807MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="807MI">MI</dfn> : *<a class="local col6 ref" href="#796LoopExitBB" title='LoopExitBB' data-ref="796LoopExitBB">LoopExitBB</a>) {</td></tr>
<tr><th id="2236">2236</th><td>    <b>if</b> (!<a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="2237">2237</th><td>      <b>break</b>;</td></tr>
<tr><th id="2238">2238</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="808i" title='i' data-type='unsigned int' data-ref="808i">i</dfn> = <var>2</var>, <dfn class="local col9 decl" id="809e" title='e' data-type='unsigned int' data-ref="809e">e</dfn> = <a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() + <var>1</var>; <a class="local col8 ref" href="#808i" title='i' data-ref="808i">i</a> != <a class="local col9 ref" href="#809e" title='e' data-ref="809e">e</a>; <a class="local col8 ref" href="#808i" title='i' data-ref="808i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="2239">2239</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="810MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="810MO">MO</dfn> = <a class="local col7 ref" href="#807MI" title='MI' data-ref="807MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#808i" title='i' data-ref="808i">i</a>);</td></tr>
<tr><th id="2240">2240</th><td>      <b>if</b> (<a class="local col0 ref" href="#810MO" title='MO' data-ref="810MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>)</td></tr>
<tr><th id="2241">2241</th><td>        <a class="local col0 ref" href="#810MO" title='MO' data-ref="810MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE" title='llvm::MachineOperand::setMBB' data-ref="_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE">setMBB</a>(<a class="local col7 ref" href="#797PredBB" title='PredBB' data-ref="797PredBB">PredBB</a>);</td></tr>
<tr><th id="2242">2242</th><td>    }</td></tr>
<tr><th id="2243">2243</th><td>  }</td></tr>
<tr><th id="2244">2244</th><td></td></tr>
<tr><th id="2245">2245</th><td>  <i>// Create a branch to the new epilog from the kernel.</i></td></tr>
<tr><th id="2246">2246</th><td><i>  // Remove the original branch and add a new branch to the epilog.</i></td></tr>
<tr><th id="2247">2247</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::TargetInstrInfo::removeBranch' data-ref="_ZNK4llvm15TargetInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</a>(<span class='refarg'>*<a class="local col7 ref" href="#787KernelBB" title='KernelBB' data-ref="787KernelBB">KernelBB</a></span>);</td></tr>
<tr><th id="2248">2248</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::TargetInstrInfo::insertBranch' data-ref="_ZNK4llvm15TargetInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</a>(<span class='refarg'>*<a class="local col7 ref" href="#787KernelBB" title='KernelBB' data-ref="787KernelBB">KernelBB</a></span>, <a class="local col7 ref" href="#787KernelBB" title='KernelBB' data-ref="787KernelBB">KernelBB</a>, <a class="local col8 ref" href="#798EpilogStart" title='EpilogStart' data-ref="798EpilogStart">EpilogStart</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col3 ref" href="#793Cond" title='Cond' data-ref="793Cond">Cond</a>, <a class="type" href="../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>));</td></tr>
<tr><th id="2249">2249</th><td>  <i>// Add a branch to the loop exit.</i></td></tr>
<tr><th id="2250">2250</th><td>  <b>if</b> (<a class="local col9 ref" href="#789EpilogBBs" title='EpilogBBs' data-ref="789EpilogBBs">EpilogBBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>0</var>) {</td></tr>
<tr><th id="2251">2251</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="811LastEpilogBB" title='LastEpilogBB' data-type='llvm::MachineBasicBlock *' data-ref="811LastEpilogBB">LastEpilogBB</dfn> = <a class="local col9 ref" href="#789EpilogBBs" title='EpilogBBs' data-ref="789EpilogBBs">EpilogBBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="2252">2252</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="812Cond1" title='Cond1' data-type='SmallVector&lt;llvm::MachineOperand, 4&gt;' data-ref="812Cond1">Cond1</dfn>;</td></tr>
<tr><th id="2253">2253</th><td>    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::TargetInstrInfo::insertBranch' data-ref="_ZNK4llvm15TargetInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</a>(<span class='refarg'>*<a class="local col1 ref" href="#811LastEpilogBB" title='LastEpilogBB' data-ref="811LastEpilogBB">LastEpilogBB</a></span>, <a class="local col6 ref" href="#796LoopExitBB" title='LoopExitBB' data-ref="796LoopExitBB">LoopExitBB</a>, <b>nullptr</b>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col2 ref" href="#812Cond1" title='Cond1' data-ref="812Cond1">Cond1</a>, <a class="type" href="../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>));</td></tr>
<tr><th id="2254">2254</th><td>  }</td></tr>
<tr><th id="2255">2255</th><td>}</td></tr>
<tr><th id="2256">2256</th><td></td></tr>
<tr><th id="2257">2257</th><td><i class="doc" data-doc="_ZL23replaceRegUsesAfterLoopjjPN4llvm17MachineBasicBlockERNS_19MachineRegisterInfoERNS_13LiveIntervalsE">/// Replace all uses of FromReg that appear outside the specified</i></td></tr>
<tr><th id="2258">2258</th><td><i class="doc" data-doc="_ZL23replaceRegUsesAfterLoopjjPN4llvm17MachineBasicBlockERNS_19MachineRegisterInfoERNS_13LiveIntervalsE">/// basic block with ToReg.</i></td></tr>
<tr><th id="2259">2259</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL23replaceRegUsesAfterLoopjjPN4llvm17MachineBasicBlockERNS_19MachineRegisterInfoERNS_13LiveIntervalsE" title='replaceRegUsesAfterLoop' data-type='void replaceRegUsesAfterLoop(unsigned int FromReg, unsigned int ToReg, llvm::MachineBasicBlock * MBB, llvm::MachineRegisterInfo &amp; MRI, llvm::LiveIntervals &amp; LIS)' data-ref="_ZL23replaceRegUsesAfterLoopjjPN4llvm17MachineBasicBlockERNS_19MachineRegisterInfoERNS_13LiveIntervalsE">replaceRegUsesAfterLoop</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="813FromReg" title='FromReg' data-type='unsigned int' data-ref="813FromReg">FromReg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="814ToReg" title='ToReg' data-type='unsigned int' data-ref="814ToReg">ToReg</dfn>,</td></tr>
<tr><th id="2260">2260</th><td>                                    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="815MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="815MBB">MBB</dfn>,</td></tr>
<tr><th id="2261">2261</th><td>                                    <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="816MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="816MRI">MRI</dfn>,</td></tr>
<tr><th id="2262">2262</th><td>                                    <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col7 decl" id="817LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="817LIS">LIS</dfn>) {</td></tr>
<tr><th id="2263">2263</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a> <dfn class="local col8 decl" id="818I" title='I' data-type='MachineRegisterInfo::use_iterator' data-ref="818I">I</dfn> = <a class="local col6 ref" href="#816MRI" title='MRI' data-ref="816MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col3 ref" href="#813FromReg" title='FromReg' data-ref="813FromReg">FromReg</a>),</td></tr>
<tr><th id="2264">2264</th><td>                                         <dfn class="local col9 decl" id="819E" title='E' data-type='MachineRegisterInfo::use_iterator' data-ref="819E">E</dfn> = <a class="local col6 ref" href="#816MRI" title='MRI' data-ref="816MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>();</td></tr>
<tr><th id="2265">2265</th><td>       <a class="local col8 ref" href="#818I" title='I' data-ref="818I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col9 ref" href="#819E" title='E' data-ref="819E">E</a>;) {</td></tr>
<tr><th id="2266">2266</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="820O" title='O' data-type='llvm::MachineOperand &amp;' data-ref="820O">O</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="local col8 ref" href="#818I" title='I' data-ref="818I">I</a>;</td></tr>
<tr><th id="2267">2267</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col8 ref" href="#818I" title='I' data-ref="818I">I</a>;</td></tr>
<tr><th id="2268">2268</th><td>    <b>if</b> (<a class="local col0 ref" href="#820O" title='O' data-ref="820O">O</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col5 ref" href="#815MBB" title='MBB' data-ref="815MBB">MBB</a>)</td></tr>
<tr><th id="2269">2269</th><td>      <a class="local col0 ref" href="#820O" title='O' data-ref="820O">O</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col4 ref" href="#814ToReg" title='ToReg' data-ref="814ToReg">ToReg</a>);</td></tr>
<tr><th id="2270">2270</th><td>  }</td></tr>
<tr><th id="2271">2271</th><td>  <b>if</b> (!<a class="local col7 ref" href="#817LIS" title='LIS' data-ref="817LIS">LIS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11hasIntervalEj" title='llvm::LiveIntervals::hasInterval' data-ref="_ZNK4llvm13LiveIntervals11hasIntervalEj">hasInterval</a>(<a class="local col4 ref" href="#814ToReg" title='ToReg' data-ref="814ToReg">ToReg</a>))</td></tr>
<tr><th id="2272">2272</th><td>    <a class="local col7 ref" href="#817LIS" title='LIS' data-ref="817LIS">LIS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals19createEmptyIntervalEj" title='llvm::LiveIntervals::createEmptyInterval' data-ref="_ZN4llvm13LiveIntervals19createEmptyIntervalEj">createEmptyInterval</a>(<a class="local col4 ref" href="#814ToReg" title='ToReg' data-ref="814ToReg">ToReg</a>);</td></tr>
<tr><th id="2273">2273</th><td>}</td></tr>
<tr><th id="2274">2274</th><td></td></tr>
<tr><th id="2275">2275</th><td><i class="doc" data-doc="_ZL15hasUseAfterLoopjPN4llvm17MachineBasicBlockERNS_19MachineRegisterInfoE">/// Return true if the register has a use that occurs outside the</i></td></tr>
<tr><th id="2276">2276</th><td><i class="doc" data-doc="_ZL15hasUseAfterLoopjPN4llvm17MachineBasicBlockERNS_19MachineRegisterInfoE">/// specified loop.</i></td></tr>
<tr><th id="2277">2277</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15hasUseAfterLoopjPN4llvm17MachineBasicBlockERNS_19MachineRegisterInfoE" title='hasUseAfterLoop' data-type='bool hasUseAfterLoop(unsigned int Reg, llvm::MachineBasicBlock * BB, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL15hasUseAfterLoopjPN4llvm17MachineBasicBlockERNS_19MachineRegisterInfoE">hasUseAfterLoop</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="821Reg" title='Reg' data-type='unsigned int' data-ref="821Reg">Reg</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="822BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="822BB">BB</dfn>,</td></tr>
<tr><th id="2278">2278</th><td>                            <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="823MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="823MRI">MRI</dfn>) {</td></tr>
<tr><th id="2279">2279</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a> <dfn class="local col4 decl" id="824I" title='I' data-type='MachineRegisterInfo::use_iterator' data-ref="824I">I</dfn> = <a class="local col3 ref" href="#823MRI" title='MRI' data-ref="823MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col1 ref" href="#821Reg" title='Reg' data-ref="821Reg">Reg</a>),</td></tr>
<tr><th id="2280">2280</th><td>                                         <dfn class="local col5 decl" id="825E" title='E' data-type='MachineRegisterInfo::use_iterator' data-ref="825E">E</dfn> = <a class="local col3 ref" href="#823MRI" title='MRI' data-ref="823MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>();</td></tr>
<tr><th id="2281">2281</th><td>       <a class="local col4 ref" href="#824I" title='I' data-ref="824I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col5 ref" href="#825E" title='E' data-ref="825E">E</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col4 ref" href="#824I" title='I' data-ref="824I">I</a>)</td></tr>
<tr><th id="2282">2282</th><td>    <b>if</b> (<a class="local col4 ref" href="#824I" title='I' data-ref="824I">I</a><a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col2 ref" href="#822BB" title='BB' data-ref="822BB">BB</a>)</td></tr>
<tr><th id="2283">2283</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2284">2284</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2285">2285</th><td>}</td></tr>
<tr><th id="2286">2286</th><td></td></tr>
<tr><th id="2287">2287</th><td><i class="doc">/// Generate Phis for the specific block in the generated pipelined code.</i></td></tr>
<tr><th id="2288">2288</th><td><i class="doc">/// This function looks at the Phis from the original code to guide the</i></td></tr>
<tr><th id="2289">2289</th><td><i class="doc">/// creation of new Phis.</i></td></tr>
<tr><th id="2290">2290</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12D3023948" title='llvm::SwingSchedulerDAG::generateExistingPhis' data-ref="_ZN4llvm17SwingSchedulerDAG20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12D3023948">generateExistingPhis</dfn>(</td></tr>
<tr><th id="2291">2291</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="826NewBB" title='NewBB' data-type='llvm::MachineBasicBlock *' data-ref="826NewBB">NewBB</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="827BB1" title='BB1' data-type='llvm::MachineBasicBlock *' data-ref="827BB1">BB1</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="828BB2" title='BB2' data-type='llvm::MachineBasicBlock *' data-ref="828BB2">BB2</dfn>,</td></tr>
<tr><th id="2292">2292</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="829KernelBB" title='KernelBB' data-type='llvm::MachineBasicBlock *' data-ref="829KernelBB">KernelBB</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col0 decl" id="830Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="830Schedule">Schedule</dfn>, <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::ValueMapTy" title='llvm::SwingSchedulerDAG::ValueMapTy' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="llvm::SwingSchedulerDAG::ValueMapTy">ValueMapTy</a> *<dfn class="local col1 decl" id="831VRMap" title='VRMap' data-type='ValueMapTy *' data-ref="831VRMap">VRMap</dfn>,</td></tr>
<tr><th id="2293">2293</th><td>    <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::InstrMapTy" title='llvm::SwingSchedulerDAG::InstrMapTy' data-type='DenseMap&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;' data-ref="llvm::SwingSchedulerDAG::InstrMapTy">InstrMapTy</a> &amp;<dfn class="local col2 decl" id="832InstrMap" title='InstrMap' data-type='InstrMapTy &amp;' data-ref="832InstrMap">InstrMap</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="833LastStageNum" title='LastStageNum' data-type='unsigned int' data-ref="833LastStageNum">LastStageNum</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="834CurStageNum" title='CurStageNum' data-type='unsigned int' data-ref="834CurStageNum">CurStageNum</dfn>,</td></tr>
<tr><th id="2294">2294</th><td>    <em>bool</em> <dfn class="local col5 decl" id="835IsLast" title='IsLast' data-type='bool' data-ref="835IsLast">IsLast</dfn>) {</td></tr>
<tr><th id="2295">2295</th><td>  <i>// Compute the stage number for the initial value of the Phi, which</i></td></tr>
<tr><th id="2296">2296</th><td><i>  // comes from the prolog. The prolog to use depends on to which kernel/</i></td></tr>
<tr><th id="2297">2297</th><td><i>  // epilog that we're adding the Phi.</i></td></tr>
<tr><th id="2298">2298</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="836PrologStage" title='PrologStage' data-type='unsigned int' data-ref="836PrologStage">PrologStage</dfn> = <var>0</var>;</td></tr>
<tr><th id="2299">2299</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="837PrevStage" title='PrevStage' data-type='unsigned int' data-ref="837PrevStage">PrevStage</dfn> = <var>0</var>;</td></tr>
<tr><th id="2300">2300</th><td>  <em>bool</em> <dfn class="local col8 decl" id="838InKernel" title='InKernel' data-type='bool' data-ref="838InKernel">InKernel</dfn> = (<a class="local col3 ref" href="#833LastStageNum" title='LastStageNum' data-ref="833LastStageNum">LastStageNum</a> == <a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a>);</td></tr>
<tr><th id="2301">2301</th><td>  <b>if</b> (<a class="local col8 ref" href="#838InKernel" title='InKernel' data-ref="838InKernel">InKernel</a>) {</td></tr>
<tr><th id="2302">2302</th><td>    <a class="local col6 ref" href="#836PrologStage" title='PrologStage' data-ref="836PrologStage">PrologStage</a> = <a class="local col3 ref" href="#833LastStageNum" title='LastStageNum' data-ref="833LastStageNum">LastStageNum</a> - <var>1</var>;</td></tr>
<tr><th id="2303">2303</th><td>    <a class="local col7 ref" href="#837PrevStage" title='PrevStage' data-ref="837PrevStage">PrevStage</a> = <a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a>;</td></tr>
<tr><th id="2304">2304</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2305">2305</th><td>    <a class="local col6 ref" href="#836PrologStage" title='PrologStage' data-ref="836PrologStage">PrologStage</a> = <a class="local col3 ref" href="#833LastStageNum" title='LastStageNum' data-ref="833LastStageNum">LastStageNum</a> - (<a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a> - <a class="local col3 ref" href="#833LastStageNum" title='LastStageNum' data-ref="833LastStageNum">LastStageNum</a>);</td></tr>
<tr><th id="2306">2306</th><td>    <a class="local col7 ref" href="#837PrevStage" title='PrevStage' data-ref="837PrevStage">PrevStage</a> = <a class="local col3 ref" href="#833LastStageNum" title='LastStageNum' data-ref="833LastStageNum">LastStageNum</a> + (<a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a> - <a class="local col3 ref" href="#833LastStageNum" title='LastStageNum' data-ref="833LastStageNum">LastStageNum</a>) - <var>1</var>;</td></tr>
<tr><th id="2307">2307</th><td>  }</td></tr>
<tr><th id="2308">2308</th><td></td></tr>
<tr><th id="2309">2309</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="839BBI" title='BBI' data-type='MachineBasicBlock::iterator' data-ref="839BBI">BBI</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(),</td></tr>
<tr><th id="2310">2310</th><td>                                   <dfn class="local col0 decl" id="840BBE" title='BBE' data-type='MachineBasicBlock::iterator' data-ref="840BBE">BBE</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>();</td></tr>
<tr><th id="2311">2311</th><td>       <a class="local col9 ref" href="#839BBI" title='BBI' data-ref="839BBI">BBI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#840BBE" title='BBE' data-ref="840BBE">BBE</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#839BBI" title='BBI' data-ref="839BBI">BBI</a>) {</td></tr>
<tr><th id="2312">2312</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="841Def" title='Def' data-type='unsigned int' data-ref="841Def">Def</dfn> = <a class="local col9 ref" href="#839BBI" title='BBI' data-ref="839BBI">BBI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2313">2313</th><td></td></tr>
<tr><th id="2314">2314</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="842InitVal" title='InitVal' data-type='unsigned int' data-ref="842InitVal">InitVal</dfn> = <var>0</var>;</td></tr>
<tr><th id="2315">2315</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="843LoopVal" title='LoopVal' data-type='unsigned int' data-ref="843LoopVal">LoopVal</dfn> = <var>0</var>;</td></tr>
<tr><th id="2316">2316</th><td>    <a class="tu ref" href="#_ZL10getPhiRegsRN4llvm12MachineInstrEPNS_17MachineBasicBlockERjS4_" title='getPhiRegs' data-use='c' data-ref="_ZL10getPhiRegsRN4llvm12MachineInstrEPNS_17MachineBasicBlockERjS4_">getPhiRegs</a>(<span class='refarg'><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#839BBI" title='BBI' data-ref="839BBI">BBI</a></span>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <span class='refarg'><a class="local col2 ref" href="#842InitVal" title='InitVal' data-ref="842InitVal">InitVal</a></span>, <span class='refarg'><a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a></span>);</td></tr>
<tr><th id="2317">2317</th><td></td></tr>
<tr><th id="2318">2318</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="844PhiOp1" title='PhiOp1' data-type='unsigned int' data-ref="844PhiOp1">PhiOp1</dfn> = <var>0</var>;</td></tr>
<tr><th id="2319">2319</th><td>    <i>// The Phi value from the loop body typically is defined in the loop, but</i></td></tr>
<tr><th id="2320">2320</th><td><i>    // not always. So, we need to check if the value is defined in the loop.</i></td></tr>
<tr><th id="2321">2321</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="845PhiOp2" title='PhiOp2' data-type='unsigned int' data-ref="845PhiOp2">PhiOp2</dfn> = <a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>;</td></tr>
<tr><th id="2322">2322</th><td>    <b>if</b> (<a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col3 ref" href="#833LastStageNum" title='LastStageNum' data-ref="833LastStageNum">LastStageNum</a>].<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>))</td></tr>
<tr><th id="2323">2323</th><td>      <a class="local col5 ref" href="#845PhiOp2" title='PhiOp2' data-ref="845PhiOp2">PhiOp2</a> = <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col3 ref" href="#833LastStageNum" title='LastStageNum' data-ref="833LastStageNum">LastStageNum</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>]</a>;</td></tr>
<tr><th id="2324">2324</th><td></td></tr>
<tr><th id="2325">2325</th><td>    <em>int</em> <dfn class="local col6 decl" id="846StageScheduled" title='StageScheduled' data-type='int' data-ref="846StageScheduled">StageScheduled</dfn> = <a class="local col0 ref" href="#830Schedule" title='Schedule' data-ref="830Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#839BBI" title='BBI' data-ref="839BBI">BBI</a>));</td></tr>
<tr><th id="2326">2326</th><td>    <em>int</em> <dfn class="local col7 decl" id="847LoopValStage" title='LoopValStage' data-type='int' data-ref="847LoopValStage">LoopValStage</dfn> =</td></tr>
<tr><th id="2327">2327</th><td>        <a class="local col0 ref" href="#830Schedule" title='Schedule' data-ref="830Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>)));</td></tr>
<tr><th id="2328">2328</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="848NumStages" title='NumStages' data-type='unsigned int' data-ref="848NumStages">NumStages</dfn> = <a class="local col0 ref" href="#830Schedule" title='Schedule' data-ref="830Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm10SMSchedule15getStagesForRegEij" title='llvm::SMSchedule::getStagesForReg' data-ref="_ZN4llvm10SMSchedule15getStagesForRegEij">getStagesForReg</a>(<a class="local col1 ref" href="#841Def" title='Def' data-ref="841Def">Def</a>, <a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a>);</td></tr>
<tr><th id="2329">2329</th><td>    <b>if</b> (<a class="local col8 ref" href="#848NumStages" title='NumStages' data-ref="848NumStages">NumStages</a> == <var>0</var>) {</td></tr>
<tr><th id="2330">2330</th><td>      <i>// We don't need to generate a Phi anymore, but we need to rename any uses</i></td></tr>
<tr><th id="2331">2331</th><td><i>      // of the Phi value.</i></td></tr>
<tr><th id="2332">2332</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="849NewReg" title='NewReg' data-type='unsigned int' data-ref="849NewReg">NewReg</dfn> = <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col7 ref" href="#837PrevStage" title='PrevStage' data-ref="837PrevStage">PrevStage</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>]</a>;</td></tr>
<tr><th id="2333">2333</th><td>      <a class="member" href="#_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723" title='llvm::SwingSchedulerDAG::rewriteScheduledInstr' data-ref="_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723">rewriteScheduledInstr</a>(<a class="local col6 ref" href="#826NewBB" title='NewBB' data-ref="826NewBB">NewBB</a>, <span class='refarg'><a class="local col0 ref" href="#830Schedule" title='Schedule' data-ref="830Schedule">Schedule</a></span>, <span class='refarg'><a class="local col2 ref" href="#832InstrMap" title='InstrMap' data-ref="832InstrMap">InstrMap</a></span>, <a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a>, <var>0</var>, &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#839BBI" title='BBI' data-ref="839BBI">BBI</a>,</td></tr>
<tr><th id="2334">2334</th><td>                            <a class="local col1 ref" href="#841Def" title='Def' data-ref="841Def">Def</a>, <a class="local col2 ref" href="#842InitVal" title='InitVal' data-ref="842InitVal">InitVal</a>, <a class="local col9 ref" href="#849NewReg" title='NewReg' data-ref="849NewReg">NewReg</a>);</td></tr>
<tr><th id="2335">2335</th><td>      <b>if</b> (<a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a>].<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>))</td></tr>
<tr><th id="2336">2336</th><td>        <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#841Def" title='Def' data-ref="841Def">Def</a>]</a> = <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>]</a>;</td></tr>
<tr><th id="2337">2337</th><td>    }</td></tr>
<tr><th id="2338">2338</th><td>    <i>// Adjust the number of Phis needed depending on the number of prologs left,</i></td></tr>
<tr><th id="2339">2339</th><td><i>    // and the distance from where the Phi is first scheduled. The number of</i></td></tr>
<tr><th id="2340">2340</th><td><i>    // Phis cannot exceed the number of prolog stages. Each stage can</i></td></tr>
<tr><th id="2341">2341</th><td><i>    // potentially define two values.</i></td></tr>
<tr><th id="2342">2342</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="850MaxPhis" title='MaxPhis' data-type='unsigned int' data-ref="850MaxPhis">MaxPhis</dfn> = <a class="local col6 ref" href="#836PrologStage" title='PrologStage' data-ref="836PrologStage">PrologStage</a> + <var>2</var>;</td></tr>
<tr><th id="2343">2343</th><td>    <b>if</b> (!<a class="local col8 ref" href="#838InKernel" title='InKernel' data-ref="838InKernel">InKernel</a> &amp;&amp; (<em>int</em>)<a class="local col6 ref" href="#836PrologStage" title='PrologStage' data-ref="836PrologStage">PrologStage</a> &lt;= <a class="local col7 ref" href="#847LoopValStage" title='LoopValStage' data-ref="847LoopValStage">LoopValStage</a>)</td></tr>
<tr><th id="2344">2344</th><td>      <a class="local col0 ref" href="#850MaxPhis" title='MaxPhis' data-ref="850MaxPhis">MaxPhis</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>((<em>int</em>)<a class="local col0 ref" href="#850MaxPhis" title='MaxPhis' data-ref="850MaxPhis">MaxPhis</a> - (<em>int</em>)<a class="local col7 ref" href="#847LoopValStage" title='LoopValStage' data-ref="847LoopValStage">LoopValStage</a>, <var>1</var>);</td></tr>
<tr><th id="2345">2345</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="851NumPhis" title='NumPhis' data-type='unsigned int' data-ref="851NumPhis">NumPhis</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col8 ref" href="#848NumStages" title='NumStages' data-ref="848NumStages">NumStages</a>, <a class="local col0 ref" href="#850MaxPhis" title='MaxPhis' data-ref="850MaxPhis">MaxPhis</a>);</td></tr>
<tr><th id="2346">2346</th><td></td></tr>
<tr><th id="2347">2347</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="852NewReg" title='NewReg' data-type='unsigned int' data-ref="852NewReg">NewReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="2348">2348</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="853AccessStage" title='AccessStage' data-type='unsigned int' data-ref="853AccessStage">AccessStage</dfn> = (<a class="local col7 ref" href="#847LoopValStage" title='LoopValStage' data-ref="847LoopValStage">LoopValStage</a> != -<var>1</var>) ? <a class="local col7 ref" href="#847LoopValStage" title='LoopValStage' data-ref="847LoopValStage">LoopValStage</a> : <a class="local col6 ref" href="#846StageScheduled" title='StageScheduled' data-ref="846StageScheduled">StageScheduled</a>;</td></tr>
<tr><th id="2349">2349</th><td>    <i>// In the epilog, we may need to look back one stage to get the correct</i></td></tr>
<tr><th id="2350">2350</th><td><i>    // Phi name because the epilog and prolog blocks execute the same stage.</i></td></tr>
<tr><th id="2351">2351</th><td><i>    // The correct name is from the previous block only when the Phi has</i></td></tr>
<tr><th id="2352">2352</th><td><i>    // been completely scheduled prior to the epilog, and Phi value is not</i></td></tr>
<tr><th id="2353">2353</th><td><i>    // needed in multiple stages.</i></td></tr>
<tr><th id="2354">2354</th><td>    <em>int</em> <dfn class="local col4 decl" id="854StageDiff" title='StageDiff' data-type='int' data-ref="854StageDiff">StageDiff</dfn> = <var>0</var>;</td></tr>
<tr><th id="2355">2355</th><td>    <b>if</b> (!<a class="local col8 ref" href="#838InKernel" title='InKernel' data-ref="838InKernel">InKernel</a> &amp;&amp; <a class="local col6 ref" href="#846StageScheduled" title='StageScheduled' data-ref="846StageScheduled">StageScheduled</a> &gt;= <a class="local col7 ref" href="#847LoopValStage" title='LoopValStage' data-ref="847LoopValStage">LoopValStage</a> &amp;&amp; <a class="local col3 ref" href="#853AccessStage" title='AccessStage' data-ref="853AccessStage">AccessStage</a> == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="2356">2356</th><td>        <a class="local col1 ref" href="#851NumPhis" title='NumPhis' data-ref="851NumPhis">NumPhis</a> == <var>1</var>)</td></tr>
<tr><th id="2357">2357</th><td>      <a class="local col4 ref" href="#854StageDiff" title='StageDiff' data-ref="854StageDiff">StageDiff</a> = <var>1</var>;</td></tr>
<tr><th id="2358">2358</th><td>    <i>// Adjust the computations below when the phi and the loop definition</i></td></tr>
<tr><th id="2359">2359</th><td><i>    // are scheduled in different stages.</i></td></tr>
<tr><th id="2360">2360</th><td>    <b>if</b> (<a class="local col8 ref" href="#838InKernel" title='InKernel' data-ref="838InKernel">InKernel</a> &amp;&amp; <a class="local col7 ref" href="#847LoopValStage" title='LoopValStage' data-ref="847LoopValStage">LoopValStage</a> != -<var>1</var> &amp;&amp; <a class="local col6 ref" href="#846StageScheduled" title='StageScheduled' data-ref="846StageScheduled">StageScheduled</a> &gt; <a class="local col7 ref" href="#847LoopValStage" title='LoopValStage' data-ref="847LoopValStage">LoopValStage</a>)</td></tr>
<tr><th id="2361">2361</th><td>      <a class="local col4 ref" href="#854StageDiff" title='StageDiff' data-ref="854StageDiff">StageDiff</a> = <a class="local col6 ref" href="#846StageScheduled" title='StageScheduled' data-ref="846StageScheduled">StageScheduled</a> - <a class="local col7 ref" href="#847LoopValStage" title='LoopValStage' data-ref="847LoopValStage">LoopValStage</a>;</td></tr>
<tr><th id="2362">2362</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="855np" title='np' data-type='unsigned int' data-ref="855np">np</dfn> = <var>0</var>; <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a> &lt; <a class="local col1 ref" href="#851NumPhis" title='NumPhis' data-ref="851NumPhis">NumPhis</a>; ++<a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>) {</td></tr>
<tr><th id="2363">2363</th><td>      <i>// If the Phi hasn't been scheduled, then use the initial Phi operand</i></td></tr>
<tr><th id="2364">2364</th><td><i>      // value. Otherwise, use the scheduled version of the instruction. This</i></td></tr>
<tr><th id="2365">2365</th><td><i>      // is a little complicated when a Phi references another Phi.</i></td></tr>
<tr><th id="2366">2366</th><td>      <b>if</b> (<a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a> &gt; <a class="local col6 ref" href="#836PrologStage" title='PrologStage' data-ref="836PrologStage">PrologStage</a> || <a class="local col6 ref" href="#846StageScheduled" title='StageScheduled' data-ref="846StageScheduled">StageScheduled</a> &gt;= (<em>int</em>)<a class="local col3 ref" href="#833LastStageNum" title='LastStageNum' data-ref="833LastStageNum">LastStageNum</a>)</td></tr>
<tr><th id="2367">2367</th><td>        <a class="local col4 ref" href="#844PhiOp1" title='PhiOp1' data-ref="844PhiOp1">PhiOp1</a> = <a class="local col2 ref" href="#842InitVal" title='InitVal' data-ref="842InitVal">InitVal</a>;</td></tr>
<tr><th id="2368">2368</th><td>      <i>// Check if the Phi has already been scheduled in a prolog stage.</i></td></tr>
<tr><th id="2369">2369</th><td>      <b>else</b> <b>if</b> (<a class="local col6 ref" href="#836PrologStage" title='PrologStage' data-ref="836PrologStage">PrologStage</a> &gt;= <a class="local col3 ref" href="#853AccessStage" title='AccessStage' data-ref="853AccessStage">AccessStage</a> + <a class="local col4 ref" href="#854StageDiff" title='StageDiff' data-ref="854StageDiff">StageDiff</a> + <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a> &amp;&amp;</td></tr>
<tr><th id="2370">2370</th><td>               <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col6 ref" href="#836PrologStage" title='PrologStage' data-ref="836PrologStage">PrologStage</a> - <a class="local col4 ref" href="#854StageDiff" title='StageDiff' data-ref="854StageDiff">StageDiff</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>].<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>) != <var>0</var>)</td></tr>
<tr><th id="2371">2371</th><td>        <a class="local col4 ref" href="#844PhiOp1" title='PhiOp1' data-ref="844PhiOp1">PhiOp1</a> = <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col6 ref" href="#836PrologStage" title='PrologStage' data-ref="836PrologStage">PrologStage</a> - <a class="local col4 ref" href="#854StageDiff" title='StageDiff' data-ref="854StageDiff">StageDiff</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>]</a>;</td></tr>
<tr><th id="2372">2372</th><td>      <i>// Check if the Phi has already been scheduled, but the loop instruction</i></td></tr>
<tr><th id="2373">2373</th><td><i>      // is either another Phi, or doesn't occur in the loop.</i></td></tr>
<tr><th id="2374">2374</th><td>      <b>else</b> <b>if</b> (<a class="local col6 ref" href="#836PrologStage" title='PrologStage' data-ref="836PrologStage">PrologStage</a> &gt;= <a class="local col3 ref" href="#853AccessStage" title='AccessStage' data-ref="853AccessStage">AccessStage</a> + <a class="local col4 ref" href="#854StageDiff" title='StageDiff' data-ref="854StageDiff">StageDiff</a> + <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>) {</td></tr>
<tr><th id="2375">2375</th><td>        <i>// If the Phi references another Phi, we need to examine the other</i></td></tr>
<tr><th id="2376">2376</th><td><i>        // Phi to get the correct value.</i></td></tr>
<tr><th id="2377">2377</th><td>        <a class="local col4 ref" href="#844PhiOp1" title='PhiOp1' data-ref="844PhiOp1">PhiOp1</a> = <a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>;</td></tr>
<tr><th id="2378">2378</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="856InstOp1" title='InstOp1' data-type='llvm::MachineInstr *' data-ref="856InstOp1">InstOp1</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col4 ref" href="#844PhiOp1" title='PhiOp1' data-ref="844PhiOp1">PhiOp1</a>);</td></tr>
<tr><th id="2379">2379</th><td>        <em>int</em> <dfn class="local col7 decl" id="857Indirects" title='Indirects' data-type='int' data-ref="857Indirects">Indirects</dfn> = <var>1</var>;</td></tr>
<tr><th id="2380">2380</th><td>        <b>while</b> (<a class="local col6 ref" href="#856InstOp1" title='InstOp1' data-ref="856InstOp1">InstOp1</a> &amp;&amp; <a class="local col6 ref" href="#856InstOp1" title='InstOp1' data-ref="856InstOp1">InstOp1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; <a class="local col6 ref" href="#856InstOp1" title='InstOp1' data-ref="856InstOp1">InstOp1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>) {</td></tr>
<tr><th id="2381">2381</th><td>          <em>int</em> <dfn class="local col8 decl" id="858PhiStage" title='PhiStage' data-type='int' data-ref="858PhiStage">PhiStage</dfn> = <a class="local col0 ref" href="#830Schedule" title='Schedule' data-ref="830Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col6 ref" href="#856InstOp1" title='InstOp1' data-ref="856InstOp1">InstOp1</a>));</td></tr>
<tr><th id="2382">2382</th><td>          <b>if</b> ((<em>int</em>)(<a class="local col6 ref" href="#836PrologStage" title='PrologStage' data-ref="836PrologStage">PrologStage</a> - <a class="local col4 ref" href="#854StageDiff" title='StageDiff' data-ref="854StageDiff">StageDiff</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>) &lt; <a class="local col8 ref" href="#858PhiStage" title='PhiStage' data-ref="858PhiStage">PhiStage</a> + <a class="local col7 ref" href="#857Indirects" title='Indirects' data-ref="857Indirects">Indirects</a>)</td></tr>
<tr><th id="2383">2383</th><td>            <a class="local col4 ref" href="#844PhiOp1" title='PhiOp1' data-ref="844PhiOp1">PhiOp1</a> = <a class="tu ref" href="#_ZL13getInitPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE" title='getInitPhiReg' data-use='c' data-ref="_ZL13getInitPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE">getInitPhiReg</a>(<span class='refarg'>*<a class="local col6 ref" href="#856InstOp1" title='InstOp1' data-ref="856InstOp1">InstOp1</a></span>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>);</td></tr>
<tr><th id="2384">2384</th><td>          <b>else</b></td></tr>
<tr><th id="2385">2385</th><td>            <a class="local col4 ref" href="#844PhiOp1" title='PhiOp1' data-ref="844PhiOp1">PhiOp1</a> = <a class="tu ref" href="#_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE" title='getLoopPhiReg' data-use='c' data-ref="_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE">getLoopPhiReg</a>(<span class='refarg'>*<a class="local col6 ref" href="#856InstOp1" title='InstOp1' data-ref="856InstOp1">InstOp1</a></span>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>);</td></tr>
<tr><th id="2386">2386</th><td>          <a class="local col6 ref" href="#856InstOp1" title='InstOp1' data-ref="856InstOp1">InstOp1</a> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col4 ref" href="#844PhiOp1" title='PhiOp1' data-ref="844PhiOp1">PhiOp1</a>);</td></tr>
<tr><th id="2387">2387</th><td>          <em>int</em> <dfn class="local col9 decl" id="859PhiOpStage" title='PhiOpStage' data-type='int' data-ref="859PhiOpStage">PhiOpStage</dfn> = <a class="local col0 ref" href="#830Schedule" title='Schedule' data-ref="830Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col6 ref" href="#856InstOp1" title='InstOp1' data-ref="856InstOp1">InstOp1</a>));</td></tr>
<tr><th id="2388">2388</th><td>          <em>int</em> <dfn class="local col0 decl" id="860StageAdj" title='StageAdj' data-type='int' data-ref="860StageAdj">StageAdj</dfn> = (<a class="local col9 ref" href="#859PhiOpStage" title='PhiOpStage' data-ref="859PhiOpStage">PhiOpStage</a> != -<var>1</var> ? <a class="local col8 ref" href="#858PhiStage" title='PhiStage' data-ref="858PhiStage">PhiStage</a> - <a class="local col9 ref" href="#859PhiOpStage" title='PhiOpStage' data-ref="859PhiOpStage">PhiOpStage</a> : <var>0</var>);</td></tr>
<tr><th id="2389">2389</th><td>          <b>if</b> (<a class="local col9 ref" href="#859PhiOpStage" title='PhiOpStage' data-ref="859PhiOpStage">PhiOpStage</a> != -<var>1</var> &amp;&amp; <a class="local col6 ref" href="#836PrologStage" title='PrologStage' data-ref="836PrologStage">PrologStage</a> - <a class="local col0 ref" href="#860StageAdj" title='StageAdj' data-ref="860StageAdj">StageAdj</a> &gt;= <a class="local col7 ref" href="#857Indirects" title='Indirects' data-ref="857Indirects">Indirects</a> + <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a> &amp;&amp;</td></tr>
<tr><th id="2390">2390</th><td>              <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col6 ref" href="#836PrologStage" title='PrologStage' data-ref="836PrologStage">PrologStage</a> - <a class="local col0 ref" href="#860StageAdj" title='StageAdj' data-ref="860StageAdj">StageAdj</a> - <a class="local col7 ref" href="#857Indirects" title='Indirects' data-ref="857Indirects">Indirects</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>].<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col4 ref" href="#844PhiOp1" title='PhiOp1' data-ref="844PhiOp1">PhiOp1</a>)) {</td></tr>
<tr><th id="2391">2391</th><td>            <a class="local col4 ref" href="#844PhiOp1" title='PhiOp1' data-ref="844PhiOp1">PhiOp1</a> = <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col6 ref" href="#836PrologStage" title='PrologStage' data-ref="836PrologStage">PrologStage</a> - <a class="local col0 ref" href="#860StageAdj" title='StageAdj' data-ref="860StageAdj">StageAdj</a> - <a class="local col7 ref" href="#857Indirects" title='Indirects' data-ref="857Indirects">Indirects</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col4 ref" href="#844PhiOp1" title='PhiOp1' data-ref="844PhiOp1">PhiOp1</a>]</a>;</td></tr>
<tr><th id="2392">2392</th><td>            <b>break</b>;</td></tr>
<tr><th id="2393">2393</th><td>          }</td></tr>
<tr><th id="2394">2394</th><td>          ++<a class="local col7 ref" href="#857Indirects" title='Indirects' data-ref="857Indirects">Indirects</a>;</td></tr>
<tr><th id="2395">2395</th><td>        }</td></tr>
<tr><th id="2396">2396</th><td>      } <b>else</b></td></tr>
<tr><th id="2397">2397</th><td>        <a class="local col4 ref" href="#844PhiOp1" title='PhiOp1' data-ref="844PhiOp1">PhiOp1</a> = <a class="local col2 ref" href="#842InitVal" title='InitVal' data-ref="842InitVal">InitVal</a>;</td></tr>
<tr><th id="2398">2398</th><td>      <i>// If this references a generated Phi in the kernel, get the Phi operand</i></td></tr>
<tr><th id="2399">2399</th><td><i>      // from the incoming block.</i></td></tr>
<tr><th id="2400">2400</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="861InstOp1" title='InstOp1' data-type='llvm::MachineInstr *' data-ref="861InstOp1"><a class="local col1 ref" href="#861InstOp1" title='InstOp1' data-ref="861InstOp1">InstOp1</a></dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col4 ref" href="#844PhiOp1" title='PhiOp1' data-ref="844PhiOp1">PhiOp1</a>))</td></tr>
<tr><th id="2401">2401</th><td>        <b>if</b> (<a class="local col1 ref" href="#861InstOp1" title='InstOp1' data-ref="861InstOp1">InstOp1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; <a class="local col1 ref" href="#861InstOp1" title='InstOp1' data-ref="861InstOp1">InstOp1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col9 ref" href="#829KernelBB" title='KernelBB' data-ref="829KernelBB">KernelBB</a>)</td></tr>
<tr><th id="2402">2402</th><td>          <a class="local col4 ref" href="#844PhiOp1" title='PhiOp1' data-ref="844PhiOp1">PhiOp1</a> = <a class="tu ref" href="#_ZL13getInitPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE" title='getInitPhiReg' data-use='c' data-ref="_ZL13getInitPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE">getInitPhiReg</a>(<span class='refarg'>*<a class="local col1 ref" href="#861InstOp1" title='InstOp1' data-ref="861InstOp1">InstOp1</a></span>, <a class="local col9 ref" href="#829KernelBB" title='KernelBB' data-ref="829KernelBB">KernelBB</a>);</td></tr>
<tr><th id="2403">2403</th><td></td></tr>
<tr><th id="2404">2404</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="862PhiInst" title='PhiInst' data-type='llvm::MachineInstr *' data-ref="862PhiInst">PhiInst</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>);</td></tr>
<tr><th id="2405">2405</th><td>      <em>bool</em> <dfn class="local col3 decl" id="863LoopDefIsPhi" title='LoopDefIsPhi' data-type='bool' data-ref="863LoopDefIsPhi">LoopDefIsPhi</dfn> = <a class="local col2 ref" href="#862PhiInst" title='PhiInst' data-ref="862PhiInst">PhiInst</a> &amp;&amp; <a class="local col2 ref" href="#862PhiInst" title='PhiInst' data-ref="862PhiInst">PhiInst</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>();</td></tr>
<tr><th id="2406">2406</th><td>      <i>// In the epilog, a map lookup is needed to get the value from the kernel,</i></td></tr>
<tr><th id="2407">2407</th><td><i>      // or previous epilog block. How is does this depends on if the</i></td></tr>
<tr><th id="2408">2408</th><td><i>      // instruction is scheduled in the previous block.</i></td></tr>
<tr><th id="2409">2409</th><td>      <b>if</b> (!<a class="local col8 ref" href="#838InKernel" title='InKernel' data-ref="838InKernel">InKernel</a>) {</td></tr>
<tr><th id="2410">2410</th><td>        <em>int</em> <dfn class="local col4 decl" id="864StageDiffAdj" title='StageDiffAdj' data-type='int' data-ref="864StageDiffAdj">StageDiffAdj</dfn> = <var>0</var>;</td></tr>
<tr><th id="2411">2411</th><td>        <b>if</b> (<a class="local col7 ref" href="#847LoopValStage" title='LoopValStage' data-ref="847LoopValStage">LoopValStage</a> != -<var>1</var> &amp;&amp; <a class="local col6 ref" href="#846StageScheduled" title='StageScheduled' data-ref="846StageScheduled">StageScheduled</a> &gt; <a class="local col7 ref" href="#847LoopValStage" title='LoopValStage' data-ref="847LoopValStage">LoopValStage</a>)</td></tr>
<tr><th id="2412">2412</th><td>          <a class="local col4 ref" href="#864StageDiffAdj" title='StageDiffAdj' data-ref="864StageDiffAdj">StageDiffAdj</a> = <a class="local col6 ref" href="#846StageScheduled" title='StageScheduled' data-ref="846StageScheduled">StageScheduled</a> - <a class="local col7 ref" href="#847LoopValStage" title='LoopValStage' data-ref="847LoopValStage">LoopValStage</a>;</td></tr>
<tr><th id="2413">2413</th><td>        <i>// Use the loop value defined in the kernel, unless the kernel</i></td></tr>
<tr><th id="2414">2414</th><td><i>        // contains the last definition of the Phi.</i></td></tr>
<tr><th id="2415">2415</th><td>        <b>if</b> (<a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a> == <var>0</var> &amp;&amp; <a class="local col7 ref" href="#837PrevStage" title='PrevStage' data-ref="837PrevStage">PrevStage</a> == <a class="local col3 ref" href="#833LastStageNum" title='LastStageNum' data-ref="833LastStageNum">LastStageNum</a> &amp;&amp;</td></tr>
<tr><th id="2416">2416</th><td>            (<a class="local col6 ref" href="#846StageScheduled" title='StageScheduled' data-ref="846StageScheduled">StageScheduled</a> != <var>0</var> || <a class="local col7 ref" href="#847LoopValStage" title='LoopValStage' data-ref="847LoopValStage">LoopValStage</a> != <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="2417">2417</th><td>            <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col7 ref" href="#837PrevStage" title='PrevStage' data-ref="837PrevStage">PrevStage</a> - <a class="local col4 ref" href="#864StageDiffAdj" title='StageDiffAdj' data-ref="864StageDiffAdj">StageDiffAdj</a>].<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>))</td></tr>
<tr><th id="2418">2418</th><td>          <a class="local col5 ref" href="#845PhiOp2" title='PhiOp2' data-ref="845PhiOp2">PhiOp2</a> = <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col7 ref" href="#837PrevStage" title='PrevStage' data-ref="837PrevStage">PrevStage</a> - <a class="local col4 ref" href="#864StageDiffAdj" title='StageDiffAdj' data-ref="864StageDiffAdj">StageDiffAdj</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>]</a>;</td></tr>
<tr><th id="2419">2419</th><td>        <i>// Use the value defined by the Phi. We add one because we switch</i></td></tr>
<tr><th id="2420">2420</th><td><i>        // from looking at the loop value to the Phi definition.</i></td></tr>
<tr><th id="2421">2421</th><td>        <b>else</b> <b>if</b> (<a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a> &gt; <var>0</var> &amp;&amp; <a class="local col7 ref" href="#837PrevStage" title='PrevStage' data-ref="837PrevStage">PrevStage</a> == <a class="local col3 ref" href="#833LastStageNum" title='LastStageNum' data-ref="833LastStageNum">LastStageNum</a> &amp;&amp;</td></tr>
<tr><th id="2422">2422</th><td>                 <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col7 ref" href="#837PrevStage" title='PrevStage' data-ref="837PrevStage">PrevStage</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a> + <var>1</var>].<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col1 ref" href="#841Def" title='Def' data-ref="841Def">Def</a>))</td></tr>
<tr><th id="2423">2423</th><td>          <a class="local col5 ref" href="#845PhiOp2" title='PhiOp2' data-ref="845PhiOp2">PhiOp2</a> = <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col7 ref" href="#837PrevStage" title='PrevStage' data-ref="837PrevStage">PrevStage</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a> + <var>1</var>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#841Def" title='Def' data-ref="841Def">Def</a>]</a>;</td></tr>
<tr><th id="2424">2424</th><td>        <i>// Use the loop value defined in the kernel.</i></td></tr>
<tr><th id="2425">2425</th><td>        <b>else</b> <b>if</b> (<b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="local col7 ref" href="#847LoopValStage" title='LoopValStage' data-ref="847LoopValStage">LoopValStage</a>) &gt; <a class="local col6 ref" href="#836PrologStage" title='PrologStage' data-ref="836PrologStage">PrologStage</a> + <var>1</var> &amp;&amp;</td></tr>
<tr><th id="2426">2426</th><td>                 <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col7 ref" href="#837PrevStage" title='PrevStage' data-ref="837PrevStage">PrevStage</a> - <a class="local col4 ref" href="#864StageDiffAdj" title='StageDiffAdj' data-ref="864StageDiffAdj">StageDiffAdj</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>].<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>))</td></tr>
<tr><th id="2427">2427</th><td>          <a class="local col5 ref" href="#845PhiOp2" title='PhiOp2' data-ref="845PhiOp2">PhiOp2</a> = <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col7 ref" href="#837PrevStage" title='PrevStage' data-ref="837PrevStage">PrevStage</a> - <a class="local col4 ref" href="#864StageDiffAdj" title='StageDiffAdj' data-ref="864StageDiffAdj">StageDiffAdj</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>]</a>;</td></tr>
<tr><th id="2428">2428</th><td>        <i>// Use the value defined by the Phi, unless we're generating the first</i></td></tr>
<tr><th id="2429">2429</th><td><i>        // epilog and the Phi refers to a Phi in a different stage.</i></td></tr>
<tr><th id="2430">2430</th><td>        <b>else</b> <b>if</b> (<a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col7 ref" href="#837PrevStage" title='PrevStage' data-ref="837PrevStage">PrevStage</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>].<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col1 ref" href="#841Def" title='Def' data-ref="841Def">Def</a>) &amp;&amp;</td></tr>
<tr><th id="2431">2431</th><td>                 (!<a class="local col3 ref" href="#863LoopDefIsPhi" title='LoopDefIsPhi' data-ref="863LoopDefIsPhi">LoopDefIsPhi</a> || <a class="local col7 ref" href="#837PrevStage" title='PrevStage' data-ref="837PrevStage">PrevStage</a> != <a class="local col3 ref" href="#833LastStageNum" title='LastStageNum' data-ref="833LastStageNum">LastStageNum</a>))</td></tr>
<tr><th id="2432">2432</th><td>          <a class="local col5 ref" href="#845PhiOp2" title='PhiOp2' data-ref="845PhiOp2">PhiOp2</a> = <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col7 ref" href="#837PrevStage" title='PrevStage' data-ref="837PrevStage">PrevStage</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#841Def" title='Def' data-ref="841Def">Def</a>]</a>;</td></tr>
<tr><th id="2433">2433</th><td>      }</td></tr>
<tr><th id="2434">2434</th><td></td></tr>
<tr><th id="2435">2435</th><td>      <i>// Check if we can reuse an existing Phi. This occurs when a Phi</i></td></tr>
<tr><th id="2436">2436</th><td><i>      // references another Phi, and the other Phi is scheduled in an</i></td></tr>
<tr><th id="2437">2437</th><td><i>      // earlier stage. We can try to reuse an existing Phi up until the last</i></td></tr>
<tr><th id="2438">2438</th><td><i>      // stage of the current Phi.</i></td></tr>
<tr><th id="2439">2439</th><td>      <b>if</b> (<a class="local col3 ref" href="#863LoopDefIsPhi" title='LoopDefIsPhi' data-ref="863LoopDefIsPhi">LoopDefIsPhi</a>) {</td></tr>
<tr><th id="2440">2440</th><td>        <b>if</b> (<b>static_cast</b>&lt;<em>int</em>&gt;(<a class="local col6 ref" href="#836PrologStage" title='PrologStage' data-ref="836PrologStage">PrologStage</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>) &gt;= <a class="local col6 ref" href="#846StageScheduled" title='StageScheduled' data-ref="846StageScheduled">StageScheduled</a>) {</td></tr>
<tr><th id="2441">2441</th><td>          <em>int</em> <dfn class="local col5 decl" id="865LVNumStages" title='LVNumStages' data-type='int' data-ref="865LVNumStages">LVNumStages</dfn> = <a class="local col0 ref" href="#830Schedule" title='Schedule' data-ref="830Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm10SMSchedule15getStagesForPhiEi" title='llvm::SMSchedule::getStagesForPhi' data-ref="_ZN4llvm10SMSchedule15getStagesForPhiEi">getStagesForPhi</a>(<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>);</td></tr>
<tr><th id="2442">2442</th><td>          <em>int</em> <dfn class="local col6 decl" id="866StageDiff" title='StageDiff' data-type='int' data-ref="866StageDiff">StageDiff</dfn> = (<a class="local col6 ref" href="#846StageScheduled" title='StageScheduled' data-ref="846StageScheduled">StageScheduled</a> - <a class="local col7 ref" href="#847LoopValStage" title='LoopValStage' data-ref="847LoopValStage">LoopValStage</a>);</td></tr>
<tr><th id="2443">2443</th><td>          <a class="local col5 ref" href="#865LVNumStages" title='LVNumStages' data-ref="865LVNumStages">LVNumStages</a> -= <a class="local col6 ref" href="#866StageDiff" title='StageDiff' data-ref="866StageDiff">StageDiff</a>;</td></tr>
<tr><th id="2444">2444</th><td>          <i>// Make sure the loop value Phi has been processed already.</i></td></tr>
<tr><th id="2445">2445</th><td>          <b>if</b> (<a class="local col5 ref" href="#865LVNumStages" title='LVNumStages' data-ref="865LVNumStages">LVNumStages</a> &gt; (<em>int</em>)<a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a> &amp;&amp; <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a>].<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>)) {</td></tr>
<tr><th id="2446">2446</th><td>            <a class="local col2 ref" href="#852NewReg" title='NewReg' data-ref="852NewReg">NewReg</a> = <a class="local col5 ref" href="#845PhiOp2" title='PhiOp2' data-ref="845PhiOp2">PhiOp2</a>;</td></tr>
<tr><th id="2447">2447</th><td>            <em>unsigned</em> <dfn class="local col7 decl" id="867ReuseStage" title='ReuseStage' data-type='unsigned int' data-ref="867ReuseStage">ReuseStage</dfn> = <a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a>;</td></tr>
<tr><th id="2448">2448</th><td>            <b>if</b> (<a class="local col0 ref" href="#830Schedule" title='Schedule' data-ref="830Schedule">Schedule</a>.<a class="ref" href="#_ZN4llvm10SMSchedule13isLoopCarriedEPNS_17SwingSchedulerDAGERNS_12MachineInstrE" title='llvm::SMSchedule::isLoopCarried' data-ref="_ZN4llvm10SMSchedule13isLoopCarriedEPNS_17SwingSchedulerDAGERNS_12MachineInstrE">isLoopCarried</a>(<b>this</b>, <span class='refarg'>*<a class="local col2 ref" href="#862PhiInst" title='PhiInst' data-ref="862PhiInst">PhiInst</a></span>))</td></tr>
<tr><th id="2449">2449</th><td>              <a class="local col7 ref" href="#867ReuseStage" title='ReuseStage' data-ref="867ReuseStage">ReuseStage</a> -= <a class="local col5 ref" href="#865LVNumStages" title='LVNumStages' data-ref="865LVNumStages">LVNumStages</a>;</td></tr>
<tr><th id="2450">2450</th><td>            <i>// Check if the Phi to reuse has been generated yet. If not, then</i></td></tr>
<tr><th id="2451">2451</th><td><i>            // there is nothing to reuse.</i></td></tr>
<tr><th id="2452">2452</th><td>            <b>if</b> (<a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col7 ref" href="#867ReuseStage" title='ReuseStage' data-ref="867ReuseStage">ReuseStage</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>].<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>)) {</td></tr>
<tr><th id="2453">2453</th><td>              <a class="local col2 ref" href="#852NewReg" title='NewReg' data-ref="852NewReg">NewReg</a> = <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col7 ref" href="#867ReuseStage" title='ReuseStage' data-ref="867ReuseStage">ReuseStage</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>]</a>;</td></tr>
<tr><th id="2454">2454</th><td></td></tr>
<tr><th id="2455">2455</th><td>              <a class="member" href="#_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723" title='llvm::SwingSchedulerDAG::rewriteScheduledInstr' data-ref="_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723">rewriteScheduledInstr</a>(<a class="local col6 ref" href="#826NewBB" title='NewBB' data-ref="826NewBB">NewBB</a>, <span class='refarg'><a class="local col0 ref" href="#830Schedule" title='Schedule' data-ref="830Schedule">Schedule</a></span>, <span class='refarg'><a class="local col2 ref" href="#832InstrMap" title='InstrMap' data-ref="832InstrMap">InstrMap</a></span>, <a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a>, <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>,</td></tr>
<tr><th id="2456">2456</th><td>                                    &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#839BBI" title='BBI' data-ref="839BBI">BBI</a>, <a class="local col1 ref" href="#841Def" title='Def' data-ref="841Def">Def</a>, <a class="local col2 ref" href="#852NewReg" title='NewReg' data-ref="852NewReg">NewReg</a>);</td></tr>
<tr><th id="2457">2457</th><td>              <i>// Update the map with the new Phi name.</i></td></tr>
<tr><th id="2458">2458</th><td>              <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#841Def" title='Def' data-ref="841Def">Def</a>]</a> = <a class="local col2 ref" href="#852NewReg" title='NewReg' data-ref="852NewReg">NewReg</a>;</td></tr>
<tr><th id="2459">2459</th><td>              <a class="local col5 ref" href="#845PhiOp2" title='PhiOp2' data-ref="845PhiOp2">PhiOp2</a> = <a class="local col2 ref" href="#852NewReg" title='NewReg' data-ref="852NewReg">NewReg</a>;</td></tr>
<tr><th id="2460">2460</th><td>              <b>if</b> (<a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col3 ref" href="#833LastStageNum" title='LastStageNum' data-ref="833LastStageNum">LastStageNum</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a> - <var>1</var>].<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>))</td></tr>
<tr><th id="2461">2461</th><td>                <a class="local col5 ref" href="#845PhiOp2" title='PhiOp2' data-ref="845PhiOp2">PhiOp2</a> = <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col3 ref" href="#833LastStageNum" title='LastStageNum' data-ref="833LastStageNum">LastStageNum</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a> - <var>1</var>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>]</a>;</td></tr>
<tr><th id="2462">2462</th><td></td></tr>
<tr><th id="2463">2463</th><td>              <b>if</b> (<a class="local col5 ref" href="#835IsLast" title='IsLast' data-ref="835IsLast">IsLast</a> &amp;&amp; <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a> == <a class="local col1 ref" href="#851NumPhis" title='NumPhis' data-ref="851NumPhis">NumPhis</a> - <var>1</var>)</td></tr>
<tr><th id="2464">2464</th><td>                <a class="tu ref" href="#_ZL23replaceRegUsesAfterLoopjjPN4llvm17MachineBasicBlockERNS_19MachineRegisterInfoERNS_13LiveIntervalsE" title='replaceRegUsesAfterLoop' data-use='c' data-ref="_ZL23replaceRegUsesAfterLoopjjPN4llvm17MachineBasicBlockERNS_19MachineRegisterInfoERNS_13LiveIntervalsE">replaceRegUsesAfterLoop</a>(<a class="local col1 ref" href="#841Def" title='Def' data-ref="841Def">Def</a>, <a class="local col2 ref" href="#852NewReg" title='NewReg' data-ref="852NewReg">NewReg</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a></span>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::LIS" title='llvm::SwingSchedulerDAG::LIS' data-ref="llvm::SwingSchedulerDAG::LIS">LIS</a></span>);</td></tr>
<tr><th id="2465">2465</th><td>              <b>continue</b>;</td></tr>
<tr><th id="2466">2466</th><td>            }</td></tr>
<tr><th id="2467">2467</th><td>          }</td></tr>
<tr><th id="2468">2468</th><td>        }</td></tr>
<tr><th id="2469">2469</th><td>        <b>if</b> (<a class="local col8 ref" href="#838InKernel" title='InKernel' data-ref="838InKernel">InKernel</a> &amp;&amp; <a class="local col4 ref" href="#854StageDiff" title='StageDiff' data-ref="854StageDiff">StageDiff</a> &gt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="2470">2470</th><td>            <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a> - <a class="local col4 ref" href="#854StageDiff" title='StageDiff' data-ref="854StageDiff">StageDiff</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>].<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>))</td></tr>
<tr><th id="2471">2471</th><td>          <a class="local col5 ref" href="#845PhiOp2" title='PhiOp2' data-ref="845PhiOp2">PhiOp2</a> = <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a> - <a class="local col4 ref" href="#854StageDiff" title='StageDiff' data-ref="854StageDiff">StageDiff</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>]</a>;</td></tr>
<tr><th id="2472">2472</th><td>      }</td></tr>
<tr><th id="2473">2473</th><td></td></tr>
<tr><th id="2474">2474</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="868RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="868RC">RC</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#841Def" title='Def' data-ref="841Def">Def</a>);</td></tr>
<tr><th id="2475">2475</th><td>      <a class="local col2 ref" href="#852NewReg" title='NewReg' data-ref="852NewReg">NewReg</a> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#868RC" title='RC' data-ref="868RC">RC</a>);</td></tr>
<tr><th id="2476">2476</th><td></td></tr>
<tr><th id="2477">2477</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="869NewPhi" title='NewPhi' data-type='llvm::MachineInstrBuilder' data-ref="869NewPhi">NewPhi</dfn> =</td></tr>
<tr><th id="2478">2478</th><td>          <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col6 ref" href="#826NewBB" title='NewBB' data-ref="826NewBB">NewBB</a></span>, <a class="local col6 ref" href="#826NewBB" title='NewBB' data-ref="826NewBB">NewBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>(), <a class="type" href="../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>),</td></tr>
<tr><th id="2479">2479</th><td>                  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI">PHI</a>), <a class="local col2 ref" href="#852NewReg" title='NewReg' data-ref="852NewReg">NewReg</a>);</td></tr>
<tr><th id="2480">2480</th><td>      <a class="local col9 ref" href="#869NewPhi" title='NewPhi' data-ref="869NewPhi">NewPhi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#844PhiOp1" title='PhiOp1' data-ref="844PhiOp1">PhiOp1</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh">addMBB</a>(<a class="local col7 ref" href="#827BB1" title='BB1' data-ref="827BB1">BB1</a>);</td></tr>
<tr><th id="2481">2481</th><td>      <a class="local col9 ref" href="#869NewPhi" title='NewPhi' data-ref="869NewPhi">NewPhi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#845PhiOp2" title='PhiOp2' data-ref="845PhiOp2">PhiOp2</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh">addMBB</a>(<a class="local col8 ref" href="#828BB2" title='BB2' data-ref="828BB2">BB2</a>);</td></tr>
<tr><th id="2482">2482</th><td>      <b>if</b> (<a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a> == <var>0</var>)</td></tr>
<tr><th id="2483">2483</th><td>        <a class="local col2 ref" href="#832InstrMap" title='InstrMap' data-ref="832InstrMap">InstrMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#869NewPhi" title='NewPhi' data-ref="869NewPhi">NewPhi</a>]</a> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#839BBI" title='BBI' data-ref="839BBI">BBI</a>;</td></tr>
<tr><th id="2484">2484</th><td></td></tr>
<tr><th id="2485">2485</th><td>      <i>// We define the Phis after creating the new pipelined code, so</i></td></tr>
<tr><th id="2486">2486</th><td><i>      // we need to rename the Phi values in scheduled instructions.</i></td></tr>
<tr><th id="2487">2487</th><td></td></tr>
<tr><th id="2488">2488</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="870PrevReg" title='PrevReg' data-type='unsigned int' data-ref="870PrevReg">PrevReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="2489">2489</th><td>      <b>if</b> (<a class="local col8 ref" href="#838InKernel" title='InKernel' data-ref="838InKernel">InKernel</a> &amp;&amp; <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col7 ref" href="#837PrevStage" title='PrevStage' data-ref="837PrevStage">PrevStage</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>].<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>))</td></tr>
<tr><th id="2490">2490</th><td>        <a class="local col0 ref" href="#870PrevReg" title='PrevReg' data-ref="870PrevReg">PrevReg</a> = <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col7 ref" href="#837PrevStage" title='PrevStage' data-ref="837PrevStage">PrevStage</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>]</a>;</td></tr>
<tr><th id="2491">2491</th><td>      <a class="member" href="#_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723" title='llvm::SwingSchedulerDAG::rewriteScheduledInstr' data-ref="_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723">rewriteScheduledInstr</a>(<a class="local col6 ref" href="#826NewBB" title='NewBB' data-ref="826NewBB">NewBB</a>, <span class='refarg'><a class="local col0 ref" href="#830Schedule" title='Schedule' data-ref="830Schedule">Schedule</a></span>, <span class='refarg'><a class="local col2 ref" href="#832InstrMap" title='InstrMap' data-ref="832InstrMap">InstrMap</a></span>, <a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a>, <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>, &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#839BBI" title='BBI' data-ref="839BBI">BBI</a>,</td></tr>
<tr><th id="2492">2492</th><td>                            <a class="local col1 ref" href="#841Def" title='Def' data-ref="841Def">Def</a>, <a class="local col2 ref" href="#852NewReg" title='NewReg' data-ref="852NewReg">NewReg</a>, <a class="local col0 ref" href="#870PrevReg" title='PrevReg' data-ref="870PrevReg">PrevReg</a>);</td></tr>
<tr><th id="2493">2493</th><td>      <i>// If the Phi has been scheduled, use the new name for rewriting.</i></td></tr>
<tr><th id="2494">2494</th><td>      <b>if</b> (<a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>].<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col1 ref" href="#841Def" title='Def' data-ref="841Def">Def</a>)) {</td></tr>
<tr><th id="2495">2495</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="871R" title='R' data-type='unsigned int' data-ref="871R">R</dfn> = <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#841Def" title='Def' data-ref="841Def">Def</a>]</a>;</td></tr>
<tr><th id="2496">2496</th><td>        <a class="member" href="#_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723" title='llvm::SwingSchedulerDAG::rewriteScheduledInstr' data-ref="_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723">rewriteScheduledInstr</a>(<a class="local col6 ref" href="#826NewBB" title='NewBB' data-ref="826NewBB">NewBB</a>, <span class='refarg'><a class="local col0 ref" href="#830Schedule" title='Schedule' data-ref="830Schedule">Schedule</a></span>, <span class='refarg'><a class="local col2 ref" href="#832InstrMap" title='InstrMap' data-ref="832InstrMap">InstrMap</a></span>, <a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a>, <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>, &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#839BBI" title='BBI' data-ref="839BBI">BBI</a>,</td></tr>
<tr><th id="2497">2497</th><td>                              <a class="local col1 ref" href="#871R" title='R' data-ref="871R">R</a>, <a class="local col2 ref" href="#852NewReg" title='NewReg' data-ref="852NewReg">NewReg</a>);</td></tr>
<tr><th id="2498">2498</th><td>      }</td></tr>
<tr><th id="2499">2499</th><td></td></tr>
<tr><th id="2500">2500</th><td>      <i>// Check if we need to rename any uses that occurs after the loop. The</i></td></tr>
<tr><th id="2501">2501</th><td><i>      // register to replace depends on whether the Phi is scheduled in the</i></td></tr>
<tr><th id="2502">2502</th><td><i>      // epilog.</i></td></tr>
<tr><th id="2503">2503</th><td>      <b>if</b> (<a class="local col5 ref" href="#835IsLast" title='IsLast' data-ref="835IsLast">IsLast</a> &amp;&amp; <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a> == <a class="local col1 ref" href="#851NumPhis" title='NumPhis' data-ref="851NumPhis">NumPhis</a> - <var>1</var>)</td></tr>
<tr><th id="2504">2504</th><td>        <a class="tu ref" href="#_ZL23replaceRegUsesAfterLoopjjPN4llvm17MachineBasicBlockERNS_19MachineRegisterInfoERNS_13LiveIntervalsE" title='replaceRegUsesAfterLoop' data-use='c' data-ref="_ZL23replaceRegUsesAfterLoopjjPN4llvm17MachineBasicBlockERNS_19MachineRegisterInfoERNS_13LiveIntervalsE">replaceRegUsesAfterLoop</a>(<a class="local col1 ref" href="#841Def" title='Def' data-ref="841Def">Def</a>, <a class="local col2 ref" href="#852NewReg" title='NewReg' data-ref="852NewReg">NewReg</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a></span>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::LIS" title='llvm::SwingSchedulerDAG::LIS' data-ref="llvm::SwingSchedulerDAG::LIS">LIS</a></span>);</td></tr>
<tr><th id="2505">2505</th><td></td></tr>
<tr><th id="2506">2506</th><td>      <i>// In the kernel, a dependent Phi uses the value from this Phi.</i></td></tr>
<tr><th id="2507">2507</th><td>      <b>if</b> (<a class="local col8 ref" href="#838InKernel" title='InKernel' data-ref="838InKernel">InKernel</a>)</td></tr>
<tr><th id="2508">2508</th><td>        <a class="local col5 ref" href="#845PhiOp2" title='PhiOp2' data-ref="845PhiOp2">PhiOp2</a> = <a class="local col2 ref" href="#852NewReg" title='NewReg' data-ref="852NewReg">NewReg</a>;</td></tr>
<tr><th id="2509">2509</th><td></td></tr>
<tr><th id="2510">2510</th><td>      <i>// Update the map with the new Phi name.</i></td></tr>
<tr><th id="2511">2511</th><td>      <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a> - <a class="local col5 ref" href="#855np" title='np' data-ref="855np">np</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#841Def" title='Def' data-ref="841Def">Def</a>]</a> = <a class="local col2 ref" href="#852NewReg" title='NewReg' data-ref="852NewReg">NewReg</a>;</td></tr>
<tr><th id="2512">2512</th><td>    }</td></tr>
<tr><th id="2513">2513</th><td></td></tr>
<tr><th id="2514">2514</th><td>    <b>while</b> (<a class="local col1 ref" href="#851NumPhis" title='NumPhis' data-ref="851NumPhis">NumPhis</a>++ &lt; <a class="local col8 ref" href="#848NumStages" title='NumStages' data-ref="848NumStages">NumStages</a>) {</td></tr>
<tr><th id="2515">2515</th><td>      <a class="member" href="#_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723" title='llvm::SwingSchedulerDAG::rewriteScheduledInstr' data-ref="_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723">rewriteScheduledInstr</a>(<a class="local col6 ref" href="#826NewBB" title='NewBB' data-ref="826NewBB">NewBB</a>, <span class='refarg'><a class="local col0 ref" href="#830Schedule" title='Schedule' data-ref="830Schedule">Schedule</a></span>, <span class='refarg'><a class="local col2 ref" href="#832InstrMap" title='InstrMap' data-ref="832InstrMap">InstrMap</a></span>, <a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a>, <a class="local col1 ref" href="#851NumPhis" title='NumPhis' data-ref="851NumPhis">NumPhis</a>,</td></tr>
<tr><th id="2516">2516</th><td>                            &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#839BBI" title='BBI' data-ref="839BBI">BBI</a>, <a class="local col1 ref" href="#841Def" title='Def' data-ref="841Def">Def</a>, <a class="local col2 ref" href="#852NewReg" title='NewReg' data-ref="852NewReg">NewReg</a>, <var>0</var>);</td></tr>
<tr><th id="2517">2517</th><td>    }</td></tr>
<tr><th id="2518">2518</th><td></td></tr>
<tr><th id="2519">2519</th><td>    <i>// Check if we need to rename a Phi that has been eliminated due to</i></td></tr>
<tr><th id="2520">2520</th><td><i>    // scheduling.</i></td></tr>
<tr><th id="2521">2521</th><td>    <b>if</b> (<a class="local col8 ref" href="#848NumStages" title='NumStages' data-ref="848NumStages">NumStages</a> == <var>0</var> &amp;&amp; <a class="local col5 ref" href="#835IsLast" title='IsLast' data-ref="835IsLast">IsLast</a> &amp;&amp; <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a>].<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>))</td></tr>
<tr><th id="2522">2522</th><td>      <a class="tu ref" href="#_ZL23replaceRegUsesAfterLoopjjPN4llvm17MachineBasicBlockERNS_19MachineRegisterInfoERNS_13LiveIntervalsE" title='replaceRegUsesAfterLoop' data-use='c' data-ref="_ZL23replaceRegUsesAfterLoopjjPN4llvm17MachineBasicBlockERNS_19MachineRegisterInfoERNS_13LiveIntervalsE">replaceRegUsesAfterLoop</a>(<a class="local col1 ref" href="#841Def" title='Def' data-ref="841Def">Def</a>, <a class="local col1 ref" href="#831VRMap" title='VRMap' data-ref="831VRMap">VRMap</a>[<a class="local col4 ref" href="#834CurStageNum" title='CurStageNum' data-ref="834CurStageNum">CurStageNum</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#843LoopVal" title='LoopVal' data-ref="843LoopVal">LoopVal</a>]</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a></span>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::LIS" title='llvm::SwingSchedulerDAG::LIS' data-ref="llvm::SwingSchedulerDAG::LIS">LIS</a></span>);</td></tr>
<tr><th id="2523">2523</th><td>  }</td></tr>
<tr><th id="2524">2524</th><td>}</td></tr>
<tr><th id="2525">2525</th><td></td></tr>
<tr><th id="2526">2526</th><td><i class="doc">/// Generate Phis for the specified block in the generated pipelined code.</i></td></tr>
<tr><th id="2527">2527</th><td><i class="doc">/// These are new Phis needed because the definition is scheduled after the</i></td></tr>
<tr><th id="2528">2528</th><td><i class="doc">/// use in the pipelined sequence.</i></td></tr>
<tr><th id="2529">2529</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG12generatePhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapP8010026" title='llvm::SwingSchedulerDAG::generatePhis' data-ref="_ZN4llvm17SwingSchedulerDAG12generatePhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapP8010026">generatePhis</dfn>(</td></tr>
<tr><th id="2530">2530</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="872NewBB" title='NewBB' data-type='llvm::MachineBasicBlock *' data-ref="872NewBB">NewBB</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="873BB1" title='BB1' data-type='llvm::MachineBasicBlock *' data-ref="873BB1">BB1</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="874BB2" title='BB2' data-type='llvm::MachineBasicBlock *' data-ref="874BB2">BB2</dfn>,</td></tr>
<tr><th id="2531">2531</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="875KernelBB" title='KernelBB' data-type='llvm::MachineBasicBlock *' data-ref="875KernelBB">KernelBB</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col6 decl" id="876Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="876Schedule">Schedule</dfn>, <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::ValueMapTy" title='llvm::SwingSchedulerDAG::ValueMapTy' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="llvm::SwingSchedulerDAG::ValueMapTy">ValueMapTy</a> *<dfn class="local col7 decl" id="877VRMap" title='VRMap' data-type='ValueMapTy *' data-ref="877VRMap">VRMap</dfn>,</td></tr>
<tr><th id="2532">2532</th><td>    <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::InstrMapTy" title='llvm::SwingSchedulerDAG::InstrMapTy' data-type='DenseMap&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;' data-ref="llvm::SwingSchedulerDAG::InstrMapTy">InstrMapTy</a> &amp;<dfn class="local col8 decl" id="878InstrMap" title='InstrMap' data-type='InstrMapTy &amp;' data-ref="878InstrMap">InstrMap</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="879LastStageNum" title='LastStageNum' data-type='unsigned int' data-ref="879LastStageNum">LastStageNum</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="880CurStageNum" title='CurStageNum' data-type='unsigned int' data-ref="880CurStageNum">CurStageNum</dfn>,</td></tr>
<tr><th id="2533">2533</th><td>    <em>bool</em> <dfn class="local col1 decl" id="881IsLast" title='IsLast' data-type='bool' data-ref="881IsLast">IsLast</dfn>) {</td></tr>
<tr><th id="2534">2534</th><td>  <i>// Compute the stage number that contains the initial Phi value, and</i></td></tr>
<tr><th id="2535">2535</th><td><i>  // the Phi from the previous stage.</i></td></tr>
<tr><th id="2536">2536</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="882PrologStage" title='PrologStage' data-type='unsigned int' data-ref="882PrologStage">PrologStage</dfn> = <var>0</var>;</td></tr>
<tr><th id="2537">2537</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="883PrevStage" title='PrevStage' data-type='unsigned int' data-ref="883PrevStage">PrevStage</dfn> = <var>0</var>;</td></tr>
<tr><th id="2538">2538</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="884StageDiff" title='StageDiff' data-type='unsigned int' data-ref="884StageDiff">StageDiff</dfn> = <a class="local col0 ref" href="#880CurStageNum" title='CurStageNum' data-ref="880CurStageNum">CurStageNum</a> - <a class="local col9 ref" href="#879LastStageNum" title='LastStageNum' data-ref="879LastStageNum">LastStageNum</a>;</td></tr>
<tr><th id="2539">2539</th><td>  <em>bool</em> <dfn class="local col5 decl" id="885InKernel" title='InKernel' data-type='bool' data-ref="885InKernel">InKernel</dfn> = (<a class="local col4 ref" href="#884StageDiff" title='StageDiff' data-ref="884StageDiff">StageDiff</a> == <var>0</var>);</td></tr>
<tr><th id="2540">2540</th><td>  <b>if</b> (<a class="local col5 ref" href="#885InKernel" title='InKernel' data-ref="885InKernel">InKernel</a>) {</td></tr>
<tr><th id="2541">2541</th><td>    <a class="local col2 ref" href="#882PrologStage" title='PrologStage' data-ref="882PrologStage">PrologStage</a> = <a class="local col9 ref" href="#879LastStageNum" title='LastStageNum' data-ref="879LastStageNum">LastStageNum</a> - <var>1</var>;</td></tr>
<tr><th id="2542">2542</th><td>    <a class="local col3 ref" href="#883PrevStage" title='PrevStage' data-ref="883PrevStage">PrevStage</a> = <a class="local col0 ref" href="#880CurStageNum" title='CurStageNum' data-ref="880CurStageNum">CurStageNum</a>;</td></tr>
<tr><th id="2543">2543</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2544">2544</th><td>    <a class="local col2 ref" href="#882PrologStage" title='PrologStage' data-ref="882PrologStage">PrologStage</a> = <a class="local col9 ref" href="#879LastStageNum" title='LastStageNum' data-ref="879LastStageNum">LastStageNum</a> - <a class="local col4 ref" href="#884StageDiff" title='StageDiff' data-ref="884StageDiff">StageDiff</a>;</td></tr>
<tr><th id="2545">2545</th><td>    <a class="local col3 ref" href="#883PrevStage" title='PrevStage' data-ref="883PrevStage">PrevStage</a> = <a class="local col9 ref" href="#879LastStageNum" title='LastStageNum' data-ref="879LastStageNum">LastStageNum</a> + <a class="local col4 ref" href="#884StageDiff" title='StageDiff' data-ref="884StageDiff">StageDiff</a> - <var>1</var>;</td></tr>
<tr><th id="2546">2546</th><td>  }</td></tr>
<tr><th id="2547">2547</th><td></td></tr>
<tr><th id="2548">2548</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="886BBI" title='BBI' data-type='MachineBasicBlock::iterator' data-ref="886BBI">BBI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>(),</td></tr>
<tr><th id="2549">2549</th><td>                                   <dfn class="local col7 decl" id="887BBE" title='BBE' data-type='MachineBasicBlock::iterator' data-ref="887BBE">BBE</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="2550">2550</th><td>       <a class="local col6 ref" href="#886BBI" title='BBI' data-ref="886BBI">BBI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#887BBE" title='BBE' data-ref="887BBE">BBE</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#886BBI" title='BBI' data-ref="886BBI">BBI</a>) {</td></tr>
<tr><th id="2551">2551</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="888i" title='i' data-type='unsigned int' data-ref="888i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="889e" title='e' data-type='unsigned int' data-ref="889e">e</dfn> = <a class="local col6 ref" href="#886BBI" title='BBI' data-ref="886BBI">BBI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#888i" title='i' data-ref="888i">i</a> != <a class="local col9 ref" href="#889e" title='e' data-ref="889e">e</a>; ++<a class="local col8 ref" href="#888i" title='i' data-ref="888i">i</a>) {</td></tr>
<tr><th id="2552">2552</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="890MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="890MO">MO</dfn> = <a class="local col6 ref" href="#886BBI" title='BBI' data-ref="886BBI">BBI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#888i" title='i' data-ref="888i">i</a>);</td></tr>
<tr><th id="2553">2553</th><td>      <b>if</b> (!<a class="local col0 ref" href="#890MO" title='MO' data-ref="890MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col0 ref" href="#890MO" title='MO' data-ref="890MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() ||</td></tr>
<tr><th id="2554">2554</th><td>          !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#890MO" title='MO' data-ref="890MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="2555">2555</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2556">2556</th><td></td></tr>
<tr><th id="2557">2557</th><td>      <em>int</em> <dfn class="local col1 decl" id="891StageScheduled" title='StageScheduled' data-type='int' data-ref="891StageScheduled">StageScheduled</dfn> = <a class="local col6 ref" href="#876Schedule" title='Schedule' data-ref="876Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#886BBI" title='BBI' data-ref="886BBI">BBI</a>));</td></tr>
<tr><th id="2558">2558</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (StageScheduled != -1 &amp;&amp; &quot;Expecting scheduled instruction.&quot;) ? void (0) : __assert_fail (&quot;StageScheduled != -1 &amp;&amp; \&quot;Expecting scheduled instruction.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 2558, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#891StageScheduled" title='StageScheduled' data-ref="891StageScheduled">StageScheduled</a> != -<var>1</var> &amp;&amp; <q>"Expecting scheduled instruction."</q>);</td></tr>
<tr><th id="2559">2559</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="892Def" title='Def' data-type='unsigned int' data-ref="892Def">Def</dfn> = <a class="local col0 ref" href="#890MO" title='MO' data-ref="890MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2560">2560</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="893NumPhis" title='NumPhis' data-type='unsigned int' data-ref="893NumPhis">NumPhis</dfn> = <a class="local col6 ref" href="#876Schedule" title='Schedule' data-ref="876Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm10SMSchedule15getStagesForRegEij" title='llvm::SMSchedule::getStagesForReg' data-ref="_ZN4llvm10SMSchedule15getStagesForRegEij">getStagesForReg</a>(<a class="local col2 ref" href="#892Def" title='Def' data-ref="892Def">Def</a>, <a class="local col0 ref" href="#880CurStageNum" title='CurStageNum' data-ref="880CurStageNum">CurStageNum</a>);</td></tr>
<tr><th id="2561">2561</th><td>      <i>// An instruction scheduled in stage 0 and is used after the loop</i></td></tr>
<tr><th id="2562">2562</th><td><i>      // requires a phi in the epilog for the last definition from either</i></td></tr>
<tr><th id="2563">2563</th><td><i>      // the kernel or prolog.</i></td></tr>
<tr><th id="2564">2564</th><td>      <b>if</b> (!<a class="local col5 ref" href="#885InKernel" title='InKernel' data-ref="885InKernel">InKernel</a> &amp;&amp; <a class="local col3 ref" href="#893NumPhis" title='NumPhis' data-ref="893NumPhis">NumPhis</a> == <var>0</var> &amp;&amp; <a class="local col1 ref" href="#891StageScheduled" title='StageScheduled' data-ref="891StageScheduled">StageScheduled</a> == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="2565">2565</th><td>          <a class="tu ref" href="#_ZL15hasUseAfterLoopjPN4llvm17MachineBasicBlockERNS_19MachineRegisterInfoE" title='hasUseAfterLoop' data-use='c' data-ref="_ZL15hasUseAfterLoopjPN4llvm17MachineBasicBlockERNS_19MachineRegisterInfoE">hasUseAfterLoop</a>(<a class="local col2 ref" href="#892Def" title='Def' data-ref="892Def">Def</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a></span>))</td></tr>
<tr><th id="2566">2566</th><td>        <a class="local col3 ref" href="#893NumPhis" title='NumPhis' data-ref="893NumPhis">NumPhis</a> = <var>1</var>;</td></tr>
<tr><th id="2567">2567</th><td>      <b>if</b> (!<a class="local col5 ref" href="#885InKernel" title='InKernel' data-ref="885InKernel">InKernel</a> &amp;&amp; (<em>unsigned</em>)<a class="local col1 ref" href="#891StageScheduled" title='StageScheduled' data-ref="891StageScheduled">StageScheduled</a> &gt; <a class="local col2 ref" href="#882PrologStage" title='PrologStage' data-ref="882PrologStage">PrologStage</a>)</td></tr>
<tr><th id="2568">2568</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2569">2569</th><td></td></tr>
<tr><th id="2570">2570</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="894PhiOp2" title='PhiOp2' data-type='unsigned int' data-ref="894PhiOp2">PhiOp2</dfn> = <a class="local col7 ref" href="#877VRMap" title='VRMap' data-ref="877VRMap">VRMap</a>[<a class="local col3 ref" href="#883PrevStage" title='PrevStage' data-ref="883PrevStage">PrevStage</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col2 ref" href="#892Def" title='Def' data-ref="892Def">Def</a>]</a>;</td></tr>
<tr><th id="2571">2571</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="895InstOp2" title='InstOp2' data-type='llvm::MachineInstr *' data-ref="895InstOp2"><a class="local col5 ref" href="#895InstOp2" title='InstOp2' data-ref="895InstOp2">InstOp2</a></dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col4 ref" href="#894PhiOp2" title='PhiOp2' data-ref="894PhiOp2">PhiOp2</a>))</td></tr>
<tr><th id="2572">2572</th><td>        <b>if</b> (<a class="local col5 ref" href="#895InstOp2" title='InstOp2' data-ref="895InstOp2">InstOp2</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; <a class="local col5 ref" href="#895InstOp2" title='InstOp2' data-ref="895InstOp2">InstOp2</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col2 ref" href="#872NewBB" title='NewBB' data-ref="872NewBB">NewBB</a>)</td></tr>
<tr><th id="2573">2573</th><td>          <a class="local col4 ref" href="#894PhiOp2" title='PhiOp2' data-ref="894PhiOp2">PhiOp2</a> = <a class="tu ref" href="#_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE" title='getLoopPhiReg' data-use='c' data-ref="_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE">getLoopPhiReg</a>(<span class='refarg'>*<a class="local col5 ref" href="#895InstOp2" title='InstOp2' data-ref="895InstOp2">InstOp2</a></span>, <a class="local col4 ref" href="#874BB2" title='BB2' data-ref="874BB2">BB2</a>);</td></tr>
<tr><th id="2574">2574</th><td>      <i>// The number of Phis can't exceed the number of prolog stages. The</i></td></tr>
<tr><th id="2575">2575</th><td><i>      // prolog stage number is zero based.</i></td></tr>
<tr><th id="2576">2576</th><td>      <b>if</b> (<a class="local col3 ref" href="#893NumPhis" title='NumPhis' data-ref="893NumPhis">NumPhis</a> &gt; <a class="local col2 ref" href="#882PrologStage" title='PrologStage' data-ref="882PrologStage">PrologStage</a> + <var>1</var> - <a class="local col1 ref" href="#891StageScheduled" title='StageScheduled' data-ref="891StageScheduled">StageScheduled</a>)</td></tr>
<tr><th id="2577">2577</th><td>        <a class="local col3 ref" href="#893NumPhis" title='NumPhis' data-ref="893NumPhis">NumPhis</a> = <a class="local col2 ref" href="#882PrologStage" title='PrologStage' data-ref="882PrologStage">PrologStage</a> + <var>1</var> - <a class="local col1 ref" href="#891StageScheduled" title='StageScheduled' data-ref="891StageScheduled">StageScheduled</a>;</td></tr>
<tr><th id="2578">2578</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="896np" title='np' data-type='unsigned int' data-ref="896np">np</dfn> = <var>0</var>; <a class="local col6 ref" href="#896np" title='np' data-ref="896np">np</a> &lt; <a class="local col3 ref" href="#893NumPhis" title='NumPhis' data-ref="893NumPhis">NumPhis</a>; ++<a class="local col6 ref" href="#896np" title='np' data-ref="896np">np</a>) {</td></tr>
<tr><th id="2579">2579</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="897PhiOp1" title='PhiOp1' data-type='unsigned int' data-ref="897PhiOp1">PhiOp1</dfn> = <a class="local col7 ref" href="#877VRMap" title='VRMap' data-ref="877VRMap">VRMap</a>[<a class="local col2 ref" href="#882PrologStage" title='PrologStage' data-ref="882PrologStage">PrologStage</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col2 ref" href="#892Def" title='Def' data-ref="892Def">Def</a>]</a>;</td></tr>
<tr><th id="2580">2580</th><td>        <b>if</b> (<a class="local col6 ref" href="#896np" title='np' data-ref="896np">np</a> &lt;= <a class="local col2 ref" href="#882PrologStage" title='PrologStage' data-ref="882PrologStage">PrologStage</a>)</td></tr>
<tr><th id="2581">2581</th><td>          <a class="local col7 ref" href="#897PhiOp1" title='PhiOp1' data-ref="897PhiOp1">PhiOp1</a> = <a class="local col7 ref" href="#877VRMap" title='VRMap' data-ref="877VRMap">VRMap</a>[<a class="local col2 ref" href="#882PrologStage" title='PrologStage' data-ref="882PrologStage">PrologStage</a> - <a class="local col6 ref" href="#896np" title='np' data-ref="896np">np</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col2 ref" href="#892Def" title='Def' data-ref="892Def">Def</a>]</a>;</td></tr>
<tr><th id="2582">2582</th><td>        <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="898InstOp1" title='InstOp1' data-type='llvm::MachineInstr *' data-ref="898InstOp1"><a class="local col8 ref" href="#898InstOp1" title='InstOp1' data-ref="898InstOp1">InstOp1</a></dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col7 ref" href="#897PhiOp1" title='PhiOp1' data-ref="897PhiOp1">PhiOp1</a>)) {</td></tr>
<tr><th id="2583">2583</th><td>          <b>if</b> (<a class="local col8 ref" href="#898InstOp1" title='InstOp1' data-ref="898InstOp1">InstOp1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; <a class="local col8 ref" href="#898InstOp1" title='InstOp1' data-ref="898InstOp1">InstOp1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col5 ref" href="#875KernelBB" title='KernelBB' data-ref="875KernelBB">KernelBB</a>)</td></tr>
<tr><th id="2584">2584</th><td>            <a class="local col7 ref" href="#897PhiOp1" title='PhiOp1' data-ref="897PhiOp1">PhiOp1</a> = <a class="tu ref" href="#_ZL13getInitPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE" title='getInitPhiReg' data-use='c' data-ref="_ZL13getInitPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE">getInitPhiReg</a>(<span class='refarg'>*<a class="local col8 ref" href="#898InstOp1" title='InstOp1' data-ref="898InstOp1">InstOp1</a></span>, <a class="local col5 ref" href="#875KernelBB" title='KernelBB' data-ref="875KernelBB">KernelBB</a>);</td></tr>
<tr><th id="2585">2585</th><td>          <b>if</b> (<a class="local col8 ref" href="#898InstOp1" title='InstOp1' data-ref="898InstOp1">InstOp1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; <a class="local col8 ref" href="#898InstOp1" title='InstOp1' data-ref="898InstOp1">InstOp1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col2 ref" href="#872NewBB" title='NewBB' data-ref="872NewBB">NewBB</a>)</td></tr>
<tr><th id="2586">2586</th><td>            <a class="local col7 ref" href="#897PhiOp1" title='PhiOp1' data-ref="897PhiOp1">PhiOp1</a> = <a class="tu ref" href="#_ZL13getInitPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE" title='getInitPhiReg' data-use='c' data-ref="_ZL13getInitPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE">getInitPhiReg</a>(<span class='refarg'>*<a class="local col8 ref" href="#898InstOp1" title='InstOp1' data-ref="898InstOp1">InstOp1</a></span>, <a class="local col2 ref" href="#872NewBB" title='NewBB' data-ref="872NewBB">NewBB</a>);</td></tr>
<tr><th id="2587">2587</th><td>        }</td></tr>
<tr><th id="2588">2588</th><td>        <b>if</b> (!<a class="local col5 ref" href="#885InKernel" title='InKernel' data-ref="885InKernel">InKernel</a>)</td></tr>
<tr><th id="2589">2589</th><td>          <a class="local col4 ref" href="#894PhiOp2" title='PhiOp2' data-ref="894PhiOp2">PhiOp2</a> = <a class="local col7 ref" href="#877VRMap" title='VRMap' data-ref="877VRMap">VRMap</a>[<a class="local col3 ref" href="#883PrevStage" title='PrevStage' data-ref="883PrevStage">PrevStage</a> - <a class="local col6 ref" href="#896np" title='np' data-ref="896np">np</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col2 ref" href="#892Def" title='Def' data-ref="892Def">Def</a>]</a>;</td></tr>
<tr><th id="2590">2590</th><td></td></tr>
<tr><th id="2591">2591</th><td>        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="899RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="899RC">RC</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col2 ref" href="#892Def" title='Def' data-ref="892Def">Def</a>);</td></tr>
<tr><th id="2592">2592</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="900NewReg" title='NewReg' data-type='unsigned int' data-ref="900NewReg">NewReg</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#899RC" title='RC' data-ref="899RC">RC</a>);</td></tr>
<tr><th id="2593">2593</th><td></td></tr>
<tr><th id="2594">2594</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="901NewPhi" title='NewPhi' data-type='llvm::MachineInstrBuilder' data-ref="901NewPhi">NewPhi</dfn> =</td></tr>
<tr><th id="2595">2595</th><td>            <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#872NewBB" title='NewBB' data-ref="872NewBB">NewBB</a></span>, <a class="local col2 ref" href="#872NewBB" title='NewBB' data-ref="872NewBB">NewBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>(), <a class="type" href="../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>),</td></tr>
<tr><th id="2596">2596</th><td>                    <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI">PHI</a>), <a class="local col0 ref" href="#900NewReg" title='NewReg' data-ref="900NewReg">NewReg</a>);</td></tr>
<tr><th id="2597">2597</th><td>        <a class="local col1 ref" href="#901NewPhi" title='NewPhi' data-ref="901NewPhi">NewPhi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#897PhiOp1" title='PhiOp1' data-ref="897PhiOp1">PhiOp1</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh">addMBB</a>(<a class="local col3 ref" href="#873BB1" title='BB1' data-ref="873BB1">BB1</a>);</td></tr>
<tr><th id="2598">2598</th><td>        <a class="local col1 ref" href="#901NewPhi" title='NewPhi' data-ref="901NewPhi">NewPhi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#894PhiOp2" title='PhiOp2' data-ref="894PhiOp2">PhiOp2</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh">addMBB</a>(<a class="local col4 ref" href="#874BB2" title='BB2' data-ref="874BB2">BB2</a>);</td></tr>
<tr><th id="2599">2599</th><td>        <b>if</b> (<a class="local col6 ref" href="#896np" title='np' data-ref="896np">np</a> == <var>0</var>)</td></tr>
<tr><th id="2600">2600</th><td>          <a class="local col8 ref" href="#878InstrMap" title='InstrMap' data-ref="878InstrMap">InstrMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#901NewPhi" title='NewPhi' data-ref="901NewPhi">NewPhi</a>]</a> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#886BBI" title='BBI' data-ref="886BBI">BBI</a>;</td></tr>
<tr><th id="2601">2601</th><td></td></tr>
<tr><th id="2602">2602</th><td>        <i>// Rewrite uses and update the map. The actions depend upon whether</i></td></tr>
<tr><th id="2603">2603</th><td><i>        // we generating code for the kernel or epilog blocks.</i></td></tr>
<tr><th id="2604">2604</th><td>        <b>if</b> (<a class="local col5 ref" href="#885InKernel" title='InKernel' data-ref="885InKernel">InKernel</a>) {</td></tr>
<tr><th id="2605">2605</th><td>          <a class="member" href="#_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723" title='llvm::SwingSchedulerDAG::rewriteScheduledInstr' data-ref="_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723">rewriteScheduledInstr</a>(<a class="local col2 ref" href="#872NewBB" title='NewBB' data-ref="872NewBB">NewBB</a>, <span class='refarg'><a class="local col6 ref" href="#876Schedule" title='Schedule' data-ref="876Schedule">Schedule</a></span>, <span class='refarg'><a class="local col8 ref" href="#878InstrMap" title='InstrMap' data-ref="878InstrMap">InstrMap</a></span>, <a class="local col0 ref" href="#880CurStageNum" title='CurStageNum' data-ref="880CurStageNum">CurStageNum</a>, <a class="local col6 ref" href="#896np" title='np' data-ref="896np">np</a>,</td></tr>
<tr><th id="2606">2606</th><td>                                &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#886BBI" title='BBI' data-ref="886BBI">BBI</a>, <a class="local col7 ref" href="#897PhiOp1" title='PhiOp1' data-ref="897PhiOp1">PhiOp1</a>, <a class="local col0 ref" href="#900NewReg" title='NewReg' data-ref="900NewReg">NewReg</a>);</td></tr>
<tr><th id="2607">2607</th><td>          <a class="member" href="#_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723" title='llvm::SwingSchedulerDAG::rewriteScheduledInstr' data-ref="_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723">rewriteScheduledInstr</a>(<a class="local col2 ref" href="#872NewBB" title='NewBB' data-ref="872NewBB">NewBB</a>, <span class='refarg'><a class="local col6 ref" href="#876Schedule" title='Schedule' data-ref="876Schedule">Schedule</a></span>, <span class='refarg'><a class="local col8 ref" href="#878InstrMap" title='InstrMap' data-ref="878InstrMap">InstrMap</a></span>, <a class="local col0 ref" href="#880CurStageNum" title='CurStageNum' data-ref="880CurStageNum">CurStageNum</a>, <a class="local col6 ref" href="#896np" title='np' data-ref="896np">np</a>,</td></tr>
<tr><th id="2608">2608</th><td>                                &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#886BBI" title='BBI' data-ref="886BBI">BBI</a>, <a class="local col4 ref" href="#894PhiOp2" title='PhiOp2' data-ref="894PhiOp2">PhiOp2</a>, <a class="local col0 ref" href="#900NewReg" title='NewReg' data-ref="900NewReg">NewReg</a>);</td></tr>
<tr><th id="2609">2609</th><td></td></tr>
<tr><th id="2610">2610</th><td>          <a class="local col4 ref" href="#894PhiOp2" title='PhiOp2' data-ref="894PhiOp2">PhiOp2</a> = <a class="local col0 ref" href="#900NewReg" title='NewReg' data-ref="900NewReg">NewReg</a>;</td></tr>
<tr><th id="2611">2611</th><td>          <a class="local col7 ref" href="#877VRMap" title='VRMap' data-ref="877VRMap">VRMap</a>[<a class="local col3 ref" href="#883PrevStage" title='PrevStage' data-ref="883PrevStage">PrevStage</a> - <a class="local col6 ref" href="#896np" title='np' data-ref="896np">np</a> - <var>1</var>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col2 ref" href="#892Def" title='Def' data-ref="892Def">Def</a>]</a> = <a class="local col0 ref" href="#900NewReg" title='NewReg' data-ref="900NewReg">NewReg</a>;</td></tr>
<tr><th id="2612">2612</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2613">2613</th><td>          <a class="local col7 ref" href="#877VRMap" title='VRMap' data-ref="877VRMap">VRMap</a>[<a class="local col0 ref" href="#880CurStageNum" title='CurStageNum' data-ref="880CurStageNum">CurStageNum</a> - <a class="local col6 ref" href="#896np" title='np' data-ref="896np">np</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col2 ref" href="#892Def" title='Def' data-ref="892Def">Def</a>]</a> = <a class="local col0 ref" href="#900NewReg" title='NewReg' data-ref="900NewReg">NewReg</a>;</td></tr>
<tr><th id="2614">2614</th><td>          <b>if</b> (<a class="local col6 ref" href="#896np" title='np' data-ref="896np">np</a> == <a class="local col3 ref" href="#893NumPhis" title='NumPhis' data-ref="893NumPhis">NumPhis</a> - <var>1</var>)</td></tr>
<tr><th id="2615">2615</th><td>            <a class="member" href="#_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723" title='llvm::SwingSchedulerDAG::rewriteScheduledInstr' data-ref="_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723">rewriteScheduledInstr</a>(<a class="local col2 ref" href="#872NewBB" title='NewBB' data-ref="872NewBB">NewBB</a>, <span class='refarg'><a class="local col6 ref" href="#876Schedule" title='Schedule' data-ref="876Schedule">Schedule</a></span>, <span class='refarg'><a class="local col8 ref" href="#878InstrMap" title='InstrMap' data-ref="878InstrMap">InstrMap</a></span>, <a class="local col0 ref" href="#880CurStageNum" title='CurStageNum' data-ref="880CurStageNum">CurStageNum</a>, <a class="local col6 ref" href="#896np" title='np' data-ref="896np">np</a>,</td></tr>
<tr><th id="2616">2616</th><td>                                  &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#886BBI" title='BBI' data-ref="886BBI">BBI</a>, <a class="local col2 ref" href="#892Def" title='Def' data-ref="892Def">Def</a>, <a class="local col0 ref" href="#900NewReg" title='NewReg' data-ref="900NewReg">NewReg</a>);</td></tr>
<tr><th id="2617">2617</th><td>        }</td></tr>
<tr><th id="2618">2618</th><td>        <b>if</b> (<a class="local col1 ref" href="#881IsLast" title='IsLast' data-ref="881IsLast">IsLast</a> &amp;&amp; <a class="local col6 ref" href="#896np" title='np' data-ref="896np">np</a> == <a class="local col3 ref" href="#893NumPhis" title='NumPhis' data-ref="893NumPhis">NumPhis</a> - <var>1</var>)</td></tr>
<tr><th id="2619">2619</th><td>          <a class="tu ref" href="#_ZL23replaceRegUsesAfterLoopjjPN4llvm17MachineBasicBlockERNS_19MachineRegisterInfoERNS_13LiveIntervalsE" title='replaceRegUsesAfterLoop' data-use='c' data-ref="_ZL23replaceRegUsesAfterLoopjjPN4llvm17MachineBasicBlockERNS_19MachineRegisterInfoERNS_13LiveIntervalsE">replaceRegUsesAfterLoop</a>(<a class="local col2 ref" href="#892Def" title='Def' data-ref="892Def">Def</a>, <a class="local col0 ref" href="#900NewReg" title='NewReg' data-ref="900NewReg">NewReg</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a></span>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::LIS" title='llvm::SwingSchedulerDAG::LIS' data-ref="llvm::SwingSchedulerDAG::LIS">LIS</a></span>);</td></tr>
<tr><th id="2620">2620</th><td>      }</td></tr>
<tr><th id="2621">2621</th><td>    }</td></tr>
<tr><th id="2622">2622</th><td>  }</td></tr>
<tr><th id="2623">2623</th><td>}</td></tr>
<tr><th id="2624">2624</th><td></td></tr>
<tr><th id="2625">2625</th><td><i class="doc">/// Remove instructions that generate values with no uses.</i></td></tr>
<tr><th id="2626">2626</th><td><i class="doc">/// Typically, these are induction variable operations that generate values</i></td></tr>
<tr><th id="2627">2627</th><td><i class="doc">/// used in the loop itself.  A dead instruction has a definition with</i></td></tr>
<tr><th id="2628">2628</th><td><i class="doc">/// no uses, or uses that occur in the original loop only.</i></td></tr>
<tr><th id="2629">2629</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG22removeDeadInstructionsEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EE" title='llvm::SwingSchedulerDAG::removeDeadInstructions' data-ref="_ZN4llvm17SwingSchedulerDAG22removeDeadInstructionsEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EE">removeDeadInstructions</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="902KernelBB" title='KernelBB' data-type='llvm::MachineBasicBlock *' data-ref="902KernelBB">KernelBB</dfn>,</td></tr>
<tr><th id="2630">2630</th><td>                                               <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MBBVectorTy" title='llvm::SwingSchedulerDAG::MBBVectorTy' data-type='SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt;' data-ref="llvm::SwingSchedulerDAG::MBBVectorTy">MBBVectorTy</a> &amp;<dfn class="local col3 decl" id="903EpilogBBs" title='EpilogBBs' data-type='MBBVectorTy &amp;' data-ref="903EpilogBBs">EpilogBBs</dfn>) {</td></tr>
<tr><th id="2631">2631</th><td>  <i>// For each epilog block, check that the value defined by each instruction</i></td></tr>
<tr><th id="2632">2632</th><td><i>  // is used.  If not, delete it.</i></td></tr>
<tr><th id="2633">2633</th><td>  <b>for</b> (<a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MBBVectorTy" title='llvm::SwingSchedulerDAG::MBBVectorTy' data-type='SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt;' data-ref="llvm::SwingSchedulerDAG::MBBVectorTy">MBBVectorTy</a>::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorTemplateCommon{llvm::MachineBasicBlock*,void}::reverse_iterator" title='llvm::SmallVectorTemplateCommon&lt;llvm::MachineBasicBlock *, void&gt;::reverse_iterator' data-type='std::reverse_iterator&lt;iterator&gt;' data-ref="llvm::SmallVectorTemplateCommon{llvm::MachineBasicBlock*,void}::reverse_iterator">reverse_iterator</a> <dfn class="local col4 decl" id="904MBB" title='MBB' data-type='MBBVectorTy::reverse_iterator' data-ref="904MBB">MBB</dfn> = <a class="local col3 ref" href="#903EpilogBBs" title='EpilogBBs' data-ref="903EpilogBBs">EpilogBBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon6rbeginEv" title='llvm::SmallVectorTemplateCommon::rbegin' data-ref="_ZN4llvm25SmallVectorTemplateCommon6rbeginEv">rbegin</a>(),</td></tr>
<tr><th id="2634">2634</th><td>                                     <dfn class="local col5 decl" id="905MBE" title='MBE' data-type='MBBVectorTy::reverse_iterator' data-ref="905MBE">MBE</dfn> = <a class="local col3 ref" href="#903EpilogBBs" title='EpilogBBs' data-ref="903EpilogBBs">EpilogBBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4rendEv" title='llvm::SmallVectorTemplateCommon::rend' data-ref="_ZN4llvm25SmallVectorTemplateCommon4rendEv">rend</a>();</td></tr>
<tr><th id="2635">2635</th><td>       <a class="local col4 ref" href="#904MBB" title='MBB' data-ref="904MBB">MBB</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="local col5 ref" href="#905MBE" title='MBE' data-ref="905MBE">MBE</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorppEv" title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv">++</a><a class="local col4 ref" href="#904MBB" title='MBB' data-ref="904MBB">MBB</a>)</td></tr>
<tr><th id="2636">2636</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_instr_iterator" title='llvm::MachineBasicBlock::reverse_instr_iterator' data-type='Instructions::reverse_iterator' data-ref="llvm::MachineBasicBlock::reverse_instr_iterator">reverse_instr_iterator</a> <dfn class="local col6 decl" id="906MI" title='MI' data-type='MachineBasicBlock::reverse_instr_iterator' data-ref="906MI">MI</dfn> = (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col4 ref" href="#904MBB" title='MBB' data-ref="904MBB">MBB</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12instr_rbeginEv" title='llvm::MachineBasicBlock::instr_rbegin' data-ref="_ZN4llvm17MachineBasicBlock12instr_rbeginEv">instr_rbegin</a>(),</td></tr>
<tr><th id="2637">2637</th><td>                                                   <dfn class="local col7 decl" id="907ME" title='ME' data-type='MachineBasicBlock::reverse_instr_iterator' data-ref="907ME">ME</dfn> = (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col4 ref" href="#904MBB" title='MBB' data-ref="904MBB">MBB</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10instr_rendEv" title='llvm::MachineBasicBlock::instr_rend' data-ref="_ZN4llvm17MachineBasicBlock10instr_rendEv">instr_rend</a>();</td></tr>
<tr><th id="2638">2638</th><td>         <a class="local col6 ref" href="#906MI" title='MI' data-ref="906MI">MI</a> <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col7 ref" href="#907ME" title='ME' data-ref="907ME">ME</a>;) {</td></tr>
<tr><th id="2639">2639</th><td>      <i>// From DeadMachineInstructionElem. Don't delete inline assembly.</i></td></tr>
<tr><th id="2640">2640</th><td>      <b>if</b> (<a class="local col6 ref" href="#906MI" title='MI' data-ref="906MI">MI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>()) {</td></tr>
<tr><th id="2641">2641</th><td>        <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col6 ref" href="#906MI" title='MI' data-ref="906MI">MI</a>;</td></tr>
<tr><th id="2642">2642</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2643">2643</th><td>      }</td></tr>
<tr><th id="2644">2644</th><td>      <em>bool</em> <dfn class="local col8 decl" id="908SawStore" title='SawStore' data-type='bool' data-ref="908SawStore">SawStore</dfn> = <b>false</b>;</td></tr>
<tr><th id="2645">2645</th><td>      <i>// Check if it's safe to remove the instruction due to side effects.</i></td></tr>
<tr><th id="2646">2646</th><td><i>      // We can, and want to, remove Phis here.</i></td></tr>
<tr><th id="2647">2647</th><td>      <b>if</b> (!<a class="local col6 ref" href="#906MI" title='MI' data-ref="906MI">MI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<b>nullptr</b>, <span class='refarg'><a class="local col8 ref" href="#908SawStore" title='SawStore' data-ref="908SawStore">SawStore</a></span>) &amp;&amp; !<a class="local col6 ref" href="#906MI" title='MI' data-ref="906MI">MI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="2648">2648</th><td>        <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col6 ref" href="#906MI" title='MI' data-ref="906MI">MI</a>;</td></tr>
<tr><th id="2649">2649</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2650">2650</th><td>      }</td></tr>
<tr><th id="2651">2651</th><td>      <em>bool</em> <dfn class="local col9 decl" id="909used" title='used' data-type='bool' data-ref="909used">used</dfn> = <b>true</b>;</td></tr>
<tr><th id="2652">2652</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::mop_iterator" title='llvm::MachineInstr::mop_iterator' data-type='llvm::MachineOperand *' data-ref="llvm::MachineInstr::mop_iterator">mop_iterator</a> <dfn class="local col0 decl" id="910MOI" title='MOI' data-type='MachineInstr::mop_iterator' data-ref="910MOI">MOI</dfn> = <a class="local col6 ref" href="#906MI" title='MI' data-ref="906MI">MI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>(),</td></tr>
<tr><th id="2653">2653</th><td>                                      <dfn class="local col1 decl" id="911MOE" title='MOE' data-type='MachineInstr::mop_iterator' data-ref="911MOE">MOE</dfn> = <a class="local col6 ref" href="#906MI" title='MI' data-ref="906MI">MI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZN4llvm12MachineInstr12operands_endEv">operands_end</a>();</td></tr>
<tr><th id="2654">2654</th><td>           <a class="local col0 ref" href="#910MOI" title='MOI' data-ref="910MOI">MOI</a> != <a class="local col1 ref" href="#911MOE" title='MOE' data-ref="911MOE">MOE</a>; ++<a class="local col0 ref" href="#910MOI" title='MOI' data-ref="910MOI">MOI</a>) {</td></tr>
<tr><th id="2655">2655</th><td>        <b>if</b> (!<a class="local col0 ref" href="#910MOI" title='MOI' data-ref="910MOI">MOI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col0 ref" href="#910MOI" title='MOI' data-ref="910MOI">MOI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="2656">2656</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2657">2657</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="912reg" title='reg' data-type='unsigned int' data-ref="912reg">reg</dfn> = <a class="local col0 ref" href="#910MOI" title='MOI' data-ref="910MOI">MOI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2658">2658</th><td>        <i>// Assume physical registers are used, unless they are marked dead.</i></td></tr>
<tr><th id="2659">2659</th><td>        <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col2 ref" href="#912reg" title='reg' data-ref="912reg">reg</a>)) {</td></tr>
<tr><th id="2660">2660</th><td>          <a class="local col9 ref" href="#909used" title='used' data-ref="909used">used</a> = !<a class="local col0 ref" href="#910MOI" title='MOI' data-ref="910MOI">MOI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>();</td></tr>
<tr><th id="2661">2661</th><td>          <b>if</b> (<a class="local col9 ref" href="#909used" title='used' data-ref="909used">used</a>)</td></tr>
<tr><th id="2662">2662</th><td>            <b>break</b>;</td></tr>
<tr><th id="2663">2663</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2664">2664</th><td>        }</td></tr>
<tr><th id="2665">2665</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="913realUses" title='realUses' data-type='unsigned int' data-ref="913realUses">realUses</dfn> = <var>0</var>;</td></tr>
<tr><th id="2666">2666</th><td>        <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a> <dfn class="local col4 decl" id="914UI" title='UI' data-type='MachineRegisterInfo::use_iterator' data-ref="914UI">UI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col2 ref" href="#912reg" title='reg' data-ref="912reg">reg</a>),</td></tr>
<tr><th id="2667">2667</th><td>                                               <dfn class="local col5 decl" id="915EI" title='EI' data-type='MachineRegisterInfo::use_iterator' data-ref="915EI">EI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>();</td></tr>
<tr><th id="2668">2668</th><td>             <a class="local col4 ref" href="#914UI" title='UI' data-ref="914UI">UI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col5 ref" href="#915EI" title='EI' data-ref="915EI">EI</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col4 ref" href="#914UI" title='UI' data-ref="914UI">UI</a>) {</td></tr>
<tr><th id="2669">2669</th><td>          <i>// Check if there are any uses that occur only in the original</i></td></tr>
<tr><th id="2670">2670</th><td><i>          // loop.  If so, that's not a real use.</i></td></tr>
<tr><th id="2671">2671</th><td>          <b>if</b> (<a class="local col4 ref" href="#914UI" title='UI' data-ref="914UI">UI</a><a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>) {</td></tr>
<tr><th id="2672">2672</th><td>            <a class="local col3 ref" href="#913realUses" title='realUses' data-ref="913realUses">realUses</a>++;</td></tr>
<tr><th id="2673">2673</th><td>            <a class="local col9 ref" href="#909used" title='used' data-ref="909used">used</a> = <b>true</b>;</td></tr>
<tr><th id="2674">2674</th><td>            <b>break</b>;</td></tr>
<tr><th id="2675">2675</th><td>          }</td></tr>
<tr><th id="2676">2676</th><td>        }</td></tr>
<tr><th id="2677">2677</th><td>        <b>if</b> (<a class="local col3 ref" href="#913realUses" title='realUses' data-ref="913realUses">realUses</a> &gt; <var>0</var>)</td></tr>
<tr><th id="2678">2678</th><td>          <b>break</b>;</td></tr>
<tr><th id="2679">2679</th><td>        <a class="local col9 ref" href="#909used" title='used' data-ref="909used">used</a> = <b>false</b>;</td></tr>
<tr><th id="2680">2680</th><td>      }</td></tr>
<tr><th id="2681">2681</th><td>      <b>if</b> (!<a class="local col9 ref" href="#909used" title='used' data-ref="909used">used</a>) {</td></tr>
<tr><th id="2682">2682</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::LIS" title='llvm::SwingSchedulerDAG::LIS' data-ref="llvm::SwingSchedulerDAG::LIS">LIS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col6 ref" href="#906MI" title='MI' data-ref="906MI">MI</a></span>);</td></tr>
<tr><th id="2683">2683</th><td>        <a class="local col6 ref" href="#906MI" title='MI' data-ref="906MI">MI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEi" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEi">++</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2684">2684</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2685">2685</th><td>      }</td></tr>
<tr><th id="2686">2686</th><td>      <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col6 ref" href="#906MI" title='MI' data-ref="906MI">MI</a>;</td></tr>
<tr><th id="2687">2687</th><td>    }</td></tr>
<tr><th id="2688">2688</th><td>  <i>// In the kernel block, check if we can remove a Phi that generates a value</i></td></tr>
<tr><th id="2689">2689</th><td><i>  // used in an instruction removed in the epilog block.</i></td></tr>
<tr><th id="2690">2690</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="916BBI" title='BBI' data-type='MachineBasicBlock::iterator' data-ref="916BBI">BBI</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col2 ref" href="#902KernelBB" title='KernelBB' data-ref="902KernelBB">KernelBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(),</td></tr>
<tr><th id="2691">2691</th><td>                                   <dfn class="local col7 decl" id="917BBE" title='BBE' data-type='MachineBasicBlock::iterator' data-ref="917BBE">BBE</dfn> = <a class="local col2 ref" href="#902KernelBB" title='KernelBB' data-ref="902KernelBB">KernelBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>();</td></tr>
<tr><th id="2692">2692</th><td>       <a class="local col6 ref" href="#916BBI" title='BBI' data-ref="916BBI">BBI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#917BBE" title='BBE' data-ref="917BBE">BBE</a>;) {</td></tr>
<tr><th id="2693">2693</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="918MI" title='MI' data-type='llvm::MachineInstr *' data-ref="918MI">MI</dfn> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#916BBI" title='BBI' data-ref="916BBI">BBI</a>;</td></tr>
<tr><th id="2694">2694</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#916BBI" title='BBI' data-ref="916BBI">BBI</a>;</td></tr>
<tr><th id="2695">2695</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="919reg" title='reg' data-type='unsigned int' data-ref="919reg">reg</dfn> = <a class="local col8 ref" href="#918MI" title='MI' data-ref="918MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2696">2696</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col9 ref" href="#919reg" title='reg' data-ref="919reg">reg</a>) <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>()) {</td></tr>
<tr><th id="2697">2697</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::LIS" title='llvm::SwingSchedulerDAG::LIS' data-ref="llvm::SwingSchedulerDAG::LIS">LIS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'>*<a class="local col8 ref" href="#918MI" title='MI' data-ref="918MI">MI</a></span>);</td></tr>
<tr><th id="2698">2698</th><td>      <a class="local col8 ref" href="#918MI" title='MI' data-ref="918MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2699">2699</th><td>    }</td></tr>
<tr><th id="2700">2700</th><td>  }</td></tr>
<tr><th id="2701">2701</th><td>}</td></tr>
<tr><th id="2702">2702</th><td></td></tr>
<tr><th id="2703">2703</th><td><i class="doc">/// For loop carried definitions, we split the lifetime of a virtual register</i></td></tr>
<tr><th id="2704">2704</th><td><i class="doc">/// that has uses past the definition in the next iteration. A copy with a new</i></td></tr>
<tr><th id="2705">2705</th><td><i class="doc">/// virtual register is inserted before the definition, which helps with</i></td></tr>
<tr><th id="2706">2706</th><td><i class="doc">/// generating a better register assignment.</i></td></tr>
<tr><th id="2707">2707</th><td><i class="doc">///</i></td></tr>
<tr><th id="2708">2708</th><td><i class="doc">///   v1 = phi(a, v2)     v1 = phi(a, v2)</i></td></tr>
<tr><th id="2709">2709</th><td><i class="doc">///   v2 = phi(b, v3)     v2 = phi(b, v3)</i></td></tr>
<tr><th id="2710">2710</th><td><i class="doc">///   v3 = ..             v4 = copy v1</i></td></tr>
<tr><th id="2711">2711</th><td><i class="doc">///   .. = V1             v3 = ..</i></td></tr>
<tr><th id="2712">2712</th><td><i class="doc">///                       .. = v4</i></td></tr>
<tr><th id="2713">2713</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG14splitLifetimesEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EERNS_10SMScheduleE" title='llvm::SwingSchedulerDAG::splitLifetimes' data-ref="_ZN4llvm17SwingSchedulerDAG14splitLifetimesEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EERNS_10SMScheduleE">splitLifetimes</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="920KernelBB" title='KernelBB' data-type='llvm::MachineBasicBlock *' data-ref="920KernelBB">KernelBB</dfn>,</td></tr>
<tr><th id="2714">2714</th><td>                                       <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MBBVectorTy" title='llvm::SwingSchedulerDAG::MBBVectorTy' data-type='SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt;' data-ref="llvm::SwingSchedulerDAG::MBBVectorTy">MBBVectorTy</a> &amp;<dfn class="local col1 decl" id="921EpilogBBs" title='EpilogBBs' data-type='MBBVectorTy &amp;' data-ref="921EpilogBBs">EpilogBBs</dfn>,</td></tr>
<tr><th id="2715">2715</th><td>                                       <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col2 decl" id="922Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="922Schedule">Schedule</dfn>) {</td></tr>
<tr><th id="2716">2716</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="923TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="923TRI">TRI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2717">2717</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="924PHI" title='PHI' data-type='llvm::MachineInstr &amp;' data-ref="924PHI">PHI</dfn> : <a class="local col0 ref" href="#920KernelBB" title='KernelBB' data-ref="920KernelBB">KernelBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4phisEv" title='llvm::MachineBasicBlock::phis' data-ref="_ZN4llvm17MachineBasicBlock4phisEv">phis</a>()) {</td></tr>
<tr><th id="2718">2718</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="925Def" title='Def' data-type='unsigned int' data-ref="925Def">Def</dfn> = <a class="local col4 ref" href="#924PHI" title='PHI' data-ref="924PHI">PHI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2719">2719</th><td>    <i>// Check for any Phi definition that used as an operand of another Phi</i></td></tr>
<tr><th id="2720">2720</th><td><i>    // in the same block.</i></td></tr>
<tr><th id="2721">2721</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_instr_iterator" title='llvm::MachineRegisterInfo::use_instr_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_iterator">use_instr_iterator</a> <dfn class="local col6 decl" id="926I" title='I' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="926I">I</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj">use_instr_begin</a>(<a class="local col5 ref" href="#925Def" title='Def' data-ref="925Def">Def</a>),</td></tr>
<tr><th id="2722">2722</th><td>                                                 <dfn class="local col7 decl" id="927E" title='E' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="927E">E</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_instr_endEv" title='llvm::MachineRegisterInfo::use_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_instr_endEv">use_instr_end</a>();</td></tr>
<tr><th id="2723">2723</th><td>         <a class="local col6 ref" href="#926I" title='I' data-ref="926I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col7 ref" href="#927E" title='E' data-ref="927E">E</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv">++</a><a class="local col6 ref" href="#926I" title='I' data-ref="926I">I</a>) {</td></tr>
<tr><th id="2724">2724</th><td>      <b>if</b> (<a class="local col6 ref" href="#926I" title='I' data-ref="926I">I</a><a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; <a class="local col6 ref" href="#926I" title='I' data-ref="926I">I</a><a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col0 ref" href="#920KernelBB" title='KernelBB' data-ref="920KernelBB">KernelBB</a>) {</td></tr>
<tr><th id="2725">2725</th><td>        <i>// Get the loop carried definition.</i></td></tr>
<tr><th id="2726">2726</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="928LCDef" title='LCDef' data-type='unsigned int' data-ref="928LCDef">LCDef</dfn> = <a class="tu ref" href="#_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE" title='getLoopPhiReg' data-use='c' data-ref="_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE">getLoopPhiReg</a>(<span class='refarg'><a class="local col4 ref" href="#924PHI" title='PHI' data-ref="924PHI">PHI</a></span>, <a class="local col0 ref" href="#920KernelBB" title='KernelBB' data-ref="920KernelBB">KernelBB</a>);</td></tr>
<tr><th id="2727">2727</th><td>        <b>if</b> (!<a class="local col8 ref" href="#928LCDef" title='LCDef' data-ref="928LCDef">LCDef</a>)</td></tr>
<tr><th id="2728">2728</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2729">2729</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="929MI" title='MI' data-type='llvm::MachineInstr *' data-ref="929MI">MI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col8 ref" href="#928LCDef" title='LCDef' data-ref="928LCDef">LCDef</a>);</td></tr>
<tr><th id="2730">2730</th><td>        <b>if</b> (!<a class="local col9 ref" href="#929MI" title='MI' data-ref="929MI">MI</a> || <a class="local col9 ref" href="#929MI" title='MI' data-ref="929MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col0 ref" href="#920KernelBB" title='KernelBB' data-ref="920KernelBB">KernelBB</a> || <a class="local col9 ref" href="#929MI" title='MI' data-ref="929MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="2731">2731</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2732">2732</th><td>        <i>// Search through the rest of the block looking for uses of the Phi</i></td></tr>
<tr><th id="2733">2733</th><td><i>        // definition. If one occurs, then split the lifetime.</i></td></tr>
<tr><th id="2734">2734</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="930SplitReg" title='SplitReg' data-type='unsigned int' data-ref="930SplitReg">SplitReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="2735">2735</th><td>        <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="931BBJ" title='BBJ' data-type='llvm::MachineInstr &amp;' data-ref="931BBJ">BBJ</dfn> : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a><a class="local col9 ref" href="#929MI" title='MI' data-ref="929MI">MI</a>),</td></tr>
<tr><th id="2736">2736</th><td>                                    <a class="local col0 ref" href="#920KernelBB" title='KernelBB' data-ref="920KernelBB">KernelBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>()))</td></tr>
<tr><th id="2737">2737</th><td>          <b>if</b> (<a class="local col1 ref" href="#931BBJ" title='BBJ' data-ref="931BBJ">BBJ</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col5 ref" href="#925Def" title='Def' data-ref="925Def">Def</a>)) {</td></tr>
<tr><th id="2738">2738</th><td>            <i>// We split the lifetime when we find the first use.</i></td></tr>
<tr><th id="2739">2739</th><td>            <b>if</b> (<a class="local col0 ref" href="#930SplitReg" title='SplitReg' data-ref="930SplitReg">SplitReg</a> == <var>0</var>) {</td></tr>
<tr><th id="2740">2740</th><td>              <a class="local col0 ref" href="#930SplitReg" title='SplitReg' data-ref="930SplitReg">SplitReg</a> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#925Def" title='Def' data-ref="925Def">Def</a>));</td></tr>
<tr><th id="2741">2741</th><td>              <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#920KernelBB" title='KernelBB' data-ref="920KernelBB">KernelBB</a></span>, <a class="local col9 ref" href="#929MI" title='MI' data-ref="929MI">MI</a>, <a class="local col9 ref" href="#929MI" title='MI' data-ref="929MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="2742">2742</th><td>                      <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col0 ref" href="#930SplitReg" title='SplitReg' data-ref="930SplitReg">SplitReg</a>)</td></tr>
<tr><th id="2743">2743</th><td>                  .<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#925Def" title='Def' data-ref="925Def">Def</a>);</td></tr>
<tr><th id="2744">2744</th><td>            }</td></tr>
<tr><th id="2745">2745</th><td>            <a class="local col1 ref" href="#931BBJ" title='BBJ' data-ref="931BBJ">BBJ</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18substituteRegisterEjjjRKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::substituteRegister' data-ref="_ZN4llvm12MachineInstr18substituteRegisterEjjjRKNS_18TargetRegisterInfoE">substituteRegister</a>(<a class="local col5 ref" href="#925Def" title='Def' data-ref="925Def">Def</a>, <a class="local col0 ref" href="#930SplitReg" title='SplitReg' data-ref="930SplitReg">SplitReg</a>, <var>0</var>, *<a class="local col3 ref" href="#923TRI" title='TRI' data-ref="923TRI">TRI</a>);</td></tr>
<tr><th id="2746">2746</th><td>          }</td></tr>
<tr><th id="2747">2747</th><td>        <b>if</b> (!<a class="local col0 ref" href="#930SplitReg" title='SplitReg' data-ref="930SplitReg">SplitReg</a>)</td></tr>
<tr><th id="2748">2748</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2749">2749</th><td>        <i>// Search through each of the epilog blocks for any uses to be renamed.</i></td></tr>
<tr><th id="2750">2750</th><td>        <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="932Epilog" title='Epilog' data-type='llvm::MachineBasicBlock *&amp;' data-ref="932Epilog">Epilog</dfn> : <a class="local col1 ref" href="#921EpilogBBs" title='EpilogBBs' data-ref="921EpilogBBs">EpilogBBs</a>)</td></tr>
<tr><th id="2751">2751</th><td>          <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="933I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="933I">I</dfn> : *<a class="local col2 ref" href="#932Epilog" title='Epilog' data-ref="932Epilog">Epilog</a>)</td></tr>
<tr><th id="2752">2752</th><td>            <b>if</b> (<a class="local col3 ref" href="#933I" title='I' data-ref="933I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col5 ref" href="#925Def" title='Def' data-ref="925Def">Def</a>))</td></tr>
<tr><th id="2753">2753</th><td>              <a class="local col3 ref" href="#933I" title='I' data-ref="933I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18substituteRegisterEjjjRKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::substituteRegister' data-ref="_ZN4llvm12MachineInstr18substituteRegisterEjjjRKNS_18TargetRegisterInfoE">substituteRegister</a>(<a class="local col5 ref" href="#925Def" title='Def' data-ref="925Def">Def</a>, <a class="local col0 ref" href="#930SplitReg" title='SplitReg' data-ref="930SplitReg">SplitReg</a>, <var>0</var>, *<a class="local col3 ref" href="#923TRI" title='TRI' data-ref="923TRI">TRI</a>);</td></tr>
<tr><th id="2754">2754</th><td>        <b>break</b>;</td></tr>
<tr><th id="2755">2755</th><td>      }</td></tr>
<tr><th id="2756">2756</th><td>    }</td></tr>
<tr><th id="2757">2757</th><td>  }</td></tr>
<tr><th id="2758">2758</th><td>}</td></tr>
<tr><th id="2759">2759</th><td></td></tr>
<tr><th id="2760">2760</th><td><i class="doc" data-doc="_ZL10removePhisPN4llvm17MachineBasicBlockES1_">/// Remove the incoming block from the Phis in a basic block.</i></td></tr>
<tr><th id="2761">2761</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL10removePhisPN4llvm17MachineBasicBlockES1_" title='removePhis' data-type='void removePhis(llvm::MachineBasicBlock * BB, llvm::MachineBasicBlock * Incoming)' data-ref="_ZL10removePhisPN4llvm17MachineBasicBlockES1_">removePhis</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="934BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="934BB">BB</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="935Incoming" title='Incoming' data-type='llvm::MachineBasicBlock *' data-ref="935Incoming">Incoming</dfn>) {</td></tr>
<tr><th id="2762">2762</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="936MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="936MI">MI</dfn> : *<a class="local col4 ref" href="#934BB" title='BB' data-ref="934BB">BB</a>) {</td></tr>
<tr><th id="2763">2763</th><td>    <b>if</b> (!<a class="local col6 ref" href="#936MI" title='MI' data-ref="936MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="2764">2764</th><td>      <b>break</b>;</td></tr>
<tr><th id="2765">2765</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="937i" title='i' data-type='unsigned int' data-ref="937i">i</dfn> = <var>1</var>, <dfn class="local col8 decl" id="938e" title='e' data-type='unsigned int' data-ref="938e">e</dfn> = <a class="local col6 ref" href="#936MI" title='MI' data-ref="936MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#937i" title='i' data-ref="937i">i</a> != <a class="local col8 ref" href="#938e" title='e' data-ref="938e">e</a>; <a class="local col7 ref" href="#937i" title='i' data-ref="937i">i</a> += <var>2</var>)</td></tr>
<tr><th id="2766">2766</th><td>      <b>if</b> (<a class="local col6 ref" href="#936MI" title='MI' data-ref="936MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#937i" title='i' data-ref="937i">i</a> + <var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="local col5 ref" href="#935Incoming" title='Incoming' data-ref="935Incoming">Incoming</a>) {</td></tr>
<tr><th id="2767">2767</th><td>        <a class="local col6 ref" href="#936MI" title='MI' data-ref="936MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col7 ref" href="#937i" title='i' data-ref="937i">i</a> + <var>1</var>);</td></tr>
<tr><th id="2768">2768</th><td>        <a class="local col6 ref" href="#936MI" title='MI' data-ref="936MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col7 ref" href="#937i" title='i' data-ref="937i">i</a>);</td></tr>
<tr><th id="2769">2769</th><td>        <b>break</b>;</td></tr>
<tr><th id="2770">2770</th><td>      }</td></tr>
<tr><th id="2771">2771</th><td>  }</td></tr>
<tr><th id="2772">2772</th><td>}</td></tr>
<tr><th id="2773">2773</th><td></td></tr>
<tr><th id="2774">2774</th><td><i class="doc">/// Create branches from each prolog basic block to the appropriate epilog</i></td></tr>
<tr><th id="2775">2775</th><td><i class="doc">/// block.  These edges are needed if the loop ends before reaching the</i></td></tr>
<tr><th id="2776">2776</th><td><i class="doc">/// kernel.</i></td></tr>
<tr><th id="2777">2777</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG11addBranchesERNS_17MachineBasicBlockERNS_15SmallVectorImplIPS1_EES4_S6_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoI9154485" title='llvm::SwingSchedulerDAG::addBranches' data-ref="_ZN4llvm17SwingSchedulerDAG11addBranchesERNS_17MachineBasicBlockERNS_15SmallVectorImplIPS1_EES4_S6_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoI9154485">addBranches</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="939PreheaderBB" title='PreheaderBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="939PreheaderBB">PreheaderBB</dfn>,</td></tr>
<tr><th id="2778">2778</th><td>                                    <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MBBVectorTy" title='llvm::SwingSchedulerDAG::MBBVectorTy' data-type='SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt;' data-ref="llvm::SwingSchedulerDAG::MBBVectorTy">MBBVectorTy</a> &amp;<dfn class="local col0 decl" id="940PrologBBs" title='PrologBBs' data-type='MBBVectorTy &amp;' data-ref="940PrologBBs">PrologBBs</dfn>,</td></tr>
<tr><th id="2779">2779</th><td>                                    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="941KernelBB" title='KernelBB' data-type='llvm::MachineBasicBlock *' data-ref="941KernelBB">KernelBB</dfn>,</td></tr>
<tr><th id="2780">2780</th><td>                                    <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::MBBVectorTy" title='llvm::SwingSchedulerDAG::MBBVectorTy' data-type='SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt;' data-ref="llvm::SwingSchedulerDAG::MBBVectorTy">MBBVectorTy</a> &amp;<dfn class="local col2 decl" id="942EpilogBBs" title='EpilogBBs' data-type='MBBVectorTy &amp;' data-ref="942EpilogBBs">EpilogBBs</dfn>,</td></tr>
<tr><th id="2781">2781</th><td>                                    <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col3 decl" id="943Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="943Schedule">Schedule</dfn>, <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::ValueMapTy" title='llvm::SwingSchedulerDAG::ValueMapTy' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="llvm::SwingSchedulerDAG::ValueMapTy">ValueMapTy</a> *<dfn class="local col4 decl" id="944VRMap" title='VRMap' data-type='ValueMapTy *' data-ref="944VRMap">VRMap</dfn>) {</td></tr>
<tr><th id="2782">2782</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PrologBBs.size() == EpilogBBs.size() &amp;&amp; &quot;Prolog/Epilog mismatch&quot;) ? void (0) : __assert_fail (&quot;PrologBBs.size() == EpilogBBs.size() &amp;&amp; \&quot;Prolog/Epilog mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 2782, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#940PrologBBs" title='PrologBBs' data-ref="940PrologBBs">PrologBBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <a class="local col2 ref" href="#942EpilogBBs" title='EpilogBBs' data-ref="942EpilogBBs">EpilogBBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &amp;&amp; <q>"Prolog/Epilog mismatch"</q>);</td></tr>
<tr><th id="2783">2783</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="945IndVar" title='IndVar' data-type='llvm::MachineInstr *' data-ref="945IndVar">IndVar</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Pass" title='llvm::SwingSchedulerDAG::Pass' data-ref="llvm::SwingSchedulerDAG::Pass">Pass</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LI" title='llvm::MachinePipeliner::LI' data-ref="llvm::MachinePipeliner::LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LoopInfo::LoopInductionVar" title='llvm::MachinePipeliner::LoopInfo::LoopInductionVar' data-ref="llvm::MachinePipeliner::LoopInfo::LoopInductionVar">LoopInductionVar</a>;</td></tr>
<tr><th id="2784">2784</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="946Cmp" title='Cmp' data-type='llvm::MachineInstr *' data-ref="946Cmp">Cmp</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Pass" title='llvm::SwingSchedulerDAG::Pass' data-ref="llvm::SwingSchedulerDAG::Pass">Pass</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LI" title='llvm::MachinePipeliner::LI' data-ref="llvm::MachinePipeliner::LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::MachinePipeliner::LoopInfo::LoopCompare" title='llvm::MachinePipeliner::LoopInfo::LoopCompare' data-ref="llvm::MachinePipeliner::LoopInfo::LoopCompare">LoopCompare</a>;</td></tr>
<tr><th id="2785">2785</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="947LastPro" title='LastPro' data-type='llvm::MachineBasicBlock *' data-ref="947LastPro">LastPro</dfn> = <a class="local col1 ref" href="#941KernelBB" title='KernelBB' data-ref="941KernelBB">KernelBB</a>;</td></tr>
<tr><th id="2786">2786</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="948LastEpi" title='LastEpi' data-type='llvm::MachineBasicBlock *' data-ref="948LastEpi">LastEpi</dfn> = <a class="local col1 ref" href="#941KernelBB" title='KernelBB' data-ref="941KernelBB">KernelBB</a>;</td></tr>
<tr><th id="2787">2787</th><td></td></tr>
<tr><th id="2788">2788</th><td>  <i>// Start from the blocks connected to the kernel and work "out"</i></td></tr>
<tr><th id="2789">2789</th><td><i>  // to the first prolog and the last epilog blocks.</i></td></tr>
<tr><th id="2790">2790</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="949PrevInsts" title='PrevInsts' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="949PrevInsts">PrevInsts</dfn>;</td></tr>
<tr><th id="2791">2791</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="950MaxIter" title='MaxIter' data-type='unsigned int' data-ref="950MaxIter">MaxIter</dfn> = <a class="local col0 ref" href="#940PrologBBs" title='PrologBBs' data-ref="940PrologBBs">PrologBBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() - <var>1</var>;</td></tr>
<tr><th id="2792">2792</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="951LC" title='LC' data-type='unsigned int' data-ref="951LC">LC</dfn> = <span class="macro" title="(2147483647 *2U +1U)" data-ref="_M/UINT_MAX">UINT_MAX</span>;</td></tr>
<tr><th id="2793">2793</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="952LCMin" title='LCMin' data-type='unsigned int' data-ref="952LCMin">LCMin</dfn> = <span class="macro" title="(2147483647 *2U +1U)" data-ref="_M/UINT_MAX">UINT_MAX</span>;</td></tr>
<tr><th id="2794">2794</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="953i" title='i' data-type='unsigned int' data-ref="953i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="954j" title='j' data-type='unsigned int' data-ref="954j">j</dfn> = <a class="local col0 ref" href="#950MaxIter" title='MaxIter' data-ref="950MaxIter">MaxIter</a>; <a class="local col3 ref" href="#953i" title='i' data-ref="953i">i</a> &lt;= <a class="local col0 ref" href="#950MaxIter" title='MaxIter' data-ref="950MaxIter">MaxIter</a>; ++<a class="local col3 ref" href="#953i" title='i' data-ref="953i">i</a>, --<a class="local col4 ref" href="#954j" title='j' data-ref="954j">j</a>) {</td></tr>
<tr><th id="2795">2795</th><td>    <i>// Add branches to the prolog that go to the corresponding</i></td></tr>
<tr><th id="2796">2796</th><td><i>    // epilog, and the fall-thru prolog/kernel block.</i></td></tr>
<tr><th id="2797">2797</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="955Prolog" title='Prolog' data-type='llvm::MachineBasicBlock *' data-ref="955Prolog">Prolog</dfn> = <a class="local col0 ref" href="#940PrologBBs" title='PrologBBs' data-ref="940PrologBBs">PrologBBs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#954j" title='j' data-ref="954j">j</a>]</a>;</td></tr>
<tr><th id="2798">2798</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="956Epilog" title='Epilog' data-type='llvm::MachineBasicBlock *' data-ref="956Epilog">Epilog</dfn> = <a class="local col2 ref" href="#942EpilogBBs" title='EpilogBBs' data-ref="942EpilogBBs">EpilogBBs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#953i" title='i' data-ref="953i">i</a>]</a>;</td></tr>
<tr><th id="2799">2799</th><td>    <i>// We've executed one iteration, so decrement the loop count and check for</i></td></tr>
<tr><th id="2800">2800</th><td><i>    // the loop end.</i></td></tr>
<tr><th id="2801">2801</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="957Cond" title='Cond' data-type='SmallVector&lt;llvm::MachineOperand, 4&gt;' data-ref="957Cond">Cond</dfn>;</td></tr>
<tr><th id="2802">2802</th><td>    <i>// Check if the LOOP0 has already been removed. If so, then there is no need</i></td></tr>
<tr><th id="2803">2803</th><td><i>    // to reduce the trip count.</i></td></tr>
<tr><th id="2804">2804</th><td>    <b>if</b> (<a class="local col1 ref" href="#951LC" title='LC' data-ref="951LC">LC</a> != <var>0</var>)</td></tr>
<tr><th id="2805">2805</th><td>      <a class="local col1 ref" href="#951LC" title='LC' data-ref="951LC">LC</a> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo15reduceLoopCountERNS_17MachineBasicBlockES2_PNS_12MachineInstrERS3_RNS_15SmallVectorImplINS_14MachineOperandEEERNS6_IS4_EEjj" title='llvm::TargetInstrInfo::reduceLoopCount' data-ref="_ZNK4llvm15TargetInstrInfo15reduceLoopCountERNS_17MachineBasicBlockES2_PNS_12MachineInstrERS3_RNS_15SmallVectorImplINS_14MachineOperandEEERNS6_IS4_EEjj">reduceLoopCount</a>(<span class='refarg'>*<a class="local col5 ref" href="#955Prolog" title='Prolog' data-ref="955Prolog">Prolog</a></span>, <span class='refarg'><a class="local col9 ref" href="#939PreheaderBB" title='PreheaderBB' data-ref="939PreheaderBB">PreheaderBB</a></span>, <a class="local col5 ref" href="#945IndVar" title='IndVar' data-ref="945IndVar">IndVar</a>, <span class='refarg'>*<a class="local col6 ref" href="#946Cmp" title='Cmp' data-ref="946Cmp">Cmp</a></span>, <span class='refarg'><a class="local col7 ref" href="#957Cond" title='Cond' data-ref="957Cond">Cond</a></span>,</td></tr>
<tr><th id="2806">2806</th><td>                                <span class='refarg'><a class="local col9 ref" href="#949PrevInsts" title='PrevInsts' data-ref="949PrevInsts">PrevInsts</a></span>, <a class="local col4 ref" href="#954j" title='j' data-ref="954j">j</a>, <a class="local col0 ref" href="#950MaxIter" title='MaxIter' data-ref="950MaxIter">MaxIter</a>);</td></tr>
<tr><th id="2807">2807</th><td></td></tr>
<tr><th id="2808">2808</th><td>    <i>// Record the value of the first trip count, which is used to determine if</i></td></tr>
<tr><th id="2809">2809</th><td><i>    // branches and blocks can be removed for constant trip counts.</i></td></tr>
<tr><th id="2810">2810</th><td>    <b>if</b> (<a class="local col2 ref" href="#952LCMin" title='LCMin' data-ref="952LCMin">LCMin</a> == <span class="macro" title="(2147483647 *2U +1U)" data-ref="_M/UINT_MAX">UINT_MAX</span>)</td></tr>
<tr><th id="2811">2811</th><td>      <a class="local col2 ref" href="#952LCMin" title='LCMin' data-ref="952LCMin">LCMin</a> = <a class="local col1 ref" href="#951LC" title='LC' data-ref="951LC">LC</a>;</td></tr>
<tr><th id="2812">2812</th><td></td></tr>
<tr><th id="2813">2813</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="958numAdded" title='numAdded' data-type='unsigned int' data-ref="958numAdded">numAdded</dfn> = <var>0</var>;</td></tr>
<tr><th id="2814">2814</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#951LC" title='LC' data-ref="951LC">LC</a>)) {</td></tr>
<tr><th id="2815">2815</th><td>      <a class="local col5 ref" href="#955Prolog" title='Prolog' data-ref="955Prolog">Prolog</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col6 ref" href="#956Epilog" title='Epilog' data-ref="956Epilog">Epilog</a>);</td></tr>
<tr><th id="2816">2816</th><td>      <a class="local col8 ref" href="#958numAdded" title='numAdded' data-ref="958numAdded">numAdded</a> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::TargetInstrInfo::insertBranch' data-ref="_ZNK4llvm15TargetInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</a>(<span class='refarg'>*<a class="local col5 ref" href="#955Prolog" title='Prolog' data-ref="955Prolog">Prolog</a></span>, <a class="local col6 ref" href="#956Epilog" title='Epilog' data-ref="956Epilog">Epilog</a>, <a class="local col7 ref" href="#947LastPro" title='LastPro' data-ref="947LastPro">LastPro</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col7 ref" href="#957Cond" title='Cond' data-ref="957Cond">Cond</a>, <a class="type" href="../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>));</td></tr>
<tr><th id="2817">2817</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#954j" title='j' data-ref="954j">j</a> &gt;= <a class="local col2 ref" href="#952LCMin" title='LCMin' data-ref="952LCMin">LCMin</a>) {</td></tr>
<tr><th id="2818">2818</th><td>      <a class="local col5 ref" href="#955Prolog" title='Prolog' data-ref="955Prolog">Prolog</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col6 ref" href="#956Epilog" title='Epilog' data-ref="956Epilog">Epilog</a>);</td></tr>
<tr><th id="2819">2819</th><td>      <a class="local col5 ref" href="#955Prolog" title='Prolog' data-ref="955Prolog">Prolog</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" title='llvm::MachineBasicBlock::removeSuccessor' data-ref="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b">removeSuccessor</a>(<a class="local col7 ref" href="#947LastPro" title='LastPro' data-ref="947LastPro">LastPro</a>);</td></tr>
<tr><th id="2820">2820</th><td>      <a class="local col8 ref" href="#948LastEpi" title='LastEpi' data-ref="948LastEpi">LastEpi</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" title='llvm::MachineBasicBlock::removeSuccessor' data-ref="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b">removeSuccessor</a>(<a class="local col6 ref" href="#956Epilog" title='Epilog' data-ref="956Epilog">Epilog</a>);</td></tr>
<tr><th id="2821">2821</th><td>      <a class="local col8 ref" href="#958numAdded" title='numAdded' data-ref="958numAdded">numAdded</a> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::TargetInstrInfo::insertBranch' data-ref="_ZNK4llvm15TargetInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</a>(<span class='refarg'>*<a class="local col5 ref" href="#955Prolog" title='Prolog' data-ref="955Prolog">Prolog</a></span>, <a class="local col6 ref" href="#956Epilog" title='Epilog' data-ref="956Epilog">Epilog</a>, <b>nullptr</b>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col7 ref" href="#957Cond" title='Cond' data-ref="957Cond">Cond</a>, <a class="type" href="../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>));</td></tr>
<tr><th id="2822">2822</th><td>      <a class="tu ref" href="#_ZL10removePhisPN4llvm17MachineBasicBlockES1_" title='removePhis' data-use='c' data-ref="_ZL10removePhisPN4llvm17MachineBasicBlockES1_">removePhis</a>(<a class="local col6 ref" href="#956Epilog" title='Epilog' data-ref="956Epilog">Epilog</a>, <a class="local col8 ref" href="#948LastEpi" title='LastEpi' data-ref="948LastEpi">LastEpi</a>);</td></tr>
<tr><th id="2823">2823</th><td>      <i>// Remove the blocks that are no longer referenced.</i></td></tr>
<tr><th id="2824">2824</th><td>      <b>if</b> (<a class="local col7 ref" href="#947LastPro" title='LastPro' data-ref="947LastPro">LastPro</a> != <a class="local col8 ref" href="#948LastEpi" title='LastEpi' data-ref="948LastEpi">LastEpi</a>) {</td></tr>
<tr><th id="2825">2825</th><td>        <a class="local col8 ref" href="#948LastEpi" title='LastEpi' data-ref="948LastEpi">LastEpi</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5clearEv" title='llvm::MachineBasicBlock::clear' data-ref="_ZN4llvm17MachineBasicBlock5clearEv">clear</a>();</td></tr>
<tr><th id="2826">2826</th><td>        <a class="local col8 ref" href="#948LastEpi" title='LastEpi' data-ref="948LastEpi">LastEpi</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15eraseFromParentEv" title='llvm::MachineBasicBlock::eraseFromParent' data-ref="_ZN4llvm17MachineBasicBlock15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2827">2827</th><td>      }</td></tr>
<tr><th id="2828">2828</th><td>      <a class="local col7 ref" href="#947LastPro" title='LastPro' data-ref="947LastPro">LastPro</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5clearEv" title='llvm::MachineBasicBlock::clear' data-ref="_ZN4llvm17MachineBasicBlock5clearEv">clear</a>();</td></tr>
<tr><th id="2829">2829</th><td>      <a class="local col7 ref" href="#947LastPro" title='LastPro' data-ref="947LastPro">LastPro</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15eraseFromParentEv" title='llvm::MachineBasicBlock::eraseFromParent' data-ref="_ZN4llvm17MachineBasicBlock15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2830">2830</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2831">2831</th><td>      <a class="local col8 ref" href="#958numAdded" title='numAdded' data-ref="958numAdded">numAdded</a> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::TargetInstrInfo::insertBranch' data-ref="_ZNK4llvm15TargetInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</a>(<span class='refarg'>*<a class="local col5 ref" href="#955Prolog" title='Prolog' data-ref="955Prolog">Prolog</a></span>, <a class="local col7 ref" href="#947LastPro" title='LastPro' data-ref="947LastPro">LastPro</a>, <b>nullptr</b>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col7 ref" href="#957Cond" title='Cond' data-ref="957Cond">Cond</a>, <a class="type" href="../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>));</td></tr>
<tr><th id="2832">2832</th><td>      <a class="tu ref" href="#_ZL10removePhisPN4llvm17MachineBasicBlockES1_" title='removePhis' data-use='c' data-ref="_ZL10removePhisPN4llvm17MachineBasicBlockES1_">removePhis</a>(<a class="local col6 ref" href="#956Epilog" title='Epilog' data-ref="956Epilog">Epilog</a>, <a class="local col5 ref" href="#955Prolog" title='Prolog' data-ref="955Prolog">Prolog</a>);</td></tr>
<tr><th id="2833">2833</th><td>    }</td></tr>
<tr><th id="2834">2834</th><td>    <a class="local col7 ref" href="#947LastPro" title='LastPro' data-ref="947LastPro">LastPro</a> = <a class="local col5 ref" href="#955Prolog" title='Prolog' data-ref="955Prolog">Prolog</a>;</td></tr>
<tr><th id="2835">2835</th><td>    <a class="local col8 ref" href="#948LastEpi" title='LastEpi' data-ref="948LastEpi">LastEpi</a> = <a class="local col6 ref" href="#956Epilog" title='Epilog' data-ref="956Epilog">Epilog</a>;</td></tr>
<tr><th id="2836">2836</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_instr_iterator" title='llvm::MachineBasicBlock::reverse_instr_iterator' data-type='Instructions::reverse_iterator' data-ref="llvm::MachineBasicBlock::reverse_instr_iterator">reverse_instr_iterator</a> <dfn class="local col9 decl" id="959I" title='I' data-type='MachineBasicBlock::reverse_instr_iterator' data-ref="959I">I</dfn> = <a class="local col5 ref" href="#955Prolog" title='Prolog' data-ref="955Prolog">Prolog</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12instr_rbeginEv" title='llvm::MachineBasicBlock::instr_rbegin' data-ref="_ZN4llvm17MachineBasicBlock12instr_rbeginEv">instr_rbegin</a>(),</td></tr>
<tr><th id="2837">2837</th><td>                                                   <dfn class="local col0 decl" id="960E" title='E' data-type='MachineBasicBlock::reverse_instr_iterator' data-ref="960E">E</dfn> = <a class="local col5 ref" href="#955Prolog" title='Prolog' data-ref="955Prolog">Prolog</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10instr_rendEv" title='llvm::MachineBasicBlock::instr_rend' data-ref="_ZN4llvm17MachineBasicBlock10instr_rendEv">instr_rend</a>();</td></tr>
<tr><th id="2838">2838</th><td>         <a class="local col9 ref" href="#959I" title='I' data-ref="959I">I</a> <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col0 ref" href="#960E" title='E' data-ref="960E">E</a> &amp;&amp; <a class="local col8 ref" href="#958numAdded" title='numAdded' data-ref="958numAdded">numAdded</a> &gt; <var>0</var>; <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col9 ref" href="#959I" title='I' data-ref="959I">I</a>, --<a class="local col8 ref" href="#958numAdded" title='numAdded' data-ref="958numAdded">numAdded</a>)</td></tr>
<tr><th id="2839">2839</th><td>      <a class="member" href="#_ZN4llvm17SwingSchedulerDAG17updateInstructionEPNS_12MachineInstrEbjjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE" title='llvm::SwingSchedulerDAG::updateInstruction' data-ref="_ZN4llvm17SwingSchedulerDAG17updateInstructionEPNS_12MachineInstrEbjjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE">updateInstruction</a>(&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#959I" title='I' data-ref="959I">I</a>, <b>false</b>, <a class="local col4 ref" href="#954j" title='j' data-ref="954j">j</a>, <var>0</var>, <span class='refarg'><a class="local col3 ref" href="#943Schedule" title='Schedule' data-ref="943Schedule">Schedule</a></span>, <a class="local col4 ref" href="#944VRMap" title='VRMap' data-ref="944VRMap">VRMap</a>);</td></tr>
<tr><th id="2840">2840</th><td>  }</td></tr>
<tr><th id="2841">2841</th><td>}</td></tr>
<tr><th id="2842">2842</th><td></td></tr>
<tr><th id="2843">2843</th><td><i class="doc">/// Return true if we can compute the amount the instruction changes</i></td></tr>
<tr><th id="2844">2844</th><td><i class="doc">/// during each iteration. Set Delta to the amount of the change.</i></td></tr>
<tr><th id="2845">2845</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG12computeDeltaERNS_12MachineInstrERj" title='llvm::SwingSchedulerDAG::computeDelta' data-ref="_ZN4llvm17SwingSchedulerDAG12computeDeltaERNS_12MachineInstrERj">computeDelta</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="961MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="961MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="962Delta" title='Delta' data-type='unsigned int &amp;' data-ref="962Delta">Delta</dfn>) {</td></tr>
<tr><th id="2846">2846</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="963TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="963TRI">TRI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2847">2847</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="964BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *' data-ref="964BaseOp">BaseOp</dfn>;</td></tr>
<tr><th id="2848">2848</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="965Offset" title='Offset' data-type='int64_t' data-ref="965Offset">Offset</dfn>;</td></tr>
<tr><th id="2849">2849</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</a>(<a class="local col1 ref" href="#961MI" title='MI' data-ref="961MI">MI</a>, <span class='refarg'><a class="local col4 ref" href="#964BaseOp" title='BaseOp' data-ref="964BaseOp">BaseOp</a></span>, <span class='refarg'><a class="local col5 ref" href="#965Offset" title='Offset' data-ref="965Offset">Offset</a></span>, <a class="local col3 ref" href="#963TRI" title='TRI' data-ref="963TRI">TRI</a>))</td></tr>
<tr><th id="2850">2850</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2851">2851</th><td></td></tr>
<tr><th id="2852">2852</th><td>  <b>if</b> (!<a class="local col4 ref" href="#964BaseOp" title='BaseOp' data-ref="964BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="2853">2853</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2854">2854</th><td></td></tr>
<tr><th id="2855">2855</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="966BaseReg" title='BaseReg' data-type='unsigned int' data-ref="966BaseReg">BaseReg</dfn> = <a class="local col4 ref" href="#964BaseOp" title='BaseOp' data-ref="964BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2856">2856</th><td></td></tr>
<tr><th id="2857">2857</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="967MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="967MRI">MRI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="2858">2858</th><td>  <i>// Check if there is a Phi. If so, get the definition in the loop.</i></td></tr>
<tr><th id="2859">2859</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="968BaseDef" title='BaseDef' data-type='llvm::MachineInstr *' data-ref="968BaseDef">BaseDef</dfn> = <a class="local col7 ref" href="#967MRI" title='MRI' data-ref="967MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col6 ref" href="#966BaseReg" title='BaseReg' data-ref="966BaseReg">BaseReg</a>);</td></tr>
<tr><th id="2860">2860</th><td>  <b>if</b> (<a class="local col8 ref" href="#968BaseDef" title='BaseDef' data-ref="968BaseDef">BaseDef</a> &amp;&amp; <a class="local col8 ref" href="#968BaseDef" title='BaseDef' data-ref="968BaseDef">BaseDef</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="2861">2861</th><td>    <a class="local col6 ref" href="#966BaseReg" title='BaseReg' data-ref="966BaseReg">BaseReg</a> = <a class="tu ref" href="#_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE" title='getLoopPhiReg' data-use='c' data-ref="_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE">getLoopPhiReg</a>(<span class='refarg'>*<a class="local col8 ref" href="#968BaseDef" title='BaseDef' data-ref="968BaseDef">BaseDef</a></span>, <a class="local col1 ref" href="#961MI" title='MI' data-ref="961MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="2862">2862</th><td>    <a class="local col8 ref" href="#968BaseDef" title='BaseDef' data-ref="968BaseDef">BaseDef</a> = <a class="local col7 ref" href="#967MRI" title='MRI' data-ref="967MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col6 ref" href="#966BaseReg" title='BaseReg' data-ref="966BaseReg">BaseReg</a>);</td></tr>
<tr><th id="2863">2863</th><td>  }</td></tr>
<tr><th id="2864">2864</th><td>  <b>if</b> (!<a class="local col8 ref" href="#968BaseDef" title='BaseDef' data-ref="968BaseDef">BaseDef</a>)</td></tr>
<tr><th id="2865">2865</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2866">2866</th><td></td></tr>
<tr><th id="2867">2867</th><td>  <em>int</em> <dfn class="local col9 decl" id="969D" title='D' data-type='int' data-ref="969D">D</dfn> = <var>0</var>;</td></tr>
<tr><th id="2868">2868</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo17getIncrementValueERKNS_12MachineInstrERi" title='llvm::TargetInstrInfo::getIncrementValue' data-ref="_ZNK4llvm15TargetInstrInfo17getIncrementValueERKNS_12MachineInstrERi">getIncrementValue</a>(*<a class="local col8 ref" href="#968BaseDef" title='BaseDef' data-ref="968BaseDef">BaseDef</a>, <span class='refarg'><a class="local col9 ref" href="#969D" title='D' data-ref="969D">D</a></span>) &amp;&amp; <a class="local col9 ref" href="#969D" title='D' data-ref="969D">D</a> &gt;= <var>0</var>)</td></tr>
<tr><th id="2869">2869</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2870">2870</th><td></td></tr>
<tr><th id="2871">2871</th><td>  <a class="local col2 ref" href="#962Delta" title='Delta' data-ref="962Delta">Delta</a> = <a class="local col9 ref" href="#969D" title='D' data-ref="969D">D</a>;</td></tr>
<tr><th id="2872">2872</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2873">2873</th><td>}</td></tr>
<tr><th id="2874">2874</th><td></td></tr>
<tr><th id="2875">2875</th><td><i class="doc">/// Update the memory operand with a new offset when the pipeliner</i></td></tr>
<tr><th id="2876">2876</th><td><i class="doc">/// generates a new copy of the instruction that refers to a</i></td></tr>
<tr><th id="2877">2877</th><td><i class="doc">/// different memory location.</i></td></tr>
<tr><th id="2878">2878</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG17updateMemOperandsERNS_12MachineInstrES2_j" title='llvm::SwingSchedulerDAG::updateMemOperands' data-ref="_ZN4llvm17SwingSchedulerDAG17updateMemOperandsERNS_12MachineInstrES2_j">updateMemOperands</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="970NewMI" title='NewMI' data-type='llvm::MachineInstr &amp;' data-ref="970NewMI">NewMI</dfn>,</td></tr>
<tr><th id="2879">2879</th><td>                                          <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="971OldMI" title='OldMI' data-type='llvm::MachineInstr &amp;' data-ref="971OldMI">OldMI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="972Num" title='Num' data-type='unsigned int' data-ref="972Num">Num</dfn>) {</td></tr>
<tr><th id="2880">2880</th><td>  <b>if</b> (<a class="local col2 ref" href="#972Num" title='Num' data-ref="972Num">Num</a> == <var>0</var>)</td></tr>
<tr><th id="2881">2881</th><td>    <b>return</b>;</td></tr>
<tr><th id="2882">2882</th><td>  <i>// If the instruction has memory operands, then adjust the offset</i></td></tr>
<tr><th id="2883">2883</th><td><i>  // when the instruction appears in different stages.</i></td></tr>
<tr><th id="2884">2884</th><td>  <b>if</b> (<a class="local col0 ref" href="#970NewMI" title='NewMI' data-ref="970NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_emptyEv" title='llvm::MachineInstr::memoperands_empty' data-ref="_ZNK4llvm12MachineInstr17memoperands_emptyEv">memoperands_empty</a>())</td></tr>
<tr><th id="2885">2885</th><td>    <b>return</b>;</td></tr>
<tr><th id="2886">2886</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="973NewMMOs" title='NewMMOs' data-type='SmallVector&lt;llvm::MachineMemOperand *, 2&gt;' data-ref="973NewMMOs">NewMMOs</dfn>;</td></tr>
<tr><th id="2887">2887</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="974MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="974MMO">MMO</dfn> : <a class="local col0 ref" href="#970NewMI" title='NewMI' data-ref="970NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>()) {</td></tr>
<tr><th id="2888">2888</th><td>    <i>// TODO: Figure out whether isAtomic is really necessary (see D57601).</i></td></tr>
<tr><th id="2889">2889</th><td>    <b>if</b> (<a class="local col4 ref" href="#974MMO" title='MMO' data-ref="974MMO">MMO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand10isVolatileEv" title='llvm::MachineMemOperand::isVolatile' data-ref="_ZNK4llvm17MachineMemOperand10isVolatileEv">isVolatile</a>() || <a class="local col4 ref" href="#974MMO" title='MMO' data-ref="974MMO">MMO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8isAtomicEv" title='llvm::MachineMemOperand::isAtomic' data-ref="_ZNK4llvm17MachineMemOperand8isAtomicEv">isAtomic</a>() ||</td></tr>
<tr><th id="2890">2890</th><td>        (<a class="local col4 ref" href="#974MMO" title='MMO' data-ref="974MMO">MMO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand11isInvariantEv" title='llvm::MachineMemOperand::isInvariant' data-ref="_ZNK4llvm17MachineMemOperand11isInvariantEv">isInvariant</a>() &amp;&amp; <a class="local col4 ref" href="#974MMO" title='MMO' data-ref="974MMO">MMO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand17isDereferenceableEv" title='llvm::MachineMemOperand::isDereferenceable' data-ref="_ZNK4llvm17MachineMemOperand17isDereferenceableEv">isDereferenceable</a>()) ||</td></tr>
<tr><th id="2891">2891</th><td>        (!<a class="local col4 ref" href="#974MMO" title='MMO' data-ref="974MMO">MMO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>())) {</td></tr>
<tr><th id="2892">2892</th><td>      <a class="local col3 ref" href="#973NewMMOs" title='NewMMOs' data-ref="973NewMMOs">NewMMOs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#974MMO" title='MMO' data-ref="974MMO">MMO</a>);</td></tr>
<tr><th id="2893">2893</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2894">2894</th><td>    }</td></tr>
<tr><th id="2895">2895</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="975Delta" title='Delta' data-type='unsigned int' data-ref="975Delta">Delta</dfn>;</td></tr>
<tr><th id="2896">2896</th><td>    <b>if</b> (<a class="local col2 ref" href="#972Num" title='Num' data-ref="972Num">Num</a> != <span class="macro" title="(2147483647 *2U +1U)" data-ref="_M/UINT_MAX">UINT_MAX</span> &amp;&amp; <a class="member" href="#_ZN4llvm17SwingSchedulerDAG12computeDeltaERNS_12MachineInstrERj" title='llvm::SwingSchedulerDAG::computeDelta' data-ref="_ZN4llvm17SwingSchedulerDAG12computeDeltaERNS_12MachineInstrERj">computeDelta</a>(<span class='refarg'><a class="local col1 ref" href="#971OldMI" title='OldMI' data-ref="971OldMI">OldMI</a></span>, <span class='refarg'><a class="local col5 ref" href="#975Delta" title='Delta' data-ref="975Delta">Delta</a></span>)) {</td></tr>
<tr><th id="2897">2897</th><td>      <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="976AdjOffset" title='AdjOffset' data-type='int64_t' data-ref="976AdjOffset">AdjOffset</dfn> = <a class="local col5 ref" href="#975Delta" title='Delta' data-ref="975Delta">Delta</a> * <a class="local col2 ref" href="#972Num" title='Num' data-ref="972Num">Num</a>;</td></tr>
<tr><th id="2898">2898</th><td>      <a class="local col3 ref" href="#973NewMMOs" title='NewMMOs' data-ref="973NewMMOs">NewMMOs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(</td></tr>
<tr><th id="2899">2899</th><td>          <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm">getMachineMemOperand</a>(<a class="local col4 ref" href="#974MMO" title='MMO' data-ref="974MMO">MMO</a>, <a class="local col6 ref" href="#976AdjOffset" title='AdjOffset' data-ref="976AdjOffset">AdjOffset</a>, <a class="local col4 ref" href="#974MMO" title='MMO' data-ref="974MMO">MMO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>()));</td></tr>
<tr><th id="2900">2900</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2901">2901</th><td>      <a class="local col3 ref" href="#973NewMMOs" title='NewMMOs' data-ref="973NewMMOs">NewMMOs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(</td></tr>
<tr><th id="2902">2902</th><td>          <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm">getMachineMemOperand</a>(<a class="local col4 ref" href="#974MMO" title='MMO' data-ref="974MMO">MMO</a>, <var>0</var>, <a class="type" href="../../include/llvm/Analysis/MemoryLocation.h.html#llvm::MemoryLocation" title='llvm::MemoryLocation' data-ref="llvm::MemoryLocation">MemoryLocation</a>::<a class="enum" href="../../include/llvm/Analysis/MemoryLocation.h.html#llvm::MemoryLocation::UnknownSize" title='llvm::MemoryLocation::UnknownSize' data-ref="llvm::MemoryLocation::UnknownSize">UnknownSize</a>));</td></tr>
<tr><th id="2903">2903</th><td>    }</td></tr>
<tr><th id="2904">2904</th><td>  }</td></tr>
<tr><th id="2905">2905</th><td>  <a class="local col0 ref" href="#970NewMI" title='NewMI' data-ref="970NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10setMemRefsERNS_15MachineFunctionENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::MachineInstr::setMemRefs' data-ref="_ZN4llvm12MachineInstr10setMemRefsERNS_15MachineFunctionENS_8ArrayRefIPNS_17MachineMemOperandEEE">setMemRefs</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a></span>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col3 ref" href="#973NewMMOs" title='NewMMOs' data-ref="973NewMMOs">NewMMOs</a>);</td></tr>
<tr><th id="2906">2906</th><td>}</td></tr>
<tr><th id="2907">2907</th><td></td></tr>
<tr><th id="2908">2908</th><td><i class="doc">/// Clone the instruction for the new pipelined loop and update the</i></td></tr>
<tr><th id="2909">2909</th><td><i class="doc">/// memory operands, if needed.</i></td></tr>
<tr><th id="2910">2910</th><td><a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG10cloneInstrEPNS_12MachineInstrEjj" title='llvm::SwingSchedulerDAG::cloneInstr' data-ref="_ZN4llvm17SwingSchedulerDAG10cloneInstrEPNS_12MachineInstrEjj">cloneInstr</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="977OldMI" title='OldMI' data-type='llvm::MachineInstr *' data-ref="977OldMI">OldMI</dfn>,</td></tr>
<tr><th id="2911">2911</th><td>                                            <em>unsigned</em> <dfn class="local col8 decl" id="978CurStageNum" title='CurStageNum' data-type='unsigned int' data-ref="978CurStageNum">CurStageNum</dfn>,</td></tr>
<tr><th id="2912">2912</th><td>                                            <em>unsigned</em> <dfn class="local col9 decl" id="979InstStageNum" title='InstStageNum' data-type='unsigned int' data-ref="979InstStageNum">InstStageNum</dfn>) {</td></tr>
<tr><th id="2913">2913</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="980NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="980NewMI">NewMI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" title='llvm::MachineFunction::CloneMachineInstr' data-ref="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE">CloneMachineInstr</a>(<a class="local col7 ref" href="#977OldMI" title='OldMI' data-ref="977OldMI">OldMI</a>);</td></tr>
<tr><th id="2914">2914</th><td>  <i>// Check for tied operands in inline asm instructions. This should be handled</i></td></tr>
<tr><th id="2915">2915</th><td><i>  // elsewhere, but I'm not sure of the best solution.</i></td></tr>
<tr><th id="2916">2916</th><td>  <b>if</b> (<a class="local col7 ref" href="#977OldMI" title='OldMI' data-ref="977OldMI">OldMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="2917">2917</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="981i" title='i' data-type='unsigned int' data-ref="981i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="982e" title='e' data-type='unsigned int' data-ref="982e">e</dfn> = <a class="local col7 ref" href="#977OldMI" title='OldMI' data-ref="977OldMI">OldMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#981i" title='i' data-ref="981i">i</a> != <a class="local col2 ref" href="#982e" title='e' data-ref="982e">e</a>; ++<a class="local col1 ref" href="#981i" title='i' data-ref="981i">i</a>) {</td></tr>
<tr><th id="2918">2918</th><td>      <em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="983MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="983MO">MO</dfn> = <a class="local col7 ref" href="#977OldMI" title='OldMI' data-ref="977OldMI">OldMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#981i" title='i' data-ref="981i">i</a>);</td></tr>
<tr><th id="2919">2919</th><td>      <b>if</b> (<a class="local col3 ref" href="#983MO" title='MO' data-ref="983MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col3 ref" href="#983MO" title='MO' data-ref="983MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="2920">2920</th><td>        <b>break</b>;</td></tr>
<tr><th id="2921">2921</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="984UseIdx" title='UseIdx' data-type='unsigned int' data-ref="984UseIdx">UseIdx</dfn>;</td></tr>
<tr><th id="2922">2922</th><td>      <b>if</b> (<a class="local col7 ref" href="#977OldMI" title='OldMI' data-ref="977OldMI">OldMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj" title='llvm::MachineInstr::isRegTiedToUseOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj">isRegTiedToUseOperand</a>(<a class="local col1 ref" href="#981i" title='i' data-ref="981i">i</a>, &amp;<a class="local col4 ref" href="#984UseIdx" title='UseIdx' data-ref="984UseIdx">UseIdx</a>))</td></tr>
<tr><th id="2923">2923</th><td>        <a class="local col0 ref" href="#980NewMI" title='NewMI' data-ref="980NewMI">NewMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</a>(<a class="local col1 ref" href="#981i" title='i' data-ref="981i">i</a>, <a class="local col4 ref" href="#984UseIdx" title='UseIdx' data-ref="984UseIdx">UseIdx</a>);</td></tr>
<tr><th id="2924">2924</th><td>    }</td></tr>
<tr><th id="2925">2925</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG17updateMemOperandsERNS_12MachineInstrES2_j" title='llvm::SwingSchedulerDAG::updateMemOperands' data-ref="_ZN4llvm17SwingSchedulerDAG17updateMemOperandsERNS_12MachineInstrES2_j">updateMemOperands</a>(<span class='refarg'>*<a class="local col0 ref" href="#980NewMI" title='NewMI' data-ref="980NewMI">NewMI</a></span>, <span class='refarg'>*<a class="local col7 ref" href="#977OldMI" title='OldMI' data-ref="977OldMI">OldMI</a></span>, <a class="local col8 ref" href="#978CurStageNum" title='CurStageNum' data-ref="978CurStageNum">CurStageNum</a> - <a class="local col9 ref" href="#979InstStageNum" title='InstStageNum' data-ref="979InstStageNum">InstStageNum</a>);</td></tr>
<tr><th id="2926">2926</th><td>  <b>return</b> <a class="local col0 ref" href="#980NewMI" title='NewMI' data-ref="980NewMI">NewMI</a>;</td></tr>
<tr><th id="2927">2927</th><td>}</td></tr>
<tr><th id="2928">2928</th><td></td></tr>
<tr><th id="2929">2929</th><td><i class="doc">/// Clone the instruction for the new pipelined loop. If needed, this</i></td></tr>
<tr><th id="2930">2930</th><td><i class="doc">/// function updates the instruction using the values saved in the</i></td></tr>
<tr><th id="2931">2931</th><td><i class="doc">/// InstrChanges structure.</i></td></tr>
<tr><th id="2932">2932</th><td><a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG19cloneAndChangeInstrEPNS_12MachineInstrEjjRNS_10SMScheduleE" title='llvm::SwingSchedulerDAG::cloneAndChangeInstr' data-ref="_ZN4llvm17SwingSchedulerDAG19cloneAndChangeInstrEPNS_12MachineInstrEjjRNS_10SMScheduleE">cloneAndChangeInstr</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="985OldMI" title='OldMI' data-type='llvm::MachineInstr *' data-ref="985OldMI">OldMI</dfn>,</td></tr>
<tr><th id="2933">2933</th><td>                                                     <em>unsigned</em> <dfn class="local col6 decl" id="986CurStageNum" title='CurStageNum' data-type='unsigned int' data-ref="986CurStageNum">CurStageNum</dfn>,</td></tr>
<tr><th id="2934">2934</th><td>                                                     <em>unsigned</em> <dfn class="local col7 decl" id="987InstStageNum" title='InstStageNum' data-type='unsigned int' data-ref="987InstStageNum">InstStageNum</dfn>,</td></tr>
<tr><th id="2935">2935</th><td>                                                     <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col8 decl" id="988Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="988Schedule">Schedule</dfn>) {</td></tr>
<tr><th id="2936">2936</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="989NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="989NewMI">NewMI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" title='llvm::MachineFunction::CloneMachineInstr' data-ref="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE">CloneMachineInstr</a>(<a class="local col5 ref" href="#985OldMI" title='OldMI' data-ref="985OldMI">OldMI</a>);</td></tr>
<tr><th id="2937">2937</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt;&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::SUnit*,std::pair{unsignedint,long},llvm::DenseMapInfo{llvm::SUnit*},llvm::detail::DenseMapPair{llvm::SUnit*,st5694130" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt; &gt; &gt;, llvm::SUnit *, std::pair&lt;unsigned int, long&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::SUnit*,std::pair{unsignedint,long},llvm::DenseMapInfo{llvm::SUnit*},llvm::detail::DenseMapPair{llvm::SUnit*,st5694130">iterator</a> <dfn class="local col0 decl" id="990It" title='It' data-type='DenseMap&lt;SUnit *, std::pair&lt;unsigned int, int64_t&gt; &gt;::iterator' data-ref="990It">It</dfn> =</td></tr>
<tr><th id="2938">2938</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::InstrChanges" title='llvm::SwingSchedulerDAG::InstrChanges' data-ref="llvm::SwingSchedulerDAG::InstrChanges">InstrChanges</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col5 ref" href="#985OldMI" title='OldMI' data-ref="985OldMI">OldMI</a>));</td></tr>
<tr><th id="2939">2939</th><td>  <b>if</b> (<a class="local col0 ref" href="#990It" title='It' data-ref="990It">It</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::InstrChanges" title='llvm::SwingSchedulerDAG::InstrChanges' data-ref="llvm::SwingSchedulerDAG::InstrChanges">InstrChanges</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="2940">2940</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt; <dfn class="local col1 decl" id="991RegAndOffset" title='RegAndOffset' data-type='std::pair&lt;unsigned int, int64_t&gt;' data-ref="991RegAndOffset">RegAndOffset</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1ERKSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKSt4pairIT_T0_E"></a><a class="local col0 ref" href="#990It" title='It' data-ref="990It">It</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="2941">2941</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="992BasePos" title='BasePos' data-type='unsigned int' data-ref="992BasePos">BasePos</dfn>, <dfn class="local col3 decl" id="993OffsetPos" title='OffsetPos' data-type='unsigned int' data-ref="993OffsetPos">OffsetPos</dfn>;</td></tr>
<tr><th id="2942">2942</th><td>    <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_" title='llvm::TargetInstrInfo::getBaseAndOffsetPosition' data-ref="_ZNK4llvm15TargetInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_">getBaseAndOffsetPosition</a>(*<a class="local col5 ref" href="#985OldMI" title='OldMI' data-ref="985OldMI">OldMI</a>, <span class='refarg'><a class="local col2 ref" href="#992BasePos" title='BasePos' data-ref="992BasePos">BasePos</a></span>, <span class='refarg'><a class="local col3 ref" href="#993OffsetPos" title='OffsetPos' data-ref="993OffsetPos">OffsetPos</a></span>))</td></tr>
<tr><th id="2943">2943</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2944">2944</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="994NewOffset" title='NewOffset' data-type='int64_t' data-ref="994NewOffset">NewOffset</dfn> = <a class="local col5 ref" href="#985OldMI" title='OldMI' data-ref="985OldMI">OldMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#993OffsetPos" title='OffsetPos' data-ref="993OffsetPos">OffsetPos</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2945">2945</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="995LoopDef" title='LoopDef' data-type='llvm::MachineInstr *' data-ref="995LoopDef">LoopDef</dfn> = <a class="member" href="#_ZN4llvm17SwingSchedulerDAG13findDefInLoopEj" title='llvm::SwingSchedulerDAG::findDefInLoop' data-ref="_ZN4llvm17SwingSchedulerDAG13findDefInLoopEj">findDefInLoop</a>(<a class="local col1 ref" href="#991RegAndOffset" title='RegAndOffset' data-ref="991RegAndOffset">RegAndOffset</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, long&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="2946">2946</th><td>    <b>if</b> (<a class="local col8 ref" href="#988Schedule" title='Schedule' data-ref="988Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col5 ref" href="#995LoopDef" title='LoopDef' data-ref="995LoopDef">LoopDef</a>)) &gt; (<em>signed</em>)<a class="local col7 ref" href="#987InstStageNum" title='InstStageNum' data-ref="987InstStageNum">InstStageNum</a>)</td></tr>
<tr><th id="2947">2947</th><td>      <a class="local col4 ref" href="#994NewOffset" title='NewOffset' data-ref="994NewOffset">NewOffset</a> += <a class="local col1 ref" href="#991RegAndOffset" title='RegAndOffset' data-ref="991RegAndOffset">RegAndOffset</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, long&gt;::second' data-ref="std::pair::second">second</a> * (<a class="local col6 ref" href="#986CurStageNum" title='CurStageNum' data-ref="986CurStageNum">CurStageNum</a> - <a class="local col7 ref" href="#987InstStageNum" title='InstStageNum' data-ref="987InstStageNum">InstStageNum</a>);</td></tr>
<tr><th id="2948">2948</th><td>    <a class="local col9 ref" href="#989NewMI" title='NewMI' data-ref="989NewMI">NewMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#993OffsetPos" title='OffsetPos' data-ref="993OffsetPos">OffsetPos</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col4 ref" href="#994NewOffset" title='NewOffset' data-ref="994NewOffset">NewOffset</a>);</td></tr>
<tr><th id="2949">2949</th><td>  }</td></tr>
<tr><th id="2950">2950</th><td>  <a class="member" href="#_ZN4llvm17SwingSchedulerDAG17updateMemOperandsERNS_12MachineInstrES2_j" title='llvm::SwingSchedulerDAG::updateMemOperands' data-ref="_ZN4llvm17SwingSchedulerDAG17updateMemOperandsERNS_12MachineInstrES2_j">updateMemOperands</a>(<span class='refarg'>*<a class="local col9 ref" href="#989NewMI" title='NewMI' data-ref="989NewMI">NewMI</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#985OldMI" title='OldMI' data-ref="985OldMI">OldMI</a></span>, <a class="local col6 ref" href="#986CurStageNum" title='CurStageNum' data-ref="986CurStageNum">CurStageNum</a> - <a class="local col7 ref" href="#987InstStageNum" title='InstStageNum' data-ref="987InstStageNum">InstStageNum</a>);</td></tr>
<tr><th id="2951">2951</th><td>  <b>return</b> <a class="local col9 ref" href="#989NewMI" title='NewMI' data-ref="989NewMI">NewMI</a>;</td></tr>
<tr><th id="2952">2952</th><td>}</td></tr>
<tr><th id="2953">2953</th><td></td></tr>
<tr><th id="2954">2954</th><td><i class="doc">/// Update the machine instruction with new virtual registers.  This</i></td></tr>
<tr><th id="2955">2955</th><td><i class="doc">/// function may change the defintions and/or uses.</i></td></tr>
<tr><th id="2956">2956</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG17updateInstructionEPNS_12MachineInstrEbjjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE" title='llvm::SwingSchedulerDAG::updateInstruction' data-ref="_ZN4llvm17SwingSchedulerDAG17updateInstructionEPNS_12MachineInstrEbjjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE">updateInstruction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="996NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="996NewMI">NewMI</dfn>, <em>bool</em> <dfn class="local col7 decl" id="997LastDef" title='LastDef' data-type='bool' data-ref="997LastDef">LastDef</dfn>,</td></tr>
<tr><th id="2957">2957</th><td>                                          <em>unsigned</em> <dfn class="local col8 decl" id="998CurStageNum" title='CurStageNum' data-type='unsigned int' data-ref="998CurStageNum">CurStageNum</dfn>,</td></tr>
<tr><th id="2958">2958</th><td>                                          <em>unsigned</em> <dfn class="local col9 decl" id="999InstrStageNum" title='InstrStageNum' data-type='unsigned int' data-ref="999InstrStageNum">InstrStageNum</dfn>,</td></tr>
<tr><th id="2959">2959</th><td>                                          <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col0 decl" id="1000Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="1000Schedule">Schedule</dfn>,</td></tr>
<tr><th id="2960">2960</th><td>                                          <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::ValueMapTy" title='llvm::SwingSchedulerDAG::ValueMapTy' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="llvm::SwingSchedulerDAG::ValueMapTy">ValueMapTy</a> *<dfn class="local col1 decl" id="1001VRMap" title='VRMap' data-type='ValueMapTy *' data-ref="1001VRMap">VRMap</dfn>) {</td></tr>
<tr><th id="2961">2961</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="1002i" title='i' data-type='unsigned int' data-ref="1002i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="1003e" title='e' data-type='unsigned int' data-ref="1003e">e</dfn> = <a class="local col6 ref" href="#996NewMI" title='NewMI' data-ref="996NewMI">NewMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#1002i" title='i' data-ref="1002i">i</a> != <a class="local col3 ref" href="#1003e" title='e' data-ref="1003e">e</a>; ++<a class="local col2 ref" href="#1002i" title='i' data-ref="1002i">i</a>) {</td></tr>
<tr><th id="2962">2962</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="1004MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="1004MO">MO</dfn> = <a class="local col6 ref" href="#996NewMI" title='NewMI' data-ref="996NewMI">NewMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#1002i" title='i' data-ref="1002i">i</a>);</td></tr>
<tr><th id="2963">2963</th><td>    <b>if</b> (!<a class="local col4 ref" href="#1004MO" title='MO' data-ref="1004MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#1004MO" title='MO' data-ref="1004MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="2964">2964</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2965">2965</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="1005reg" title='reg' data-type='unsigned int' data-ref="1005reg">reg</dfn> = <a class="local col4 ref" href="#1004MO" title='MO' data-ref="1004MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2966">2966</th><td>    <b>if</b> (<a class="local col4 ref" href="#1004MO" title='MO' data-ref="1004MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="2967">2967</th><td>      <i>// Create a new virtual register for the definition.</i></td></tr>
<tr><th id="2968">2968</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="1006RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="1006RC">RC</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#1005reg" title='reg' data-ref="1005reg">reg</a>);</td></tr>
<tr><th id="2969">2969</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="1007NewReg" title='NewReg' data-type='unsigned int' data-ref="1007NewReg">NewReg</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#1006RC" title='RC' data-ref="1006RC">RC</a>);</td></tr>
<tr><th id="2970">2970</th><td>      <a class="local col4 ref" href="#1004MO" title='MO' data-ref="1004MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col7 ref" href="#1007NewReg" title='NewReg' data-ref="1007NewReg">NewReg</a>);</td></tr>
<tr><th id="2971">2971</th><td>      <a class="local col1 ref" href="#1001VRMap" title='VRMap' data-ref="1001VRMap">VRMap</a>[<a class="local col8 ref" href="#998CurStageNum" title='CurStageNum' data-ref="998CurStageNum">CurStageNum</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col5 ref" href="#1005reg" title='reg' data-ref="1005reg">reg</a>]</a> = <a class="local col7 ref" href="#1007NewReg" title='NewReg' data-ref="1007NewReg">NewReg</a>;</td></tr>
<tr><th id="2972">2972</th><td>      <b>if</b> (<a class="local col7 ref" href="#997LastDef" title='LastDef' data-ref="997LastDef">LastDef</a>)</td></tr>
<tr><th id="2973">2973</th><td>        <a class="tu ref" href="#_ZL23replaceRegUsesAfterLoopjjPN4llvm17MachineBasicBlockERNS_19MachineRegisterInfoERNS_13LiveIntervalsE" title='replaceRegUsesAfterLoop' data-use='c' data-ref="_ZL23replaceRegUsesAfterLoopjjPN4llvm17MachineBasicBlockERNS_19MachineRegisterInfoERNS_13LiveIntervalsE">replaceRegUsesAfterLoop</a>(<a class="local col5 ref" href="#1005reg" title='reg' data-ref="1005reg">reg</a>, <a class="local col7 ref" href="#1007NewReg" title='NewReg' data-ref="1007NewReg">NewReg</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a></span>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::LIS" title='llvm::SwingSchedulerDAG::LIS' data-ref="llvm::SwingSchedulerDAG::LIS">LIS</a></span>);</td></tr>
<tr><th id="2974">2974</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#1004MO" title='MO' data-ref="1004MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="2975">2975</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="1008Def" title='Def' data-type='llvm::MachineInstr *' data-ref="1008Def">Def</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col5 ref" href="#1005reg" title='reg' data-ref="1005reg">reg</a>);</td></tr>
<tr><th id="2976">2976</th><td>      <i>// Compute the stage that contains the last definition for instruction.</i></td></tr>
<tr><th id="2977">2977</th><td>      <em>int</em> <dfn class="local col9 decl" id="1009DefStageNum" title='DefStageNum' data-type='int' data-ref="1009DefStageNum">DefStageNum</dfn> = <a class="local col0 ref" href="#1000Schedule" title='Schedule' data-ref="1000Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col8 ref" href="#1008Def" title='Def' data-ref="1008Def">Def</a>));</td></tr>
<tr><th id="2978">2978</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="1010StageNum" title='StageNum' data-type='unsigned int' data-ref="1010StageNum">StageNum</dfn> = <a class="local col8 ref" href="#998CurStageNum" title='CurStageNum' data-ref="998CurStageNum">CurStageNum</a>;</td></tr>
<tr><th id="2979">2979</th><td>      <b>if</b> (<a class="local col9 ref" href="#1009DefStageNum" title='DefStageNum' data-ref="1009DefStageNum">DefStageNum</a> != -<var>1</var> &amp;&amp; (<em>int</em>)<a class="local col9 ref" href="#999InstrStageNum" title='InstrStageNum' data-ref="999InstrStageNum">InstrStageNum</a> &gt; <a class="local col9 ref" href="#1009DefStageNum" title='DefStageNum' data-ref="1009DefStageNum">DefStageNum</a>) {</td></tr>
<tr><th id="2980">2980</th><td>        <i>// Compute the difference in stages between the defintion and the use.</i></td></tr>
<tr><th id="2981">2981</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="1011StageDiff" title='StageDiff' data-type='unsigned int' data-ref="1011StageDiff">StageDiff</dfn> = (<a class="local col9 ref" href="#999InstrStageNum" title='InstrStageNum' data-ref="999InstrStageNum">InstrStageNum</a> - <a class="local col9 ref" href="#1009DefStageNum" title='DefStageNum' data-ref="1009DefStageNum">DefStageNum</a>);</td></tr>
<tr><th id="2982">2982</th><td>        <i>// Make an adjustment to get the last definition.</i></td></tr>
<tr><th id="2983">2983</th><td>        <a class="local col0 ref" href="#1010StageNum" title='StageNum' data-ref="1010StageNum">StageNum</a> -= <a class="local col1 ref" href="#1011StageDiff" title='StageDiff' data-ref="1011StageDiff">StageDiff</a>;</td></tr>
<tr><th id="2984">2984</th><td>      }</td></tr>
<tr><th id="2985">2985</th><td>      <b>if</b> (<a class="local col1 ref" href="#1001VRMap" title='VRMap' data-ref="1001VRMap">VRMap</a>[<a class="local col0 ref" href="#1010StageNum" title='StageNum' data-ref="1010StageNum">StageNum</a>].<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col5 ref" href="#1005reg" title='reg' data-ref="1005reg">reg</a>))</td></tr>
<tr><th id="2986">2986</th><td>        <a class="local col4 ref" href="#1004MO" title='MO' data-ref="1004MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col1 ref" href="#1001VRMap" title='VRMap' data-ref="1001VRMap">VRMap</a>[<a class="local col0 ref" href="#1010StageNum" title='StageNum' data-ref="1010StageNum">StageNum</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col5 ref" href="#1005reg" title='reg' data-ref="1005reg">reg</a>]</a>);</td></tr>
<tr><th id="2987">2987</th><td>    }</td></tr>
<tr><th id="2988">2988</th><td>  }</td></tr>
<tr><th id="2989">2989</th><td>}</td></tr>
<tr><th id="2990">2990</th><td></td></tr>
<tr><th id="2991">2991</th><td><i class="doc">/// Return the instruction in the loop that defines the register.</i></td></tr>
<tr><th id="2992">2992</th><td><i class="doc">/// If the definition is a Phi, then follow the Phi operand to</i></td></tr>
<tr><th id="2993">2993</th><td><i class="doc">/// the instruction in the loop.</i></td></tr>
<tr><th id="2994">2994</th><td><a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG13findDefInLoopEj" title='llvm::SwingSchedulerDAG::findDefInLoop' data-ref="_ZN4llvm17SwingSchedulerDAG13findDefInLoopEj">findDefInLoop</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="1012Reg" title='Reg' data-type='unsigned int' data-ref="1012Reg">Reg</dfn>) {</td></tr>
<tr><th id="2995">2995</th><td>  <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col3 decl" id="1013Visited" title='Visited' data-type='SmallPtrSet&lt;llvm::MachineInstr *, 8&gt;' data-ref="1013Visited">Visited</dfn>;</td></tr>
<tr><th id="2996">2996</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="1014Def" title='Def' data-type='llvm::MachineInstr *' data-ref="1014Def">Def</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col2 ref" href="#1012Reg" title='Reg' data-ref="1012Reg">Reg</a>);</td></tr>
<tr><th id="2997">2997</th><td>  <b>while</b> (<a class="local col4 ref" href="#1014Def" title='Def' data-ref="1014Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="2998">2998</th><td>    <b>if</b> (!<a class="local col3 ref" href="#1013Visited" title='Visited' data-ref="1013Visited">Visited</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col4 ref" href="#1014Def" title='Def' data-ref="1014Def">Def</a>).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SmallPtrSetIterator&lt;llvm::MachineInstr *&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="2999">2999</th><td>      <b>break</b>;</td></tr>
<tr><th id="3000">3000</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="1015i" title='i' data-type='unsigned int' data-ref="1015i">i</dfn> = <var>1</var>, <dfn class="local col6 decl" id="1016e" title='e' data-type='unsigned int' data-ref="1016e">e</dfn> = <a class="local col4 ref" href="#1014Def" title='Def' data-ref="1014Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#1015i" title='i' data-ref="1015i">i</a> &lt; <a class="local col6 ref" href="#1016e" title='e' data-ref="1016e">e</a>; <a class="local col5 ref" href="#1015i" title='i' data-ref="1015i">i</a> += <var>2</var>)</td></tr>
<tr><th id="3001">3001</th><td>      <b>if</b> (<a class="local col4 ref" href="#1014Def" title='Def' data-ref="1014Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#1015i" title='i' data-ref="1015i">i</a> + <var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>) {</td></tr>
<tr><th id="3002">3002</th><td>        <a class="local col4 ref" href="#1014Def" title='Def' data-ref="1014Def">Def</a> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col4 ref" href="#1014Def" title='Def' data-ref="1014Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#1015i" title='i' data-ref="1015i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3003">3003</th><td>        <b>break</b>;</td></tr>
<tr><th id="3004">3004</th><td>      }</td></tr>
<tr><th id="3005">3005</th><td>  }</td></tr>
<tr><th id="3006">3006</th><td>  <b>return</b> <a class="local col4 ref" href="#1014Def" title='Def' data-ref="1014Def">Def</a>;</td></tr>
<tr><th id="3007">3007</th><td>}</td></tr>
<tr><th id="3008">3008</th><td></td></tr>
<tr><th id="3009">3009</th><td><i class="doc">/// Return the new name for the value from the previous stage.</i></td></tr>
<tr><th id="3010">3010</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG13getPrevMapValEjjjjPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEEPNS_17MachineBasicBlockE" title='llvm::SwingSchedulerDAG::getPrevMapVal' data-ref="_ZN4llvm17SwingSchedulerDAG13getPrevMapValEjjjjPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEEPNS_17MachineBasicBlockE">getPrevMapVal</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="1017StageNum" title='StageNum' data-type='unsigned int' data-ref="1017StageNum">StageNum</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="1018PhiStage" title='PhiStage' data-type='unsigned int' data-ref="1018PhiStage">PhiStage</dfn>,</td></tr>
<tr><th id="3011">3011</th><td>                                          <em>unsigned</em> <dfn class="local col9 decl" id="1019LoopVal" title='LoopVal' data-type='unsigned int' data-ref="1019LoopVal">LoopVal</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="1020LoopStage" title='LoopStage' data-type='unsigned int' data-ref="1020LoopStage">LoopStage</dfn>,</td></tr>
<tr><th id="3012">3012</th><td>                                          <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::ValueMapTy" title='llvm::SwingSchedulerDAG::ValueMapTy' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="llvm::SwingSchedulerDAG::ValueMapTy">ValueMapTy</a> *<dfn class="local col1 decl" id="1021VRMap" title='VRMap' data-type='ValueMapTy *' data-ref="1021VRMap">VRMap</dfn>,</td></tr>
<tr><th id="3013">3013</th><td>                                          <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="1022BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="1022BB">BB</dfn>) {</td></tr>
<tr><th id="3014">3014</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="1023PrevVal" title='PrevVal' data-type='unsigned int' data-ref="1023PrevVal">PrevVal</dfn> = <var>0</var>;</td></tr>
<tr><th id="3015">3015</th><td>  <b>if</b> (<a class="local col7 ref" href="#1017StageNum" title='StageNum' data-ref="1017StageNum">StageNum</a> &gt; <a class="local col8 ref" href="#1018PhiStage" title='PhiStage' data-ref="1018PhiStage">PhiStage</a>) {</td></tr>
<tr><th id="3016">3016</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="1024LoopInst" title='LoopInst' data-type='llvm::MachineInstr *' data-ref="1024LoopInst">LoopInst</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col9 ref" href="#1019LoopVal" title='LoopVal' data-ref="1019LoopVal">LoopVal</a>);</td></tr>
<tr><th id="3017">3017</th><td>    <b>if</b> (<a class="local col8 ref" href="#1018PhiStage" title='PhiStage' data-ref="1018PhiStage">PhiStage</a> == <a class="local col0 ref" href="#1020LoopStage" title='LoopStage' data-ref="1020LoopStage">LoopStage</a> &amp;&amp; <a class="local col1 ref" href="#1021VRMap" title='VRMap' data-ref="1021VRMap">VRMap</a>[<a class="local col7 ref" href="#1017StageNum" title='StageNum' data-ref="1017StageNum">StageNum</a> - <var>1</var>].<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col9 ref" href="#1019LoopVal" title='LoopVal' data-ref="1019LoopVal">LoopVal</a>))</td></tr>
<tr><th id="3018">3018</th><td>      <i>// The name is defined in the previous stage.</i></td></tr>
<tr><th id="3019">3019</th><td>      <a class="local col3 ref" href="#1023PrevVal" title='PrevVal' data-ref="1023PrevVal">PrevVal</a> = <a class="local col1 ref" href="#1021VRMap" title='VRMap' data-ref="1021VRMap">VRMap</a>[<a class="local col7 ref" href="#1017StageNum" title='StageNum' data-ref="1017StageNum">StageNum</a> - <var>1</var>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col9 ref" href="#1019LoopVal" title='LoopVal' data-ref="1019LoopVal">LoopVal</a>]</a>;</td></tr>
<tr><th id="3020">3020</th><td>    <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1021VRMap" title='VRMap' data-ref="1021VRMap">VRMap</a>[<a class="local col7 ref" href="#1017StageNum" title='StageNum' data-ref="1017StageNum">StageNum</a>].<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col9 ref" href="#1019LoopVal" title='LoopVal' data-ref="1019LoopVal">LoopVal</a>))</td></tr>
<tr><th id="3021">3021</th><td>      <i>// The previous name is defined in the current stage when the instruction</i></td></tr>
<tr><th id="3022">3022</th><td><i>      // order is swapped.</i></td></tr>
<tr><th id="3023">3023</th><td>      <a class="local col3 ref" href="#1023PrevVal" title='PrevVal' data-ref="1023PrevVal">PrevVal</a> = <a class="local col1 ref" href="#1021VRMap" title='VRMap' data-ref="1021VRMap">VRMap</a>[<a class="local col7 ref" href="#1017StageNum" title='StageNum' data-ref="1017StageNum">StageNum</a>]<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col9 ref" href="#1019LoopVal" title='LoopVal' data-ref="1019LoopVal">LoopVal</a>]</a>;</td></tr>
<tr><th id="3024">3024</th><td>    <b>else</b> <b>if</b> (!<a class="local col4 ref" href="#1024LoopInst" title='LoopInst' data-ref="1024LoopInst">LoopInst</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() || <a class="local col4 ref" href="#1024LoopInst" title='LoopInst' data-ref="1024LoopInst">LoopInst</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col2 ref" href="#1022BB" title='BB' data-ref="1022BB">BB</a>)</td></tr>
<tr><th id="3025">3025</th><td>      <i>// The loop value hasn't yet been scheduled.</i></td></tr>
<tr><th id="3026">3026</th><td>      <a class="local col3 ref" href="#1023PrevVal" title='PrevVal' data-ref="1023PrevVal">PrevVal</a> = <a class="local col9 ref" href="#1019LoopVal" title='LoopVal' data-ref="1019LoopVal">LoopVal</a>;</td></tr>
<tr><th id="3027">3027</th><td>    <b>else</b> <b>if</b> (<a class="local col7 ref" href="#1017StageNum" title='StageNum' data-ref="1017StageNum">StageNum</a> == <a class="local col8 ref" href="#1018PhiStage" title='PhiStage' data-ref="1018PhiStage">PhiStage</a> + <var>1</var>)</td></tr>
<tr><th id="3028">3028</th><td>      <i>// The loop value is another phi, which has not been scheduled.</i></td></tr>
<tr><th id="3029">3029</th><td>      <a class="local col3 ref" href="#1023PrevVal" title='PrevVal' data-ref="1023PrevVal">PrevVal</a> = <a class="tu ref" href="#_ZL13getInitPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE" title='getInitPhiReg' data-use='c' data-ref="_ZL13getInitPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE">getInitPhiReg</a>(<span class='refarg'>*<a class="local col4 ref" href="#1024LoopInst" title='LoopInst' data-ref="1024LoopInst">LoopInst</a></span>, <a class="local col2 ref" href="#1022BB" title='BB' data-ref="1022BB">BB</a>);</td></tr>
<tr><th id="3030">3030</th><td>    <b>else</b> <b>if</b> (<a class="local col7 ref" href="#1017StageNum" title='StageNum' data-ref="1017StageNum">StageNum</a> &gt; <a class="local col8 ref" href="#1018PhiStage" title='PhiStage' data-ref="1018PhiStage">PhiStage</a> + <var>1</var> &amp;&amp; <a class="local col4 ref" href="#1024LoopInst" title='LoopInst' data-ref="1024LoopInst">LoopInst</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col2 ref" href="#1022BB" title='BB' data-ref="1022BB">BB</a>)</td></tr>
<tr><th id="3031">3031</th><td>      <i>// The loop value is another phi, which has been scheduled.</i></td></tr>
<tr><th id="3032">3032</th><td>      <a class="local col3 ref" href="#1023PrevVal" title='PrevVal' data-ref="1023PrevVal">PrevVal</a> =</td></tr>
<tr><th id="3033">3033</th><td>          <a class="member" href="#_ZN4llvm17SwingSchedulerDAG13getPrevMapValEjjjjPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEEPNS_17MachineBasicBlockE" title='llvm::SwingSchedulerDAG::getPrevMapVal' data-ref="_ZN4llvm17SwingSchedulerDAG13getPrevMapValEjjjjPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEEPNS_17MachineBasicBlockE">getPrevMapVal</a>(<a class="local col7 ref" href="#1017StageNum" title='StageNum' data-ref="1017StageNum">StageNum</a> - <var>1</var>, <a class="local col8 ref" href="#1018PhiStage" title='PhiStage' data-ref="1018PhiStage">PhiStage</a>, <a class="tu ref" href="#_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE" title='getLoopPhiReg' data-use='c' data-ref="_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE">getLoopPhiReg</a>(<span class='refarg'>*<a class="local col4 ref" href="#1024LoopInst" title='LoopInst' data-ref="1024LoopInst">LoopInst</a></span>, <a class="local col2 ref" href="#1022BB" title='BB' data-ref="1022BB">BB</a>),</td></tr>
<tr><th id="3034">3034</th><td>                        <a class="local col0 ref" href="#1020LoopStage" title='LoopStage' data-ref="1020LoopStage">LoopStage</a>, <a class="local col1 ref" href="#1021VRMap" title='VRMap' data-ref="1021VRMap">VRMap</a>, <a class="local col2 ref" href="#1022BB" title='BB' data-ref="1022BB">BB</a>);</td></tr>
<tr><th id="3035">3035</th><td>  }</td></tr>
<tr><th id="3036">3036</th><td>  <b>return</b> <a class="local col3 ref" href="#1023PrevVal" title='PrevVal' data-ref="1023PrevVal">PrevVal</a>;</td></tr>
<tr><th id="3037">3037</th><td>}</td></tr>
<tr><th id="3038">3038</th><td></td></tr>
<tr><th id="3039">3039</th><td><i class="doc">/// Rewrite the Phi values in the specified block to use the mappings</i></td></tr>
<tr><th id="3040">3040</th><td><i class="doc">/// from the initial operand. Once the Phi is scheduled, we switch</i></td></tr>
<tr><th id="3041">3041</th><td><i class="doc">/// to using the loop value instead of the Phi value, so those names</i></td></tr>
<tr><th id="3042">3042</th><td><i class="doc">/// do not need to be rewritten.</i></td></tr>
<tr><th id="3043">3043</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG16rewritePhiValuesEPNS_17MachineBasicBlockEjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairI1376084" title='llvm::SwingSchedulerDAG::rewritePhiValues' data-ref="_ZN4llvm17SwingSchedulerDAG16rewritePhiValuesEPNS_17MachineBasicBlockEjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairI1376084">rewritePhiValues</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="1025NewBB" title='NewBB' data-type='llvm::MachineBasicBlock *' data-ref="1025NewBB">NewBB</dfn>,</td></tr>
<tr><th id="3044">3044</th><td>                                         <em>unsigned</em> <dfn class="local col6 decl" id="1026StageNum" title='StageNum' data-type='unsigned int' data-ref="1026StageNum">StageNum</dfn>,</td></tr>
<tr><th id="3045">3045</th><td>                                         <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col7 decl" id="1027Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="1027Schedule">Schedule</dfn>,</td></tr>
<tr><th id="3046">3046</th><td>                                         <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::ValueMapTy" title='llvm::SwingSchedulerDAG::ValueMapTy' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="llvm::SwingSchedulerDAG::ValueMapTy">ValueMapTy</a> *<dfn class="local col8 decl" id="1028VRMap" title='VRMap' data-type='ValueMapTy *' data-ref="1028VRMap">VRMap</dfn>,</td></tr>
<tr><th id="3047">3047</th><td>                                         <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::InstrMapTy" title='llvm::SwingSchedulerDAG::InstrMapTy' data-type='DenseMap&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;' data-ref="llvm::SwingSchedulerDAG::InstrMapTy">InstrMapTy</a> &amp;<dfn class="local col9 decl" id="1029InstrMap" title='InstrMap' data-type='InstrMapTy &amp;' data-ref="1029InstrMap">InstrMap</dfn>) {</td></tr>
<tr><th id="3048">3048</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="1030PHI" title='PHI' data-type='llvm::MachineInstr &amp;' data-ref="1030PHI">PHI</dfn> : <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4phisEv" title='llvm::MachineBasicBlock::phis' data-ref="_ZN4llvm17MachineBasicBlock4phisEv">phis</a>()) {</td></tr>
<tr><th id="3049">3049</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="1031InitVal" title='InitVal' data-type='unsigned int' data-ref="1031InitVal">InitVal</dfn> = <var>0</var>;</td></tr>
<tr><th id="3050">3050</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="1032LoopVal" title='LoopVal' data-type='unsigned int' data-ref="1032LoopVal">LoopVal</dfn> = <var>0</var>;</td></tr>
<tr><th id="3051">3051</th><td>    <a class="tu ref" href="#_ZL10getPhiRegsRN4llvm12MachineInstrEPNS_17MachineBasicBlockERjS4_" title='getPhiRegs' data-use='c' data-ref="_ZL10getPhiRegsRN4llvm12MachineInstrEPNS_17MachineBasicBlockERjS4_">getPhiRegs</a>(<span class='refarg'><a class="local col0 ref" href="#1030PHI" title='PHI' data-ref="1030PHI">PHI</a></span>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <span class='refarg'><a class="local col1 ref" href="#1031InitVal" title='InitVal' data-ref="1031InitVal">InitVal</a></span>, <span class='refarg'><a class="local col2 ref" href="#1032LoopVal" title='LoopVal' data-ref="1032LoopVal">LoopVal</a></span>);</td></tr>
<tr><th id="3052">3052</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="1033PhiDef" title='PhiDef' data-type='unsigned int' data-ref="1033PhiDef">PhiDef</dfn> = <a class="local col0 ref" href="#1030PHI" title='PHI' data-ref="1030PHI">PHI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3053">3053</th><td></td></tr>
<tr><th id="3054">3054</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="1034PhiStage" title='PhiStage' data-type='unsigned int' data-ref="1034PhiStage">PhiStage</dfn> =</td></tr>
<tr><th id="3055">3055</th><td>        (<em>unsigned</em>)<a class="local col7 ref" href="#1027Schedule" title='Schedule' data-ref="1027Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col3 ref" href="#1033PhiDef" title='PhiDef' data-ref="1033PhiDef">PhiDef</a>)));</td></tr>
<tr><th id="3056">3056</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="1035LoopStage" title='LoopStage' data-type='unsigned int' data-ref="1035LoopStage">LoopStage</dfn> =</td></tr>
<tr><th id="3057">3057</th><td>        (<em>unsigned</em>)<a class="local col7 ref" href="#1027Schedule" title='Schedule' data-ref="1027Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col2 ref" href="#1032LoopVal" title='LoopVal' data-ref="1032LoopVal">LoopVal</a>)));</td></tr>
<tr><th id="3058">3058</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="1036NumPhis" title='NumPhis' data-type='unsigned int' data-ref="1036NumPhis">NumPhis</dfn> = <a class="local col7 ref" href="#1027Schedule" title='Schedule' data-ref="1027Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm10SMSchedule15getStagesForPhiEi" title='llvm::SMSchedule::getStagesForPhi' data-ref="_ZN4llvm10SMSchedule15getStagesForPhiEi">getStagesForPhi</a>(<a class="local col3 ref" href="#1033PhiDef" title='PhiDef' data-ref="1033PhiDef">PhiDef</a>);</td></tr>
<tr><th id="3059">3059</th><td>    <b>if</b> (<a class="local col6 ref" href="#1036NumPhis" title='NumPhis' data-ref="1036NumPhis">NumPhis</a> &gt; <a class="local col6 ref" href="#1026StageNum" title='StageNum' data-ref="1026StageNum">StageNum</a>)</td></tr>
<tr><th id="3060">3060</th><td>      <a class="local col6 ref" href="#1036NumPhis" title='NumPhis' data-ref="1036NumPhis">NumPhis</a> = <a class="local col6 ref" href="#1026StageNum" title='StageNum' data-ref="1026StageNum">StageNum</a>;</td></tr>
<tr><th id="3061">3061</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="1037np" title='np' data-type='unsigned int' data-ref="1037np">np</dfn> = <var>0</var>; <a class="local col7 ref" href="#1037np" title='np' data-ref="1037np">np</a> &lt;= <a class="local col6 ref" href="#1036NumPhis" title='NumPhis' data-ref="1036NumPhis">NumPhis</a>; ++<a class="local col7 ref" href="#1037np" title='np' data-ref="1037np">np</a>) {</td></tr>
<tr><th id="3062">3062</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="1038NewVal" title='NewVal' data-type='unsigned int' data-ref="1038NewVal">NewVal</dfn> =</td></tr>
<tr><th id="3063">3063</th><td>          <a class="member" href="#_ZN4llvm17SwingSchedulerDAG13getPrevMapValEjjjjPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEEPNS_17MachineBasicBlockE" title='llvm::SwingSchedulerDAG::getPrevMapVal' data-ref="_ZN4llvm17SwingSchedulerDAG13getPrevMapValEjjjjPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEEPNS_17MachineBasicBlockE">getPrevMapVal</a>(<a class="local col6 ref" href="#1026StageNum" title='StageNum' data-ref="1026StageNum">StageNum</a> - <a class="local col7 ref" href="#1037np" title='np' data-ref="1037np">np</a>, <a class="local col4 ref" href="#1034PhiStage" title='PhiStage' data-ref="1034PhiStage">PhiStage</a>, <a class="local col2 ref" href="#1032LoopVal" title='LoopVal' data-ref="1032LoopVal">LoopVal</a>, <a class="local col5 ref" href="#1035LoopStage" title='LoopStage' data-ref="1035LoopStage">LoopStage</a>, <a class="local col8 ref" href="#1028VRMap" title='VRMap' data-ref="1028VRMap">VRMap</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>);</td></tr>
<tr><th id="3064">3064</th><td>      <b>if</b> (!<a class="local col8 ref" href="#1038NewVal" title='NewVal' data-ref="1038NewVal">NewVal</a>)</td></tr>
<tr><th id="3065">3065</th><td>        <a class="local col8 ref" href="#1038NewVal" title='NewVal' data-ref="1038NewVal">NewVal</a> = <a class="local col1 ref" href="#1031InitVal" title='InitVal' data-ref="1031InitVal">InitVal</a>;</td></tr>
<tr><th id="3066">3066</th><td>      <a class="member" href="#_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723" title='llvm::SwingSchedulerDAG::rewriteScheduledInstr' data-ref="_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723">rewriteScheduledInstr</a>(<a class="local col5 ref" href="#1025NewBB" title='NewBB' data-ref="1025NewBB">NewBB</a>, <span class='refarg'><a class="local col7 ref" href="#1027Schedule" title='Schedule' data-ref="1027Schedule">Schedule</a></span>, <span class='refarg'><a class="local col9 ref" href="#1029InstrMap" title='InstrMap' data-ref="1029InstrMap">InstrMap</a></span>, <a class="local col6 ref" href="#1026StageNum" title='StageNum' data-ref="1026StageNum">StageNum</a> - <a class="local col7 ref" href="#1037np" title='np' data-ref="1037np">np</a>, <a class="local col7 ref" href="#1037np" title='np' data-ref="1037np">np</a>, &amp;<a class="local col0 ref" href="#1030PHI" title='PHI' data-ref="1030PHI">PHI</a>,</td></tr>
<tr><th id="3067">3067</th><td>                            <a class="local col3 ref" href="#1033PhiDef" title='PhiDef' data-ref="1033PhiDef">PhiDef</a>, <a class="local col8 ref" href="#1038NewVal" title='NewVal' data-ref="1038NewVal">NewVal</a>);</td></tr>
<tr><th id="3068">3068</th><td>    }</td></tr>
<tr><th id="3069">3069</th><td>  }</td></tr>
<tr><th id="3070">3070</th><td>}</td></tr>
<tr><th id="3071">3071</th><td></td></tr>
<tr><th id="3072">3072</th><td><i class="doc">/// Rewrite a previously scheduled instruction to use the register value</i></td></tr>
<tr><th id="3073">3073</th><td><i class="doc">/// from the new instruction. Make sure the instruction occurs in the</i></td></tr>
<tr><th id="3074">3074</th><td><i class="doc">/// basic block, and we don't change the uses in the new instruction.</i></td></tr>
<tr><th id="3075">3075</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723" title='llvm::SwingSchedulerDAG::rewriteScheduledInstr' data-ref="_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723">rewriteScheduledInstr</dfn>(</td></tr>
<tr><th id="3076">3076</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="1039BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="1039BB">BB</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col0 decl" id="1040Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="1040Schedule">Schedule</dfn>, <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::InstrMapTy" title='llvm::SwingSchedulerDAG::InstrMapTy' data-type='DenseMap&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;' data-ref="llvm::SwingSchedulerDAG::InstrMapTy">InstrMapTy</a> &amp;<dfn class="local col1 decl" id="1041InstrMap" title='InstrMap' data-type='InstrMapTy &amp;' data-ref="1041InstrMap">InstrMap</dfn>,</td></tr>
<tr><th id="3077">3077</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="1042CurStageNum" title='CurStageNum' data-type='unsigned int' data-ref="1042CurStageNum">CurStageNum</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="1043PhiNum" title='PhiNum' data-type='unsigned int' data-ref="1043PhiNum">PhiNum</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="1044Phi" title='Phi' data-type='llvm::MachineInstr *' data-ref="1044Phi">Phi</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="1045OldReg" title='OldReg' data-type='unsigned int' data-ref="1045OldReg">OldReg</dfn>,</td></tr>
<tr><th id="3078">3078</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="1046NewReg" title='NewReg' data-type='unsigned int' data-ref="1046NewReg">NewReg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="1047PrevReg" title='PrevReg' data-type='unsigned int' data-ref="1047PrevReg">PrevReg</dfn>) {</td></tr>
<tr><th id="3079">3079</th><td>  <em>bool</em> <dfn class="local col8 decl" id="1048InProlog" title='InProlog' data-type='bool' data-ref="1048InProlog">InProlog</dfn> = (<a class="local col2 ref" href="#1042CurStageNum" title='CurStageNum' data-ref="1042CurStageNum">CurStageNum</a> &lt; <a class="local col0 ref" href="#1040Schedule" title='Schedule' data-ref="1040Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm10SMSchedule16getMaxStageCountEv" title='llvm::SMSchedule::getMaxStageCount' data-ref="_ZN4llvm10SMSchedule16getMaxStageCountEv">getMaxStageCount</a>());</td></tr>
<tr><th id="3080">3080</th><td>  <em>int</em> <dfn class="local col9 decl" id="1049StagePhi" title='StagePhi' data-type='int' data-ref="1049StagePhi">StagePhi</dfn> = <a class="local col0 ref" href="#1040Schedule" title='Schedule' data-ref="1040Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col4 ref" href="#1044Phi" title='Phi' data-ref="1044Phi">Phi</a>)) + <a class="local col3 ref" href="#1043PhiNum" title='PhiNum' data-ref="1043PhiNum">PhiNum</a>;</td></tr>
<tr><th id="3081">3081</th><td>  <i>// Rewrite uses that have been scheduled already to use the new</i></td></tr>
<tr><th id="3082">3082</th><td><i>  // Phi register.</i></td></tr>
<tr><th id="3083">3083</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a> <dfn class="local col0 decl" id="1050UI" title='UI' data-type='MachineRegisterInfo::use_iterator' data-ref="1050UI">UI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col5 ref" href="#1045OldReg" title='OldReg' data-ref="1045OldReg">OldReg</a>),</td></tr>
<tr><th id="3084">3084</th><td>                                         <dfn class="local col1 decl" id="1051EI" title='EI' data-type='MachineRegisterInfo::use_iterator' data-ref="1051EI">EI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>();</td></tr>
<tr><th id="3085">3085</th><td>       <a class="local col0 ref" href="#1050UI" title='UI' data-ref="1050UI">UI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col1 ref" href="#1051EI" title='EI' data-ref="1051EI">EI</a>;) {</td></tr>
<tr><th id="3086">3086</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1052UseOp" title='UseOp' data-type='llvm::MachineOperand &amp;' data-ref="1052UseOp">UseOp</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="local col0 ref" href="#1050UI" title='UI' data-ref="1050UI">UI</a>;</td></tr>
<tr><th id="3087">3087</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="1053UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="1053UseMI">UseMI</dfn> = <a class="local col2 ref" href="#1052UseOp" title='UseOp' data-ref="1052UseOp">UseOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="3088">3088</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col0 ref" href="#1050UI" title='UI' data-ref="1050UI">UI</a>;</td></tr>
<tr><th id="3089">3089</th><td>    <b>if</b> (<a class="local col3 ref" href="#1053UseMI" title='UseMI' data-ref="1053UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col9 ref" href="#1039BB" title='BB' data-ref="1039BB">BB</a>)</td></tr>
<tr><th id="3090">3090</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3091">3091</th><td>    <b>if</b> (<a class="local col3 ref" href="#1053UseMI" title='UseMI' data-ref="1053UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="3092">3092</th><td>      <b>if</b> (!<a class="local col4 ref" href="#1044Phi" title='Phi' data-ref="1044Phi">Phi</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; <a class="local col3 ref" href="#1053UseMI" title='UseMI' data-ref="1053UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col6 ref" href="#1046NewReg" title='NewReg' data-ref="1046NewReg">NewReg</a>)</td></tr>
<tr><th id="3093">3093</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3094">3094</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE" title='getLoopPhiReg' data-use='c' data-ref="_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE">getLoopPhiReg</a>(<span class='refarg'>*<a class="local col3 ref" href="#1053UseMI" title='UseMI' data-ref="1053UseMI">UseMI</a></span>, <a class="local col9 ref" href="#1039BB" title='BB' data-ref="1039BB">BB</a>) != <a class="local col5 ref" href="#1045OldReg" title='OldReg' data-ref="1045OldReg">OldReg</a>)</td></tr>
<tr><th id="3095">3095</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3096">3096</th><td>    }</td></tr>
<tr><th id="3097">3097</th><td>    <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::InstrMapTy" title='llvm::SwingSchedulerDAG::InstrMapTy' data-type='DenseMap&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;' data-ref="llvm::SwingSchedulerDAG::InstrMapTy">InstrMapTy</a>::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,llvm::MachineInstr*,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::Mac3270991" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::MachineInstr *, llvm::MachineInstr *, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt; &gt;, llvm::MachineInstr *, llvm::MachineInstr *, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::MachineInstr *, llvm::MachineInstr *, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,llvm::MachineInstr*,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::Mac3270991">iterator</a> <dfn class="local col4 decl" id="1054OrigInstr" title='OrigInstr' data-type='InstrMapTy::iterator' data-ref="1054OrigInstr">OrigInstr</dfn> = <a class="local col1 ref" href="#1041InstrMap" title='InstrMap' data-ref="1041InstrMap">InstrMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col3 ref" href="#1053UseMI" title='UseMI' data-ref="1053UseMI">UseMI</a>);</td></tr>
<tr><th id="3098">3098</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OrigInstr != InstrMap.end() &amp;&amp; &quot;Instruction not scheduled.&quot;) ? void (0) : __assert_fail (&quot;OrigInstr != InstrMap.end() &amp;&amp; \&quot;Instruction not scheduled.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 3098, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#1054OrigInstr" title='OrigInstr' data-ref="1054OrigInstr">OrigInstr</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col1 ref" href="#1041InstrMap" title='InstrMap' data-ref="1041InstrMap">InstrMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>() &amp;&amp; <q>"Instruction not scheduled."</q>);</td></tr>
<tr><th id="3099">3099</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="1055OrigMISU" title='OrigMISU' data-type='llvm::SUnit *' data-ref="1055OrigMISU">OrigMISU</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col4 ref" href="#1054OrigInstr" title='OrigInstr' data-ref="1054OrigInstr">OrigInstr</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="3100">3100</th><td>    <em>int</em> <dfn class="local col6 decl" id="1056StageSched" title='StageSched' data-type='int' data-ref="1056StageSched">StageSched</dfn> = <a class="local col0 ref" href="#1040Schedule" title='Schedule' data-ref="1040Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="local col5 ref" href="#1055OrigMISU" title='OrigMISU' data-ref="1055OrigMISU">OrigMISU</a>);</td></tr>
<tr><th id="3101">3101</th><td>    <em>int</em> <dfn class="local col7 decl" id="1057CycleSched" title='CycleSched' data-type='int' data-ref="1057CycleSched">CycleSched</dfn> = <a class="local col0 ref" href="#1040Schedule" title='Schedule' data-ref="1040Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14cycleScheduledEPNS_5SUnitE" title='llvm::SMSchedule::cycleScheduled' data-ref="_ZNK4llvm10SMSchedule14cycleScheduledEPNS_5SUnitE">cycleScheduled</a>(<a class="local col5 ref" href="#1055OrigMISU" title='OrigMISU' data-ref="1055OrigMISU">OrigMISU</a>);</td></tr>
<tr><th id="3102">3102</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="1058ReplaceReg" title='ReplaceReg' data-type='unsigned int' data-ref="1058ReplaceReg">ReplaceReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="3103">3103</th><td>    <i>// This is the stage for the scheduled instruction.</i></td></tr>
<tr><th id="3104">3104</th><td>    <b>if</b> (<a class="local col9 ref" href="#1049StagePhi" title='StagePhi' data-ref="1049StagePhi">StagePhi</a> == <a class="local col6 ref" href="#1056StageSched" title='StageSched' data-ref="1056StageSched">StageSched</a> &amp;&amp; <a class="local col4 ref" href="#1044Phi" title='Phi' data-ref="1044Phi">Phi</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="3105">3105</th><td>      <em>int</em> <dfn class="local col9 decl" id="1059CyclePhi" title='CyclePhi' data-type='int' data-ref="1059CyclePhi">CyclePhi</dfn> = <a class="local col0 ref" href="#1040Schedule" title='Schedule' data-ref="1040Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14cycleScheduledEPNS_5SUnitE" title='llvm::SMSchedule::cycleScheduled' data-ref="_ZNK4llvm10SMSchedule14cycleScheduledEPNS_5SUnitE">cycleScheduled</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col4 ref" href="#1044Phi" title='Phi' data-ref="1044Phi">Phi</a>));</td></tr>
<tr><th id="3106">3106</th><td>      <b>if</b> (<a class="local col7 ref" href="#1047PrevReg" title='PrevReg' data-ref="1047PrevReg">PrevReg</a> &amp;&amp; <a class="local col8 ref" href="#1048InProlog" title='InProlog' data-ref="1048InProlog">InProlog</a>)</td></tr>
<tr><th id="3107">3107</th><td>        <a class="local col8 ref" href="#1058ReplaceReg" title='ReplaceReg' data-ref="1058ReplaceReg">ReplaceReg</a> = <a class="local col7 ref" href="#1047PrevReg" title='PrevReg' data-ref="1047PrevReg">PrevReg</a>;</td></tr>
<tr><th id="3108">3108</th><td>      <b>else</b> <b>if</b> (<a class="local col7 ref" href="#1047PrevReg" title='PrevReg' data-ref="1047PrevReg">PrevReg</a> &amp;&amp; !<a class="local col0 ref" href="#1040Schedule" title='Schedule' data-ref="1040Schedule">Schedule</a>.<a class="ref" href="#_ZN4llvm10SMSchedule13isLoopCarriedEPNS_17SwingSchedulerDAGERNS_12MachineInstrE" title='llvm::SMSchedule::isLoopCarried' data-ref="_ZN4llvm10SMSchedule13isLoopCarriedEPNS_17SwingSchedulerDAGERNS_12MachineInstrE">isLoopCarried</a>(<b>this</b>, <span class='refarg'>*<a class="local col4 ref" href="#1044Phi" title='Phi' data-ref="1044Phi">Phi</a></span>) &amp;&amp;</td></tr>
<tr><th id="3109">3109</th><td>               (<a class="local col9 ref" href="#1059CyclePhi" title='CyclePhi' data-ref="1059CyclePhi">CyclePhi</a> &lt;= <a class="local col7 ref" href="#1057CycleSched" title='CycleSched' data-ref="1057CycleSched">CycleSched</a> || <a class="local col5 ref" href="#1055OrigMISU" title='OrigMISU' data-ref="1055OrigMISU">OrigMISU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()))</td></tr>
<tr><th id="3110">3110</th><td>        <a class="local col8 ref" href="#1058ReplaceReg" title='ReplaceReg' data-ref="1058ReplaceReg">ReplaceReg</a> = <a class="local col7 ref" href="#1047PrevReg" title='PrevReg' data-ref="1047PrevReg">PrevReg</a>;</td></tr>
<tr><th id="3111">3111</th><td>      <b>else</b></td></tr>
<tr><th id="3112">3112</th><td>        <a class="local col8 ref" href="#1058ReplaceReg" title='ReplaceReg' data-ref="1058ReplaceReg">ReplaceReg</a> = <a class="local col6 ref" href="#1046NewReg" title='NewReg' data-ref="1046NewReg">NewReg</a>;</td></tr>
<tr><th id="3113">3113</th><td>    }</td></tr>
<tr><th id="3114">3114</th><td>    <i>// The scheduled instruction occurs before the scheduled Phi, and the</i></td></tr>
<tr><th id="3115">3115</th><td><i>    // Phi is not loop carried.</i></td></tr>
<tr><th id="3116">3116</th><td>    <b>if</b> (!<a class="local col8 ref" href="#1048InProlog" title='InProlog' data-ref="1048InProlog">InProlog</a> &amp;&amp; <a class="local col9 ref" href="#1049StagePhi" title='StagePhi' data-ref="1049StagePhi">StagePhi</a> + <var>1</var> == <a class="local col6 ref" href="#1056StageSched" title='StageSched' data-ref="1056StageSched">StageSched</a> &amp;&amp;</td></tr>
<tr><th id="3117">3117</th><td>        !<a class="local col0 ref" href="#1040Schedule" title='Schedule' data-ref="1040Schedule">Schedule</a>.<a class="ref" href="#_ZN4llvm10SMSchedule13isLoopCarriedEPNS_17SwingSchedulerDAGERNS_12MachineInstrE" title='llvm::SMSchedule::isLoopCarried' data-ref="_ZN4llvm10SMSchedule13isLoopCarriedEPNS_17SwingSchedulerDAGERNS_12MachineInstrE">isLoopCarried</a>(<b>this</b>, <span class='refarg'>*<a class="local col4 ref" href="#1044Phi" title='Phi' data-ref="1044Phi">Phi</a></span>))</td></tr>
<tr><th id="3118">3118</th><td>      <a class="local col8 ref" href="#1058ReplaceReg" title='ReplaceReg' data-ref="1058ReplaceReg">ReplaceReg</a> = <a class="local col6 ref" href="#1046NewReg" title='NewReg' data-ref="1046NewReg">NewReg</a>;</td></tr>
<tr><th id="3119">3119</th><td>    <b>if</b> (<a class="local col9 ref" href="#1049StagePhi" title='StagePhi' data-ref="1049StagePhi">StagePhi</a> &gt; <a class="local col6 ref" href="#1056StageSched" title='StageSched' data-ref="1056StageSched">StageSched</a> &amp;&amp; <a class="local col4 ref" href="#1044Phi" title='Phi' data-ref="1044Phi">Phi</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="3120">3120</th><td>      <a class="local col8 ref" href="#1058ReplaceReg" title='ReplaceReg' data-ref="1058ReplaceReg">ReplaceReg</a> = <a class="local col6 ref" href="#1046NewReg" title='NewReg' data-ref="1046NewReg">NewReg</a>;</td></tr>
<tr><th id="3121">3121</th><td>    <b>if</b> (!<a class="local col8 ref" href="#1048InProlog" title='InProlog' data-ref="1048InProlog">InProlog</a> &amp;&amp; !<a class="local col4 ref" href="#1044Phi" title='Phi' data-ref="1044Phi">Phi</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; <a class="local col9 ref" href="#1049StagePhi" title='StagePhi' data-ref="1049StagePhi">StagePhi</a> &lt; <a class="local col6 ref" href="#1056StageSched" title='StageSched' data-ref="1056StageSched">StageSched</a>)</td></tr>
<tr><th id="3122">3122</th><td>      <a class="local col8 ref" href="#1058ReplaceReg" title='ReplaceReg' data-ref="1058ReplaceReg">ReplaceReg</a> = <a class="local col6 ref" href="#1046NewReg" title='NewReg' data-ref="1046NewReg">NewReg</a>;</td></tr>
<tr><th id="3123">3123</th><td>    <b>if</b> (<a class="local col8 ref" href="#1058ReplaceReg" title='ReplaceReg' data-ref="1058ReplaceReg">ReplaceReg</a>) {</td></tr>
<tr><th id="3124">3124</th><td>      <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col8 ref" href="#1058ReplaceReg" title='ReplaceReg' data-ref="1058ReplaceReg">ReplaceReg</a>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#1045OldReg" title='OldReg' data-ref="1045OldReg">OldReg</a>));</td></tr>
<tr><th id="3125">3125</th><td>      <a class="local col2 ref" href="#1052UseOp" title='UseOp' data-ref="1052UseOp">UseOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col8 ref" href="#1058ReplaceReg" title='ReplaceReg' data-ref="1058ReplaceReg">ReplaceReg</a>);</td></tr>
<tr><th id="3126">3126</th><td>    }</td></tr>
<tr><th id="3127">3127</th><td>  }</td></tr>
<tr><th id="3128">3128</th><td>}</td></tr>
<tr><th id="3129">3129</th><td></td></tr>
<tr><th id="3130">3130</th><td><i class="doc">/// Check if we can change the instruction to use an offset value from the</i></td></tr>
<tr><th id="3131">3131</th><td><i class="doc">/// previous iteration. If so, return true and set the base and offset values</i></td></tr>
<tr><th id="3132">3132</th><td><i class="doc">/// so that we can rewrite the load, if necessary.</i></td></tr>
<tr><th id="3133">3133</th><td><i class="doc">///   v1 = Phi(v0, v3)</i></td></tr>
<tr><th id="3134">3134</th><td><i class="doc">///   v2 = load v1, 0</i></td></tr>
<tr><th id="3135">3135</th><td><i class="doc">///   v3 = post_store v1, 4, x</i></td></tr>
<tr><th id="3136">3136</th><td><i class="doc">/// This function enables the load to be rewritten as v2 = load v3, 4.</i></td></tr>
<tr><th id="3137">3137</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG21canUseLastOffsetValueEPNS_12MachineInstrERjS3_S3_Rl" title='llvm::SwingSchedulerDAG::canUseLastOffsetValue' data-ref="_ZN4llvm17SwingSchedulerDAG21canUseLastOffsetValueEPNS_12MachineInstrERjS3_S3_Rl">canUseLastOffsetValue</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="1060MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1060MI">MI</dfn>,</td></tr>
<tr><th id="3138">3138</th><td>                                              <em>unsigned</em> &amp;<dfn class="local col1 decl" id="1061BasePos" title='BasePos' data-type='unsigned int &amp;' data-ref="1061BasePos">BasePos</dfn>,</td></tr>
<tr><th id="3139">3139</th><td>                                              <em>unsigned</em> &amp;<dfn class="local col2 decl" id="1062OffsetPos" title='OffsetPos' data-type='unsigned int &amp;' data-ref="1062OffsetPos">OffsetPos</dfn>,</td></tr>
<tr><th id="3140">3140</th><td>                                              <em>unsigned</em> &amp;<dfn class="local col3 decl" id="1063NewBase" title='NewBase' data-type='unsigned int &amp;' data-ref="1063NewBase">NewBase</dfn>,</td></tr>
<tr><th id="3141">3141</th><td>                                              <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col4 decl" id="1064Offset" title='Offset' data-type='int64_t &amp;' data-ref="1064Offset">Offset</dfn>) {</td></tr>
<tr><th id="3142">3142</th><td>  <i>// Get the load instruction.</i></td></tr>
<tr><th id="3143">3143</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo15isPostIncrementERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isPostIncrement' data-ref="_ZNK4llvm15TargetInstrInfo15isPostIncrementERKNS_12MachineInstrE">isPostIncrement</a>(*<a class="local col0 ref" href="#1060MI" title='MI' data-ref="1060MI">MI</a>))</td></tr>
<tr><th id="3144">3144</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3145">3145</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="1065BasePosLd" title='BasePosLd' data-type='unsigned int' data-ref="1065BasePosLd">BasePosLd</dfn>, <dfn class="local col6 decl" id="1066OffsetPosLd" title='OffsetPosLd' data-type='unsigned int' data-ref="1066OffsetPosLd">OffsetPosLd</dfn>;</td></tr>
<tr><th id="3146">3146</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_" title='llvm::TargetInstrInfo::getBaseAndOffsetPosition' data-ref="_ZNK4llvm15TargetInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_">getBaseAndOffsetPosition</a>(*<a class="local col0 ref" href="#1060MI" title='MI' data-ref="1060MI">MI</a>, <span class='refarg'><a class="local col5 ref" href="#1065BasePosLd" title='BasePosLd' data-ref="1065BasePosLd">BasePosLd</a></span>, <span class='refarg'><a class="local col6 ref" href="#1066OffsetPosLd" title='OffsetPosLd' data-ref="1066OffsetPosLd">OffsetPosLd</a></span>))</td></tr>
<tr><th id="3147">3147</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3148">3148</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="1067BaseReg" title='BaseReg' data-type='unsigned int' data-ref="1067BaseReg">BaseReg</dfn> = <a class="local col0 ref" href="#1060MI" title='MI' data-ref="1060MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#1065BasePosLd" title='BasePosLd' data-ref="1065BasePosLd">BasePosLd</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3149">3149</th><td></td></tr>
<tr><th id="3150">3150</th><td>  <i>// Look for the Phi instruction.</i></td></tr>
<tr><th id="3151">3151</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="1068MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1068MRI">MRI</dfn> = <a class="local col0 ref" href="#1060MI" title='MI' data-ref="1060MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3152">3152</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="1069Phi" title='Phi' data-type='llvm::MachineInstr *' data-ref="1069Phi">Phi</dfn> = <a class="local col8 ref" href="#1068MRI" title='MRI' data-ref="1068MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col7 ref" href="#1067BaseReg" title='BaseReg' data-ref="1067BaseReg">BaseReg</a>);</td></tr>
<tr><th id="3153">3153</th><td>  <b>if</b> (!<a class="local col9 ref" href="#1069Phi" title='Phi' data-ref="1069Phi">Phi</a> || !<a class="local col9 ref" href="#1069Phi" title='Phi' data-ref="1069Phi">Phi</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="3154">3154</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3155">3155</th><td>  <i>// Get the register defined in the loop block.</i></td></tr>
<tr><th id="3156">3156</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="1070PrevReg" title='PrevReg' data-type='unsigned int' data-ref="1070PrevReg">PrevReg</dfn> = <a class="tu ref" href="#_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE" title='getLoopPhiReg' data-use='c' data-ref="_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE">getLoopPhiReg</a>(<span class='refarg'>*<a class="local col9 ref" href="#1069Phi" title='Phi' data-ref="1069Phi">Phi</a></span>, <a class="local col0 ref" href="#1060MI" title='MI' data-ref="1060MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="3157">3157</th><td>  <b>if</b> (!<a class="local col0 ref" href="#1070PrevReg" title='PrevReg' data-ref="1070PrevReg">PrevReg</a>)</td></tr>
<tr><th id="3158">3158</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3159">3159</th><td></td></tr>
<tr><th id="3160">3160</th><td>  <i>// Check for the post-increment load/store instruction.</i></td></tr>
<tr><th id="3161">3161</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="1071PrevDef" title='PrevDef' data-type='llvm::MachineInstr *' data-ref="1071PrevDef">PrevDef</dfn> = <a class="local col8 ref" href="#1068MRI" title='MRI' data-ref="1068MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col0 ref" href="#1070PrevReg" title='PrevReg' data-ref="1070PrevReg">PrevReg</a>);</td></tr>
<tr><th id="3162">3162</th><td>  <b>if</b> (!<a class="local col1 ref" href="#1071PrevDef" title='PrevDef' data-ref="1071PrevDef">PrevDef</a> || <a class="local col1 ref" href="#1071PrevDef" title='PrevDef' data-ref="1071PrevDef">PrevDef</a> == <a class="local col0 ref" href="#1060MI" title='MI' data-ref="1060MI">MI</a>)</td></tr>
<tr><th id="3163">3163</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3164">3164</th><td></td></tr>
<tr><th id="3165">3165</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo15isPostIncrementERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isPostIncrement' data-ref="_ZNK4llvm15TargetInstrInfo15isPostIncrementERKNS_12MachineInstrE">isPostIncrement</a>(*<a class="local col1 ref" href="#1071PrevDef" title='PrevDef' data-ref="1071PrevDef">PrevDef</a>))</td></tr>
<tr><th id="3166">3166</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3167">3167</th><td></td></tr>
<tr><th id="3168">3168</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="1072BasePos1" title='BasePos1' data-type='unsigned int' data-ref="1072BasePos1">BasePos1</dfn> = <var>0</var>, <dfn class="local col3 decl" id="1073OffsetPos1" title='OffsetPos1' data-type='unsigned int' data-ref="1073OffsetPos1">OffsetPos1</dfn> = <var>0</var>;</td></tr>
<tr><th id="3169">3169</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_" title='llvm::TargetInstrInfo::getBaseAndOffsetPosition' data-ref="_ZNK4llvm15TargetInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_">getBaseAndOffsetPosition</a>(*<a class="local col1 ref" href="#1071PrevDef" title='PrevDef' data-ref="1071PrevDef">PrevDef</a>, <span class='refarg'><a class="local col2 ref" href="#1072BasePos1" title='BasePos1' data-ref="1072BasePos1">BasePos1</a></span>, <span class='refarg'><a class="local col3 ref" href="#1073OffsetPos1" title='OffsetPos1' data-ref="1073OffsetPos1">OffsetPos1</a></span>))</td></tr>
<tr><th id="3170">3170</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3171">3171</th><td></td></tr>
<tr><th id="3172">3172</th><td>  <i>// Make sure that the instructions do not access the same memory location in</i></td></tr>
<tr><th id="3173">3173</th><td><i>  // the next iteration.</i></td></tr>
<tr><th id="3174">3174</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="1074LoadOffset" title='LoadOffset' data-type='int64_t' data-ref="1074LoadOffset">LoadOffset</dfn> = <a class="local col0 ref" href="#1060MI" title='MI' data-ref="1060MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#1066OffsetPosLd" title='OffsetPosLd' data-ref="1066OffsetPosLd">OffsetPosLd</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3175">3175</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="1075StoreOffset" title='StoreOffset' data-type='int64_t' data-ref="1075StoreOffset">StoreOffset</dfn> = <a class="local col1 ref" href="#1071PrevDef" title='PrevDef' data-ref="1071PrevDef">PrevDef</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#1073OffsetPos1" title='OffsetPos1' data-ref="1073OffsetPos1">OffsetPos1</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3176">3176</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="1076NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="1076NewMI">NewMI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" title='llvm::MachineFunction::CloneMachineInstr' data-ref="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE">CloneMachineInstr</a>(<a class="local col0 ref" href="#1060MI" title='MI' data-ref="1060MI">MI</a>);</td></tr>
<tr><th id="3177">3177</th><td>  <a class="local col6 ref" href="#1076NewMI" title='NewMI' data-ref="1076NewMI">NewMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#1066OffsetPosLd" title='OffsetPosLd' data-ref="1066OffsetPosLd">OffsetPosLd</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col4 ref" href="#1074LoadOffset" title='LoadOffset' data-ref="1074LoadOffset">LoadOffset</a> + <a class="local col5 ref" href="#1075StoreOffset" title='StoreOffset' data-ref="1075StoreOffset">StoreOffset</a>);</td></tr>
<tr><th id="3178">3178</th><td>  <em>bool</em> <dfn class="local col7 decl" id="1077Disjoint" title='Disjoint' data-type='bool' data-ref="1077Disjoint">Disjoint</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE" title='llvm::TargetInstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm15TargetInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE">areMemAccessesTriviallyDisjoint</a>(*<a class="local col6 ref" href="#1076NewMI" title='NewMI' data-ref="1076NewMI">NewMI</a>, *<a class="local col1 ref" href="#1071PrevDef" title='PrevDef' data-ref="1071PrevDef">PrevDef</a>);</td></tr>
<tr><th id="3179">3179</th><td>  <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction18DeleteMachineInstrEPNS_12MachineInstrE" title='llvm::MachineFunction::DeleteMachineInstr' data-ref="_ZN4llvm15MachineFunction18DeleteMachineInstrEPNS_12MachineInstrE">DeleteMachineInstr</a>(<a class="local col6 ref" href="#1076NewMI" title='NewMI' data-ref="1076NewMI">NewMI</a>);</td></tr>
<tr><th id="3180">3180</th><td>  <b>if</b> (!<a class="local col7 ref" href="#1077Disjoint" title='Disjoint' data-ref="1077Disjoint">Disjoint</a>)</td></tr>
<tr><th id="3181">3181</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3182">3182</th><td></td></tr>
<tr><th id="3183">3183</th><td>  <i>// Set the return value once we determine that we return true.</i></td></tr>
<tr><th id="3184">3184</th><td>  <a class="local col1 ref" href="#1061BasePos" title='BasePos' data-ref="1061BasePos">BasePos</a> = <a class="local col5 ref" href="#1065BasePosLd" title='BasePosLd' data-ref="1065BasePosLd">BasePosLd</a>;</td></tr>
<tr><th id="3185">3185</th><td>  <a class="local col2 ref" href="#1062OffsetPos" title='OffsetPos' data-ref="1062OffsetPos">OffsetPos</a> = <a class="local col6 ref" href="#1066OffsetPosLd" title='OffsetPosLd' data-ref="1066OffsetPosLd">OffsetPosLd</a>;</td></tr>
<tr><th id="3186">3186</th><td>  <a class="local col3 ref" href="#1063NewBase" title='NewBase' data-ref="1063NewBase">NewBase</a> = <a class="local col0 ref" href="#1070PrevReg" title='PrevReg' data-ref="1070PrevReg">PrevReg</a>;</td></tr>
<tr><th id="3187">3187</th><td>  <a class="local col4 ref" href="#1064Offset" title='Offset' data-ref="1064Offset">Offset</a> = <a class="local col5 ref" href="#1075StoreOffset" title='StoreOffset' data-ref="1075StoreOffset">StoreOffset</a>;</td></tr>
<tr><th id="3188">3188</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3189">3189</th><td>}</td></tr>
<tr><th id="3190">3190</th><td></td></tr>
<tr><th id="3191">3191</th><td><i class="doc">/// Apply changes to the instruction if needed. The changes are need</i></td></tr>
<tr><th id="3192">3192</th><td><i class="doc">/// to improve the scheduling and depend up on the final schedule.</i></td></tr>
<tr><th id="3193">3193</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG16applyInstrChangeEPNS_12MachineInstrERNS_10SMScheduleE" title='llvm::SwingSchedulerDAG::applyInstrChange' data-ref="_ZN4llvm17SwingSchedulerDAG16applyInstrChangeEPNS_12MachineInstrERNS_10SMScheduleE">applyInstrChange</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="1078MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1078MI">MI</dfn>,</td></tr>
<tr><th id="3194">3194</th><td>                                         <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col9 decl" id="1079Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="1079Schedule">Schedule</dfn>) {</td></tr>
<tr><th id="3195">3195</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="1080SU" title='SU' data-type='llvm::SUnit *' data-ref="1080SU">SU</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col8 ref" href="#1078MI" title='MI' data-ref="1078MI">MI</a>);</td></tr>
<tr><th id="3196">3196</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt;&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::SUnit*,std::pair{unsignedint,long},llvm::DenseMapInfo{llvm::SUnit*},llvm::detail::DenseMapPair{llvm::SUnit*,st5694130" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt; &gt; &gt;, llvm::SUnit *, std::pair&lt;unsigned int, long&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::SUnit*,std::pair{unsignedint,long},llvm::DenseMapInfo{llvm::SUnit*},llvm::detail::DenseMapPair{llvm::SUnit*,st5694130">iterator</a> <dfn class="local col1 decl" id="1081It" title='It' data-type='DenseMap&lt;SUnit *, std::pair&lt;unsigned int, int64_t&gt; &gt;::iterator' data-ref="1081It">It</dfn> =</td></tr>
<tr><th id="3197">3197</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::InstrChanges" title='llvm::SwingSchedulerDAG::InstrChanges' data-ref="llvm::SwingSchedulerDAG::InstrChanges">InstrChanges</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col0 ref" href="#1080SU" title='SU' data-ref="1080SU">SU</a>);</td></tr>
<tr><th id="3198">3198</th><td>  <b>if</b> (<a class="local col1 ref" href="#1081It" title='It' data-ref="1081It">It</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::InstrChanges" title='llvm::SwingSchedulerDAG::InstrChanges' data-ref="llvm::SwingSchedulerDAG::InstrChanges">InstrChanges</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="3199">3199</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt; <dfn class="local col2 decl" id="1082RegAndOffset" title='RegAndOffset' data-type='std::pair&lt;unsigned int, int64_t&gt;' data-ref="1082RegAndOffset">RegAndOffset</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1ERKSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKSt4pairIT_T0_E"></a><a class="local col1 ref" href="#1081It" title='It' data-ref="1081It">It</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="3200">3200</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="1083BasePos" title='BasePos' data-type='unsigned int' data-ref="1083BasePos">BasePos</dfn>, <dfn class="local col4 decl" id="1084OffsetPos" title='OffsetPos' data-type='unsigned int' data-ref="1084OffsetPos">OffsetPos</dfn>;</td></tr>
<tr><th id="3201">3201</th><td>    <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_" title='llvm::TargetInstrInfo::getBaseAndOffsetPosition' data-ref="_ZNK4llvm15TargetInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_">getBaseAndOffsetPosition</a>(*<a class="local col8 ref" href="#1078MI" title='MI' data-ref="1078MI">MI</a>, <span class='refarg'><a class="local col3 ref" href="#1083BasePos" title='BasePos' data-ref="1083BasePos">BasePos</a></span>, <span class='refarg'><a class="local col4 ref" href="#1084OffsetPos" title='OffsetPos' data-ref="1084OffsetPos">OffsetPos</a></span>))</td></tr>
<tr><th id="3202">3202</th><td>      <b>return</b>;</td></tr>
<tr><th id="3203">3203</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="1085BaseReg" title='BaseReg' data-type='unsigned int' data-ref="1085BaseReg">BaseReg</dfn> = <a class="local col8 ref" href="#1078MI" title='MI' data-ref="1078MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#1083BasePos" title='BasePos' data-ref="1083BasePos">BasePos</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3204">3204</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="1086LoopDef" title='LoopDef' data-type='llvm::MachineInstr *' data-ref="1086LoopDef">LoopDef</dfn> = <a class="member" href="#_ZN4llvm17SwingSchedulerDAG13findDefInLoopEj" title='llvm::SwingSchedulerDAG::findDefInLoop' data-ref="_ZN4llvm17SwingSchedulerDAG13findDefInLoopEj">findDefInLoop</a>(<a class="local col5 ref" href="#1085BaseReg" title='BaseReg' data-ref="1085BaseReg">BaseReg</a>);</td></tr>
<tr><th id="3205">3205</th><td>    <em>int</em> <dfn class="local col7 decl" id="1087DefStageNum" title='DefStageNum' data-type='int' data-ref="1087DefStageNum">DefStageNum</dfn> = <a class="local col9 ref" href="#1079Schedule" title='Schedule' data-ref="1079Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col6 ref" href="#1086LoopDef" title='LoopDef' data-ref="1086LoopDef">LoopDef</a>));</td></tr>
<tr><th id="3206">3206</th><td>    <em>int</em> <dfn class="local col8 decl" id="1088DefCycleNum" title='DefCycleNum' data-type='int' data-ref="1088DefCycleNum">DefCycleNum</dfn> = <a class="local col9 ref" href="#1079Schedule" title='Schedule' data-ref="1079Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14cycleScheduledEPNS_5SUnitE" title='llvm::SMSchedule::cycleScheduled' data-ref="_ZNK4llvm10SMSchedule14cycleScheduledEPNS_5SUnitE">cycleScheduled</a>(<a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col6 ref" href="#1086LoopDef" title='LoopDef' data-ref="1086LoopDef">LoopDef</a>));</td></tr>
<tr><th id="3207">3207</th><td>    <em>int</em> <dfn class="local col9 decl" id="1089BaseStageNum" title='BaseStageNum' data-type='int' data-ref="1089BaseStageNum">BaseStageNum</dfn> = <a class="local col9 ref" href="#1079Schedule" title='Schedule' data-ref="1079Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="local col0 ref" href="#1080SU" title='SU' data-ref="1080SU">SU</a>);</td></tr>
<tr><th id="3208">3208</th><td>    <em>int</em> <dfn class="local col0 decl" id="1090BaseCycleNum" title='BaseCycleNum' data-type='int' data-ref="1090BaseCycleNum">BaseCycleNum</dfn> = <a class="local col9 ref" href="#1079Schedule" title='Schedule' data-ref="1079Schedule">Schedule</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14cycleScheduledEPNS_5SUnitE" title='llvm::SMSchedule::cycleScheduled' data-ref="_ZNK4llvm10SMSchedule14cycleScheduledEPNS_5SUnitE">cycleScheduled</a>(<a class="local col0 ref" href="#1080SU" title='SU' data-ref="1080SU">SU</a>);</td></tr>
<tr><th id="3209">3209</th><td>    <b>if</b> (<a class="local col9 ref" href="#1089BaseStageNum" title='BaseStageNum' data-ref="1089BaseStageNum">BaseStageNum</a> &lt; <a class="local col7 ref" href="#1087DefStageNum" title='DefStageNum' data-ref="1087DefStageNum">DefStageNum</a>) {</td></tr>
<tr><th id="3210">3210</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="1091NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="1091NewMI">NewMI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" title='llvm::MachineFunction::CloneMachineInstr' data-ref="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE">CloneMachineInstr</a>(<a class="local col8 ref" href="#1078MI" title='MI' data-ref="1078MI">MI</a>);</td></tr>
<tr><th id="3211">3211</th><td>      <em>int</em> <dfn class="local col2 decl" id="1092OffsetDiff" title='OffsetDiff' data-type='int' data-ref="1092OffsetDiff">OffsetDiff</dfn> = <a class="local col7 ref" href="#1087DefStageNum" title='DefStageNum' data-ref="1087DefStageNum">DefStageNum</a> - <a class="local col9 ref" href="#1089BaseStageNum" title='BaseStageNum' data-ref="1089BaseStageNum">BaseStageNum</a>;</td></tr>
<tr><th id="3212">3212</th><td>      <b>if</b> (<a class="local col8 ref" href="#1088DefCycleNum" title='DefCycleNum' data-ref="1088DefCycleNum">DefCycleNum</a> &lt; <a class="local col0 ref" href="#1090BaseCycleNum" title='BaseCycleNum' data-ref="1090BaseCycleNum">BaseCycleNum</a>) {</td></tr>
<tr><th id="3213">3213</th><td>        <a class="local col1 ref" href="#1091NewMI" title='NewMI' data-ref="1091NewMI">NewMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#1083BasePos" title='BasePos' data-ref="1083BasePos">BasePos</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col2 ref" href="#1082RegAndOffset" title='RegAndOffset' data-ref="1082RegAndOffset">RegAndOffset</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, long&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="3214">3214</th><td>        <b>if</b> (<a class="local col2 ref" href="#1092OffsetDiff" title='OffsetDiff' data-ref="1092OffsetDiff">OffsetDiff</a> &gt; <var>0</var>)</td></tr>
<tr><th id="3215">3215</th><td>          --<a class="local col2 ref" href="#1092OffsetDiff" title='OffsetDiff' data-ref="1092OffsetDiff">OffsetDiff</a>;</td></tr>
<tr><th id="3216">3216</th><td>      }</td></tr>
<tr><th id="3217">3217</th><td>      <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="1093NewOffset" title='NewOffset' data-type='int64_t' data-ref="1093NewOffset">NewOffset</dfn> =</td></tr>
<tr><th id="3218">3218</th><td>          <a class="local col8 ref" href="#1078MI" title='MI' data-ref="1078MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#1084OffsetPos" title='OffsetPos' data-ref="1084OffsetPos">OffsetPos</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() + <a class="local col2 ref" href="#1082RegAndOffset" title='RegAndOffset' data-ref="1082RegAndOffset">RegAndOffset</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, long&gt;::second' data-ref="std::pair::second">second</a> * <a class="local col2 ref" href="#1092OffsetDiff" title='OffsetDiff' data-ref="1092OffsetDiff">OffsetDiff</a>;</td></tr>
<tr><th id="3219">3219</th><td>      <a class="local col1 ref" href="#1091NewMI" title='NewMI' data-ref="1091NewMI">NewMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#1084OffsetPos" title='OffsetPos' data-ref="1084OffsetPos">OffsetPos</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col3 ref" href="#1093NewOffset" title='NewOffset' data-ref="1093NewOffset">NewOffset</a>);</td></tr>
<tr><th id="3220">3220</th><td>      <a class="local col0 ref" href="#1080SU" title='SU' data-ref="1080SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit8setInstrEPNS_12MachineInstrE" title='llvm::SUnit::setInstr' data-ref="_ZN4llvm5SUnit8setInstrEPNS_12MachineInstrE">setInstr</a>(<a class="local col1 ref" href="#1091NewMI" title='NewMI' data-ref="1091NewMI">NewMI</a>);</td></tr>
<tr><th id="3221">3221</th><td>      <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::MISUnitMap" title='llvm::ScheduleDAGInstrs::MISUnitMap' data-ref="llvm::ScheduleDAGInstrs::MISUnitMap">MISUnitMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#1091NewMI" title='NewMI' data-ref="1091NewMI">NewMI</a>]</a> = <a class="local col0 ref" href="#1080SU" title='SU' data-ref="1080SU">SU</a>;</td></tr>
<tr><th id="3222">3222</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NewMIs" title='llvm::SwingSchedulerDAG::NewMIs' data-ref="llvm::SwingSchedulerDAG::NewMIs">NewMIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col1 ref" href="#1091NewMI" title='NewMI' data-ref="1091NewMI">NewMI</a>);</td></tr>
<tr><th id="3223">3223</th><td>    }</td></tr>
<tr><th id="3224">3224</th><td>  }</td></tr>
<tr><th id="3225">3225</th><td>}</td></tr>
<tr><th id="3226">3226</th><td></td></tr>
<tr><th id="3227">3227</th><td><i class="doc">/// Return true for an order or output dependence that is loop carried</i></td></tr>
<tr><th id="3228">3228</th><td><i class="doc">/// potentially. A dependence is loop carried if the destination defines a valu</i></td></tr>
<tr><th id="3229">3229</th><td><i class="doc">/// that may be used or defined by the source in a subsequent iteration.</i></td></tr>
<tr><th id="3230">3230</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG16isLoopCarriedDepEPNS_5SUnitERKNS_4SDepEb" title='llvm::SwingSchedulerDAG::isLoopCarriedDep' data-ref="_ZN4llvm17SwingSchedulerDAG16isLoopCarriedDepEPNS_5SUnitERKNS_4SDepEb">isLoopCarriedDep</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="1094Source" title='Source' data-type='llvm::SUnit *' data-ref="1094Source">Source</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col5 decl" id="1095Dep" title='Dep' data-type='const llvm::SDep &amp;' data-ref="1095Dep">Dep</dfn>,</td></tr>
<tr><th id="3231">3231</th><td>                                         <em>bool</em> <dfn class="local col6 decl" id="1096isSucc" title='isSucc' data-type='bool' data-ref="1096isSucc">isSucc</dfn>) {</td></tr>
<tr><th id="3232">3232</th><td>  <b>if</b> ((<a class="local col5 ref" href="#1095Dep" title='Dep' data-ref="1095Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a> &amp;&amp; <a class="local col5 ref" href="#1095Dep" title='Dep' data-ref="1095Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a>) ||</td></tr>
<tr><th id="3233">3233</th><td>      <a class="local col5 ref" href="#1095Dep" title='Dep' data-ref="1095Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep12isArtificialEv" title='llvm::SDep::isArtificial' data-ref="_ZNK4llvm4SDep12isArtificialEv">isArtificial</a>())</td></tr>
<tr><th id="3234">3234</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3235">3235</th><td></td></tr>
<tr><th id="3236">3236</th><td>  <b>if</b> (!<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SwpPruneLoopCarried" title='SwpPruneLoopCarried' data-use='m' data-ref="SwpPruneLoopCarried">SwpPruneLoopCarried</a>)</td></tr>
<tr><th id="3237">3237</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3238">3238</th><td></td></tr>
<tr><th id="3239">3239</th><td>  <b>if</b> (<a class="local col5 ref" href="#1095Dep" title='Dep' data-ref="1095Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a>)</td></tr>
<tr><th id="3240">3240</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3241">3241</th><td></td></tr>
<tr><th id="3242">3242</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="1097SI" title='SI' data-type='llvm::MachineInstr *' data-ref="1097SI">SI</dfn> = <a class="local col4 ref" href="#1094Source" title='Source' data-ref="1094Source">Source</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="3243">3243</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="1098DI" title='DI' data-type='llvm::MachineInstr *' data-ref="1098DI">DI</dfn> = <a class="local col5 ref" href="#1095Dep" title='Dep' data-ref="1095Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="3244">3244</th><td>  <b>if</b> (!<a class="local col6 ref" href="#1096isSucc" title='isSucc' data-ref="1096isSucc">isSucc</a>)</td></tr>
<tr><th id="3245">3245</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col7 ref" href="#1097SI" title='SI' data-ref="1097SI">SI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1098DI" title='DI' data-ref="1098DI">DI</a></span>);</td></tr>
<tr><th id="3246">3246</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SI != nullptr &amp;&amp; DI != nullptr &amp;&amp; &quot;Expecting SUnit with an MI.&quot;) ? void (0) : __assert_fail (&quot;SI != nullptr &amp;&amp; DI != nullptr &amp;&amp; \&quot;Expecting SUnit with an MI.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 3246, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#1097SI" title='SI' data-ref="1097SI">SI</a> != <b>nullptr</b> &amp;&amp; <a class="local col8 ref" href="#1098DI" title='DI' data-ref="1098DI">DI</a> != <b>nullptr</b> &amp;&amp; <q>"Expecting SUnit with an MI."</q>);</td></tr>
<tr><th id="3247">3247</th><td></td></tr>
<tr><th id="3248">3248</th><td>  <i>// Assume ordered loads and stores may have a loop carried dependence.</i></td></tr>
<tr><th id="3249">3249</th><td>  <b>if</b> (<a class="local col7 ref" href="#1097SI" title='SI' data-ref="1097SI">SI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col8 ref" href="#1098DI" title='DI' data-ref="1098DI">DI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() ||</td></tr>
<tr><th id="3250">3250</th><td>      <a class="local col7 ref" href="#1097SI" title='SI' data-ref="1097SI">SI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19mayRaiseFPExceptionEv" title='llvm::MachineInstr::mayRaiseFPException' data-ref="_ZNK4llvm12MachineInstr19mayRaiseFPExceptionEv">mayRaiseFPException</a>() || <a class="local col8 ref" href="#1098DI" title='DI' data-ref="1098DI">DI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19mayRaiseFPExceptionEv" title='llvm::MachineInstr::mayRaiseFPException' data-ref="_ZNK4llvm12MachineInstr19mayRaiseFPExceptionEv">mayRaiseFPException</a>() ||</td></tr>
<tr><th id="3251">3251</th><td>      <a class="local col7 ref" href="#1097SI" title='SI' data-ref="1097SI">SI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>() || <a class="local col8 ref" href="#1098DI" title='DI' data-ref="1098DI">DI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>())</td></tr>
<tr><th id="3252">3252</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3253">3253</th><td></td></tr>
<tr><th id="3254">3254</th><td>  <i>// Only chain dependences between a load and store can be loop carried.</i></td></tr>
<tr><th id="3255">3255</th><td>  <b>if</b> (!<a class="local col8 ref" href="#1098DI" title='DI' data-ref="1098DI">DI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() || !<a class="local col7 ref" href="#1097SI" title='SI' data-ref="1097SI">SI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>())</td></tr>
<tr><th id="3256">3256</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3257">3257</th><td></td></tr>
<tr><th id="3258">3258</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="1099DeltaS" title='DeltaS' data-type='unsigned int' data-ref="1099DeltaS">DeltaS</dfn>, <dfn class="local col0 decl" id="1100DeltaD" title='DeltaD' data-type='unsigned int' data-ref="1100DeltaD">DeltaD</dfn>;</td></tr>
<tr><th id="3259">3259</th><td>  <b>if</b> (!<a class="member" href="#_ZN4llvm17SwingSchedulerDAG12computeDeltaERNS_12MachineInstrERj" title='llvm::SwingSchedulerDAG::computeDelta' data-ref="_ZN4llvm17SwingSchedulerDAG12computeDeltaERNS_12MachineInstrERj">computeDelta</a>(<span class='refarg'>*<a class="local col7 ref" href="#1097SI" title='SI' data-ref="1097SI">SI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1099DeltaS" title='DeltaS' data-ref="1099DeltaS">DeltaS</a></span>) || !<a class="member" href="#_ZN4llvm17SwingSchedulerDAG12computeDeltaERNS_12MachineInstrERj" title='llvm::SwingSchedulerDAG::computeDelta' data-ref="_ZN4llvm17SwingSchedulerDAG12computeDeltaERNS_12MachineInstrERj">computeDelta</a>(<span class='refarg'>*<a class="local col8 ref" href="#1098DI" title='DI' data-ref="1098DI">DI</a></span>, <span class='refarg'><a class="local col0 ref" href="#1100DeltaD" title='DeltaD' data-ref="1100DeltaD">DeltaD</a></span>))</td></tr>
<tr><th id="3260">3260</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3261">3261</th><td></td></tr>
<tr><th id="3262">3262</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="1101BaseOpS" title='BaseOpS' data-type='const llvm::MachineOperand *' data-ref="1101BaseOpS">BaseOpS</dfn>, *<dfn class="local col2 decl" id="1102BaseOpD" title='BaseOpD' data-type='const llvm::MachineOperand *' data-ref="1102BaseOpD">BaseOpD</dfn>;</td></tr>
<tr><th id="3263">3263</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="1103OffsetS" title='OffsetS' data-type='int64_t' data-ref="1103OffsetS">OffsetS</dfn>, <dfn class="local col4 decl" id="1104OffsetD" title='OffsetD' data-type='int64_t' data-ref="1104OffsetD">OffsetD</dfn>;</td></tr>
<tr><th id="3264">3264</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="1105TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="1105TRI">TRI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3265">3265</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</a>(*<a class="local col7 ref" href="#1097SI" title='SI' data-ref="1097SI">SI</a>, <span class='refarg'><a class="local col1 ref" href="#1101BaseOpS" title='BaseOpS' data-ref="1101BaseOpS">BaseOpS</a></span>, <span class='refarg'><a class="local col3 ref" href="#1103OffsetS" title='OffsetS' data-ref="1103OffsetS">OffsetS</a></span>, <a class="local col5 ref" href="#1105TRI" title='TRI' data-ref="1105TRI">TRI</a>) ||</td></tr>
<tr><th id="3266">3266</th><td>      !<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</a>(*<a class="local col8 ref" href="#1098DI" title='DI' data-ref="1098DI">DI</a>, <span class='refarg'><a class="local col2 ref" href="#1102BaseOpD" title='BaseOpD' data-ref="1102BaseOpD">BaseOpD</a></span>, <span class='refarg'><a class="local col4 ref" href="#1104OffsetD" title='OffsetD' data-ref="1104OffsetD">OffsetD</a></span>, <a class="local col5 ref" href="#1105TRI" title='TRI' data-ref="1105TRI">TRI</a>))</td></tr>
<tr><th id="3267">3267</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3268">3268</th><td></td></tr>
<tr><th id="3269">3269</th><td>  <b>if</b> (!<a class="local col1 ref" href="#1101BaseOpS" title='BaseOpS' data-ref="1101BaseOpS">BaseOpS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(*<a class="local col2 ref" href="#1102BaseOpD" title='BaseOpD' data-ref="1102BaseOpD">BaseOpD</a>))</td></tr>
<tr><th id="3270">3270</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3271">3271</th><td></td></tr>
<tr><th id="3272">3272</th><td>  <i>// Check that the base register is incremented by a constant value for each</i></td></tr>
<tr><th id="3273">3273</th><td><i>  // iteration.</i></td></tr>
<tr><th id="3274">3274</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="1106Def" title='Def' data-type='llvm::MachineInstr *' data-ref="1106Def">Def</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col1 ref" href="#1101BaseOpS" title='BaseOpS' data-ref="1101BaseOpS">BaseOpS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3275">3275</th><td>  <b>if</b> (!<a class="local col6 ref" href="#1106Def" title='Def' data-ref="1106Def">Def</a> || !<a class="local col6 ref" href="#1106Def" title='Def' data-ref="1106Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="3276">3276</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3277">3277</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="1107InitVal" title='InitVal' data-type='unsigned int' data-ref="1107InitVal">InitVal</dfn> = <var>0</var>;</td></tr>
<tr><th id="3278">3278</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="1108LoopVal" title='LoopVal' data-type='unsigned int' data-ref="1108LoopVal">LoopVal</dfn> = <var>0</var>;</td></tr>
<tr><th id="3279">3279</th><td>  <a class="tu ref" href="#_ZL10getPhiRegsRN4llvm12MachineInstrEPNS_17MachineBasicBlockERjS4_" title='getPhiRegs' data-use='c' data-ref="_ZL10getPhiRegsRN4llvm12MachineInstrEPNS_17MachineBasicBlockERjS4_">getPhiRegs</a>(<span class='refarg'>*<a class="local col6 ref" href="#1106Def" title='Def' data-ref="1106Def">Def</a></span>, <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <span class='refarg'><a class="local col7 ref" href="#1107InitVal" title='InitVal' data-ref="1107InitVal">InitVal</a></span>, <span class='refarg'><a class="local col8 ref" href="#1108LoopVal" title='LoopVal' data-ref="1108LoopVal">LoopVal</a></span>);</td></tr>
<tr><th id="3280">3280</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="1109LoopDef" title='LoopDef' data-type='llvm::MachineInstr *' data-ref="1109LoopDef">LoopDef</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col8 ref" href="#1108LoopVal" title='LoopVal' data-ref="1108LoopVal">LoopVal</a>);</td></tr>
<tr><th id="3281">3281</th><td>  <em>int</em> <dfn class="local col0 decl" id="1110D" title='D' data-type='int' data-ref="1110D">D</dfn> = <var>0</var>;</td></tr>
<tr><th id="3282">3282</th><td>  <b>if</b> (!<a class="local col9 ref" href="#1109LoopDef" title='LoopDef' data-ref="1109LoopDef">LoopDef</a> || !<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo17getIncrementValueERKNS_12MachineInstrERi" title='llvm::TargetInstrInfo::getIncrementValue' data-ref="_ZNK4llvm15TargetInstrInfo17getIncrementValueERKNS_12MachineInstrERi">getIncrementValue</a>(*<a class="local col9 ref" href="#1109LoopDef" title='LoopDef' data-ref="1109LoopDef">LoopDef</a>, <span class='refarg'><a class="local col0 ref" href="#1110D" title='D' data-ref="1110D">D</a></span>))</td></tr>
<tr><th id="3283">3283</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3284">3284</th><td></td></tr>
<tr><th id="3285">3285</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="1111AccessSizeS" title='AccessSizeS' data-type='uint64_t' data-ref="1111AccessSizeS">AccessSizeS</dfn> = (*<a class="local col7 ref" href="#1097SI" title='SI' data-ref="1097SI">SI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="3286">3286</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="1112AccessSizeD" title='AccessSizeD' data-type='uint64_t' data-ref="1112AccessSizeD">AccessSizeD</dfn> = (*<a class="local col8 ref" href="#1098DI" title='DI' data-ref="1098DI">DI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="3287">3287</th><td></td></tr>
<tr><th id="3288">3288</th><td>  <i>// This is the main test, which checks the offset values and the loop</i></td></tr>
<tr><th id="3289">3289</th><td><i>  // increment value to determine if the accesses may be loop carried.</i></td></tr>
<tr><th id="3290">3290</th><td>  <b>if</b> (<a class="local col1 ref" href="#1111AccessSizeS" title='AccessSizeS' data-ref="1111AccessSizeS">AccessSizeS</a> == <a class="type" href="../../include/llvm/Analysis/MemoryLocation.h.html#llvm::MemoryLocation" title='llvm::MemoryLocation' data-ref="llvm::MemoryLocation">MemoryLocation</a>::<a class="enum" href="../../include/llvm/Analysis/MemoryLocation.h.html#llvm::MemoryLocation::UnknownSize" title='llvm::MemoryLocation::UnknownSize' data-ref="llvm::MemoryLocation::UnknownSize">UnknownSize</a> ||</td></tr>
<tr><th id="3291">3291</th><td>      <a class="local col2 ref" href="#1112AccessSizeD" title='AccessSizeD' data-ref="1112AccessSizeD">AccessSizeD</a> == <a class="type" href="../../include/llvm/Analysis/MemoryLocation.h.html#llvm::MemoryLocation" title='llvm::MemoryLocation' data-ref="llvm::MemoryLocation">MemoryLocation</a>::<a class="enum" href="../../include/llvm/Analysis/MemoryLocation.h.html#llvm::MemoryLocation::UnknownSize" title='llvm::MemoryLocation::UnknownSize' data-ref="llvm::MemoryLocation::UnknownSize">UnknownSize</a>)</td></tr>
<tr><th id="3292">3292</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3293">3293</th><td></td></tr>
<tr><th id="3294">3294</th><td>  <b>if</b> (<a class="local col9 ref" href="#1099DeltaS" title='DeltaS' data-ref="1099DeltaS">DeltaS</a> != <a class="local col0 ref" href="#1100DeltaD" title='DeltaD' data-ref="1100DeltaD">DeltaD</a> || <a class="local col9 ref" href="#1099DeltaS" title='DeltaS' data-ref="1099DeltaS">DeltaS</a> &lt; <a class="local col1 ref" href="#1111AccessSizeS" title='AccessSizeS' data-ref="1111AccessSizeS">AccessSizeS</a> || <a class="local col0 ref" href="#1100DeltaD" title='DeltaD' data-ref="1100DeltaD">DeltaD</a> &lt; <a class="local col2 ref" href="#1112AccessSizeD" title='AccessSizeD' data-ref="1112AccessSizeD">AccessSizeD</a>)</td></tr>
<tr><th id="3295">3295</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3296">3296</th><td></td></tr>
<tr><th id="3297">3297</th><td>  <b>return</b> (<a class="local col3 ref" href="#1103OffsetS" title='OffsetS' data-ref="1103OffsetS">OffsetS</a> + (<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>)<a class="local col1 ref" href="#1111AccessSizeS" title='AccessSizeS' data-ref="1111AccessSizeS">AccessSizeS</a> &lt; <a class="local col4 ref" href="#1104OffsetD" title='OffsetD' data-ref="1104OffsetD">OffsetD</a> + (<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>)<a class="local col2 ref" href="#1112AccessSizeD" title='AccessSizeD' data-ref="1112AccessSizeD">AccessSizeD</a>);</td></tr>
<tr><th id="3298">3298</th><td>}</td></tr>
<tr><th id="3299">3299</th><td></td></tr>
<tr><th id="3300">3300</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG14postprocessDAGEv" title='llvm::SwingSchedulerDAG::postprocessDAG' data-ref="_ZN4llvm17SwingSchedulerDAG14postprocessDAGEv">postprocessDAG</dfn>() {</td></tr>
<tr><th id="3301">3301</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="1113M" title='M' data-type='std::unique_ptr&lt;llvm::ScheduleDAGMutation, std::default_delete&lt;llvm::ScheduleDAGMutation&gt; &gt; &amp;' data-ref="1113M">M</dfn> : <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::Mutations" title='llvm::SwingSchedulerDAG::Mutations' data-ref="llvm::SwingSchedulerDAG::Mutations">Mutations</a>)</td></tr>
<tr><th id="3302">3302</th><td>    <a class="local col3 ref" href="#1113M" title='M' data-ref="1113M">M</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../include/llvm/CodeGen/ScheduleDAGMutation.h.html#_ZN4llvm19ScheduleDAGMutation5applyEPNS_17ScheduleDAGInstrsE" title='llvm::ScheduleDAGMutation::apply' data-ref="_ZN4llvm19ScheduleDAGMutation5applyEPNS_17ScheduleDAGInstrsE">apply</a>(<b>this</b>);</td></tr>
<tr><th id="3303">3303</th><td>}</td></tr>
<tr><th id="3304">3304</th><td></td></tr>
<tr><th id="3305">3305</th><td><i class="doc">/// Try to schedule the node at the specified StartCycle and continue</i></td></tr>
<tr><th id="3306">3306</th><td><i class="doc">/// until the node is schedule or the EndCycle is reached.  This function</i></td></tr>
<tr><th id="3307">3307</th><td><i class="doc">/// returns true if the node is scheduled.  This routine may search either</i></td></tr>
<tr><th id="3308">3308</th><td><i class="doc">/// forward or backward for a place to insert the instruction based upon</i></td></tr>
<tr><th id="3309">3309</th><td><i class="doc">/// the relative values of StartCycle and EndCycle.</i></td></tr>
<tr><th id="3310">3310</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a>::<dfn class="decl def" id="_ZN4llvm10SMSchedule6insertEPNS_5SUnitEiii" title='llvm::SMSchedule::insert' data-ref="_ZN4llvm10SMSchedule6insertEPNS_5SUnitEiii">insert</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="1114SU" title='SU' data-type='llvm::SUnit *' data-ref="1114SU">SU</dfn>, <em>int</em> <dfn class="local col5 decl" id="1115StartCycle" title='StartCycle' data-type='int' data-ref="1115StartCycle">StartCycle</dfn>, <em>int</em> <dfn class="local col6 decl" id="1116EndCycle" title='EndCycle' data-type='int' data-ref="1116EndCycle">EndCycle</dfn>, <em>int</em> <dfn class="local col7 decl" id="1117II" title='II' data-type='int' data-ref="1117II">II</dfn>) {</td></tr>
<tr><th id="3311">3311</th><td>  <em>bool</em> <dfn class="local col8 decl" id="1118forward" title='forward' data-type='bool' data-ref="1118forward">forward</dfn> = <b>true</b>;</td></tr>
<tr><th id="3312">3312</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { dbgs() &lt;&lt; &quot;Trying to insert node between &quot; &lt;&lt; StartCycle &lt;&lt; &quot; and &quot; &lt;&lt; EndCycle &lt;&lt; &quot; II: &quot; &lt;&lt; II &lt;&lt; &quot;\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="3313">3313</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying to insert node between "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col5 ref" href="#1115StartCycle" title='StartCycle' data-ref="1115StartCycle">StartCycle</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" and "</q></td></tr>
<tr><th id="3314">3314</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col6 ref" href="#1116EndCycle" title='EndCycle' data-ref="1116EndCycle">EndCycle</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" II: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col7 ref" href="#1117II" title='II' data-ref="1117II">II</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="3315">3315</th><td>  });</td></tr>
<tr><th id="3316">3316</th><td>  <b>if</b> (<a class="local col5 ref" href="#1115StartCycle" title='StartCycle' data-ref="1115StartCycle">StartCycle</a> &gt; <a class="local col6 ref" href="#1116EndCycle" title='EndCycle' data-ref="1116EndCycle">EndCycle</a>)</td></tr>
<tr><th id="3317">3317</th><td>    <a class="local col8 ref" href="#1118forward" title='forward' data-ref="1118forward">forward</a> = <b>false</b>;</td></tr>
<tr><th id="3318">3318</th><td></td></tr>
<tr><th id="3319">3319</th><td>  <i>// The terminating condition depends on the direction.</i></td></tr>
<tr><th id="3320">3320</th><td>  <em>int</em> <dfn class="local col9 decl" id="1119termCycle" title='termCycle' data-type='int' data-ref="1119termCycle">termCycle</dfn> = <a class="local col8 ref" href="#1118forward" title='forward' data-ref="1118forward">forward</a> ? <a class="local col6 ref" href="#1116EndCycle" title='EndCycle' data-ref="1116EndCycle">EndCycle</a> + <var>1</var> : <a class="local col6 ref" href="#1116EndCycle" title='EndCycle' data-ref="1116EndCycle">EndCycle</a> - <var>1</var>;</td></tr>
<tr><th id="3321">3321</th><td>  <b>for</b> (<em>int</em> <dfn class="local col0 decl" id="1120curCycle" title='curCycle' data-type='int' data-ref="1120curCycle">curCycle</dfn> = <a class="local col5 ref" href="#1115StartCycle" title='StartCycle' data-ref="1115StartCycle">StartCycle</a>; <a class="local col0 ref" href="#1120curCycle" title='curCycle' data-ref="1120curCycle">curCycle</a> != <a class="local col9 ref" href="#1119termCycle" title='termCycle' data-ref="1119termCycle">termCycle</a>;</td></tr>
<tr><th id="3322">3322</th><td>       <a class="local col8 ref" href="#1118forward" title='forward' data-ref="1118forward">forward</a> ? ++<a class="local col0 ref" href="#1120curCycle" title='curCycle' data-ref="1120curCycle">curCycle</a> : --<a class="local col0 ref" href="#1120curCycle" title='curCycle' data-ref="1120curCycle">curCycle</a>) {</td></tr>
<tr><th id="3323">3323</th><td></td></tr>
<tr><th id="3324">3324</th><td>    <i>// Add the already scheduled instructions at the specified cycle to the</i></td></tr>
<tr><th id="3325">3325</th><td><i>    // DFA.</i></td></tr>
<tr><th id="3326">3326</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::ProcItinResources" title='llvm::SMSchedule::ProcItinResources' data-ref="llvm::SMSchedule::ProcItinResources">ProcItinResources</a>.<a class="ref" href="#_ZN4llvm15ResourceManager14clearResourcesEv" title='llvm::ResourceManager::clearResources' data-ref="_ZN4llvm15ResourceManager14clearResourcesEv">clearResources</a>();</td></tr>
<tr><th id="3327">3327</th><td>    <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="1121checkCycle" title='checkCycle' data-type='int' data-ref="1121checkCycle">checkCycle</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::FirstCycle" title='llvm::SMSchedule::FirstCycle' data-ref="llvm::SMSchedule::FirstCycle">FirstCycle</a> + ((<a class="local col0 ref" href="#1120curCycle" title='curCycle' data-ref="1120curCycle">curCycle</a> - <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::FirstCycle" title='llvm::SMSchedule::FirstCycle' data-ref="llvm::SMSchedule::FirstCycle">FirstCycle</a>) % <a class="local col7 ref" href="#1117II" title='II' data-ref="1117II">II</a>);</td></tr>
<tr><th id="3328">3328</th><td>         <a class="local col1 ref" href="#1121checkCycle" title='checkCycle' data-ref="1121checkCycle">checkCycle</a> &lt;= <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::LastCycle" title='llvm::SMSchedule::LastCycle' data-ref="llvm::SMSchedule::LastCycle">LastCycle</a>; <a class="local col1 ref" href="#1121checkCycle" title='checkCycle' data-ref="1121checkCycle">checkCycle</a> += <a class="local col7 ref" href="#1117II" title='II' data-ref="1117II">II</a>) {</td></tr>
<tr><th id="3329">3329</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col2 decl" id="1122cycleInstrs" title='cycleInstrs' data-type='std::deque&lt;SUnit *&gt; &amp;' data-ref="1122cycleInstrs">cycleInstrs</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::ScheduledInstrs" title='llvm::SMSchedule::ScheduledInstrs' data-ref="llvm::SMSchedule::ScheduledInstrs">ScheduledInstrs</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#1121checkCycle" title='checkCycle' data-ref="1121checkCycle">checkCycle</a>]</a>;</td></tr>
<tr><th id="3330">3330</th><td></td></tr>
<tr><th id="3331">3331</th><td>      <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque{llvm::SUnit*,std::allocator{llvm::SUnit*}}::iterator" title='std::deque&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;::iterator' data-type='typename _Base::iterator' data-ref="std::deque{llvm::SUnit*,std::allocator{llvm::SUnit*}}::iterator">iterator</a> <dfn class="local col3 decl" id="1123I" title='I' data-type='std::deque&lt;SUnit *&gt;::iterator' data-ref="1123I">I</dfn> = <a class="local col2 ref" href="#1122cycleInstrs" title='cycleInstrs' data-ref="1122cycleInstrs">cycleInstrs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque5beginEv" title='std::deque::begin' data-ref="_ZNSt5deque5beginEv">begin</a>(),</td></tr>
<tr><th id="3332">3332</th><td>                                         <dfn class="local col4 decl" id="1124E" title='E' data-type='std::deque&lt;SUnit *&gt;::iterator' data-ref="1124E">E</dfn> = <a class="local col2 ref" href="#1122cycleInstrs" title='cycleInstrs' data-ref="1122cycleInstrs">cycleInstrs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque3endEv" title='std::deque::end' data-ref="_ZNSt5deque3endEv">end</a>();</td></tr>
<tr><th id="3333">3333</th><td>           <a class="local col3 ref" href="#1123I" title='I' data-ref="1123I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZStneRKSt15_Deque_iteratorIT_T0_T1_ES5_" title='std::operator!=' data-ref="_ZStneRKSt15_Deque_iteratorIT_T0_T1_ES5_">!=</a> <a class="local col4 ref" href="#1124E" title='E' data-ref="1124E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt15_Deque_iteratorppEv" title='std::_Deque_iterator::operator++' data-ref="_ZNSt15_Deque_iteratorppEv">++</a><a class="local col3 ref" href="#1123I" title='I' data-ref="1123I">I</a>) {</td></tr>
<tr><th id="3334">3334</th><td>        <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::ST" title='llvm::SMSchedule::ST' data-ref="llvm::SMSchedule::ST">ST</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo10isZeroCostEj" title='llvm::TargetInstrInfo::isZeroCost' data-ref="_ZNK4llvm15TargetInstrInfo10isZeroCostEj">isZeroCost</a>((<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratordeEv" title='std::_Deque_iterator::operator*' data-ref="_ZNKSt15_Deque_iteratordeEv">*</a><a class="local col3 ref" href="#1123I" title='I' data-ref="1123I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="3335">3335</th><td>          <b>continue</b>;</td></tr>
<tr><th id="3336">3336</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ProcItinResources.canReserveResources(*(*I)-&gt;getInstr()) &amp;&amp; &quot;These instructions have already been scheduled.&quot;) ? void (0) : __assert_fail (&quot;ProcItinResources.canReserveResources(*(*I)-&gt;getInstr()) &amp;&amp; \&quot;These instructions have already been scheduled.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 3337, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::ProcItinResources" title='llvm::SMSchedule::ProcItinResources' data-ref="llvm::SMSchedule::ProcItinResources">ProcItinResources</a>.<a class="ref" href="#_ZNK4llvm15ResourceManager19canReserveResourcesERKNS_12MachineInstrE" title='llvm::ResourceManager::canReserveResources' data-ref="_ZNK4llvm15ResourceManager19canReserveResourcesERKNS_12MachineInstrE">canReserveResources</a>(*(<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratordeEv" title='std::_Deque_iterator::operator*' data-ref="_ZNKSt15_Deque_iteratordeEv">*</a><a class="local col3 ref" href="#1123I" title='I' data-ref="1123I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()) &amp;&amp;</td></tr>
<tr><th id="3337">3337</th><td>               <q>"These instructions have already been scheduled."</q>);</td></tr>
<tr><th id="3338">3338</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::ProcItinResources" title='llvm::SMSchedule::ProcItinResources' data-ref="llvm::SMSchedule::ProcItinResources">ProcItinResources</a>.<a class="ref" href="#_ZN4llvm15ResourceManager16reserveResourcesERKNS_12MachineInstrE" title='llvm::ResourceManager::reserveResources' data-ref="_ZN4llvm15ResourceManager16reserveResourcesERKNS_12MachineInstrE">reserveResources</a>(*(<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratordeEv" title='std::_Deque_iterator::operator*' data-ref="_ZNKSt15_Deque_iteratordeEv">*</a><a class="local col3 ref" href="#1123I" title='I' data-ref="1123I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="3339">3339</th><td>      }</td></tr>
<tr><th id="3340">3340</th><td>    }</td></tr>
<tr><th id="3341">3341</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::ST" title='llvm::SMSchedule::ST' data-ref="llvm::SMSchedule::ST">ST</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo10isZeroCostEj" title='llvm::TargetInstrInfo::isZeroCost' data-ref="_ZNK4llvm15TargetInstrInfo10isZeroCostEj">isZeroCost</a>(<a class="local col4 ref" href="#1114SU" title='SU' data-ref="1114SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) ||</td></tr>
<tr><th id="3342">3342</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::ProcItinResources" title='llvm::SMSchedule::ProcItinResources' data-ref="llvm::SMSchedule::ProcItinResources">ProcItinResources</a>.<a class="ref" href="#_ZNK4llvm15ResourceManager19canReserveResourcesERKNS_12MachineInstrE" title='llvm::ResourceManager::canReserveResources' data-ref="_ZNK4llvm15ResourceManager19canReserveResourcesERKNS_12MachineInstrE">canReserveResources</a>(*<a class="local col4 ref" href="#1114SU" title='SU' data-ref="1114SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>())) {</td></tr>
<tr><th id="3343">3343</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { dbgs() &lt;&lt; &quot;\tinsert at cycle &quot; &lt;&lt; curCycle &lt;&lt; &quot; &quot;; SU-&gt;getInstr()-&gt;dump(); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="3344">3344</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tinsert at cycle "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col0 ref" href="#1120curCycle" title='curCycle' data-ref="1120curCycle">curCycle</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q>;</td></tr>
<tr><th id="3345">3345</th><td>        <a class="local col4 ref" href="#1114SU" title='SU' data-ref="1114SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="3346">3346</th><td>      });</td></tr>
<tr><th id="3347">3347</th><td></td></tr>
<tr><th id="3348">3348</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::ScheduledInstrs" title='llvm::SMSchedule::ScheduledInstrs' data-ref="llvm::SMSchedule::ScheduledInstrs">ScheduledInstrs</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col0 ref" href="#1120curCycle" title='curCycle' data-ref="1120curCycle">curCycle</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque9push_backERKT_" title='std::deque::push_back' data-ref="_ZNSt5deque9push_backERKT_">push_back</a>(<a class="local col4 ref" href="#1114SU" title='SU' data-ref="1114SU">SU</a>);</td></tr>
<tr><th id="3349">3349</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::InstrToCycle" title='llvm::SMSchedule::InstrToCycle' data-ref="llvm::SMSchedule::InstrToCycle">InstrToCycle</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOT_" title='std::map::insert' data-ref="_ZNSt3map6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col4 ref" href="#1114SU" title='SU' data-ref="1114SU">SU</a></span>, <span class='refarg'><a class="local col0 ref" href="#1120curCycle" title='curCycle' data-ref="1120curCycle">curCycle</a></span>));</td></tr>
<tr><th id="3350">3350</th><td>      <b>if</b> (<a class="local col0 ref" href="#1120curCycle" title='curCycle' data-ref="1120curCycle">curCycle</a> &gt; <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::LastCycle" title='llvm::SMSchedule::LastCycle' data-ref="llvm::SMSchedule::LastCycle">LastCycle</a>)</td></tr>
<tr><th id="3351">3351</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::LastCycle" title='llvm::SMSchedule::LastCycle' data-ref="llvm::SMSchedule::LastCycle">LastCycle</a> = <a class="local col0 ref" href="#1120curCycle" title='curCycle' data-ref="1120curCycle">curCycle</a>;</td></tr>
<tr><th id="3352">3352</th><td>      <b>if</b> (<a class="local col0 ref" href="#1120curCycle" title='curCycle' data-ref="1120curCycle">curCycle</a> &lt; <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::FirstCycle" title='llvm::SMSchedule::FirstCycle' data-ref="llvm::SMSchedule::FirstCycle">FirstCycle</a>)</td></tr>
<tr><th id="3353">3353</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::FirstCycle" title='llvm::SMSchedule::FirstCycle' data-ref="llvm::SMSchedule::FirstCycle">FirstCycle</a> = <a class="local col0 ref" href="#1120curCycle" title='curCycle' data-ref="1120curCycle">curCycle</a>;</td></tr>
<tr><th id="3354">3354</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3355">3355</th><td>    }</td></tr>
<tr><th id="3356">3356</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { dbgs() &lt;&lt; &quot;\tfailed to insert at cycle &quot; &lt;&lt; curCycle &lt;&lt; &quot; &quot;; SU-&gt;getInstr()-&gt;dump(); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="3357">3357</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tfailed to insert at cycle "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col0 ref" href="#1120curCycle" title='curCycle' data-ref="1120curCycle">curCycle</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q>;</td></tr>
<tr><th id="3358">3358</th><td>      <a class="local col4 ref" href="#1114SU" title='SU' data-ref="1114SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="3359">3359</th><td>    });</td></tr>
<tr><th id="3360">3360</th><td>  }</td></tr>
<tr><th id="3361">3361</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3362">3362</th><td>}</td></tr>
<tr><th id="3363">3363</th><td></td></tr>
<tr><th id="3364">3364</th><td><i>// Return the cycle of the earliest scheduled instruction in the chain.</i></td></tr>
<tr><th id="3365">3365</th><td><em>int</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a>::<dfn class="decl def" id="_ZN4llvm10SMSchedule20earliestCycleInChainERKNS_4SDepE" title='llvm::SMSchedule::earliestCycleInChain' data-ref="_ZN4llvm10SMSchedule20earliestCycleInChainERKNS_4SDepE">earliestCycleInChain</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col5 decl" id="1125Dep" title='Dep' data-type='const llvm::SDep &amp;' data-ref="1125Dep">Dep</dfn>) {</td></tr>
<tr><th id="3366">3366</th><td>  <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col6 decl" id="1126Visited" title='Visited' data-type='SmallPtrSet&lt;llvm::SUnit *, 8&gt;' data-ref="1126Visited">Visited</dfn>;</td></tr>
<tr><th id="3367">3367</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="1127Worklist" title='Worklist' data-type='SmallVector&lt;llvm::SDep, 8&gt;' data-ref="1127Worklist">Worklist</dfn>;</td></tr>
<tr><th id="3368">3368</th><td>  <a class="local col7 ref" href="#1127Worklist" title='Worklist' data-ref="1127Worklist">Worklist</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#1125Dep" title='Dep' data-ref="1125Dep">Dep</a>);</td></tr>
<tr><th id="3369">3369</th><td>  <em>int</em> <dfn class="local col8 decl" id="1128EarlyCycle" title='EarlyCycle' data-type='int' data-ref="1128EarlyCycle">EarlyCycle</dfn> = <span class="macro" title="2147483647" data-ref="_M/INT_MAX">INT_MAX</span>;</td></tr>
<tr><th id="3370">3370</th><td>  <b>while</b> (!<a class="local col7 ref" href="#1127Worklist" title='Worklist' data-ref="1127Worklist">Worklist</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="3371">3371</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col9 decl" id="1129Cur" title='Cur' data-type='const llvm::SDep &amp;' data-ref="1129Cur">Cur</dfn> = <a class="local col7 ref" href="#1127Worklist" title='Worklist' data-ref="1127Worklist">Worklist</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="3372">3372</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="1130PrevSU" title='PrevSU' data-type='llvm::SUnit *' data-ref="1130PrevSU">PrevSU</dfn> = <a class="local col9 ref" href="#1129Cur" title='Cur' data-ref="1129Cur">Cur</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="3373">3373</th><td>    <b>if</b> (<a class="local col6 ref" href="#1126Visited" title='Visited' data-ref="1126Visited">Visited</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col0 ref" href="#1130PrevSU" title='PrevSU' data-ref="1130PrevSU">PrevSU</a>))</td></tr>
<tr><th id="3374">3374</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3375">3375</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <em>int</em>&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::SUnit*,int,std::less{llvm::SUnit*},std::allocator{std::pair{llvm::SUnit*const,int}}}::const_iterator" title='std::map&lt;llvm::SUnit *, int, std::less&lt;llvm::SUnit *&gt;, std::allocator&lt;std::pair&lt;llvm::SUnit *const, int&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{llvm::SUnit*,int,std::less{llvm::SUnit*},std::allocator{std::pair{llvm::SUnit*const,int}}}::const_iterator">const_iterator</a> <dfn class="local col1 decl" id="1131it" title='it' data-type='std::map&lt;SUnit *, int&gt;::const_iterator' data-ref="1131it">it</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_const_iterator::_Rb_tree_const_iterator&lt;_Tp&gt;' data-ref="_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E"></a><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::InstrToCycle" title='llvm::SMSchedule::InstrToCycle' data-ref="llvm::SMSchedule::InstrToCycle">InstrToCycle</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col0 ref" href="#1130PrevSU" title='PrevSU' data-ref="1130PrevSU">PrevSU</a>);</td></tr>
<tr><th id="3376">3376</th><td>    <b>if</b> (<a class="local col1 ref" href="#1131it" title='it' data-ref="1131it">it</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator==' data-ref="_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E">==</a> <a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_const_iterator::_Rb_tree_const_iterator&lt;_Tp&gt;' data-ref="_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E"></a><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::InstrToCycle" title='llvm::SMSchedule::InstrToCycle' data-ref="llvm::SMSchedule::InstrToCycle">InstrToCycle</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>())</td></tr>
<tr><th id="3377">3377</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3378">3378</th><td>    <a class="local col8 ref" href="#1128EarlyCycle" title='EarlyCycle' data-ref="1128EarlyCycle">EarlyCycle</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col8 ref" href="#1128EarlyCycle" title='EarlyCycle' data-ref="1128EarlyCycle">EarlyCycle</a>, <a class="local col1 ref" href="#1131it" title='it' data-ref="1131it">it</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SUnit *const, int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="3379">3379</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="1132PI" title='PI' data-type='const llvm::SDep &amp;' data-ref="1132PI">PI</dfn> : <a class="local col0 ref" href="#1130PrevSU" title='PrevSU' data-ref="1130PrevSU">PrevSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>)</td></tr>
<tr><th id="3380">3380</th><td>      <b>if</b> (<a class="local col2 ref" href="#1132PI" title='PI' data-ref="1132PI">PI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a> || <a class="local col5 ref" href="#1125Dep" title='Dep' data-ref="1125Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a>)</td></tr>
<tr><th id="3381">3381</th><td>        <a class="local col7 ref" href="#1127Worklist" title='Worklist' data-ref="1127Worklist">Worklist</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#1132PI" title='PI' data-ref="1132PI">PI</a>);</td></tr>
<tr><th id="3382">3382</th><td>    <a class="local col6 ref" href="#1126Visited" title='Visited' data-ref="1126Visited">Visited</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col0 ref" href="#1130PrevSU" title='PrevSU' data-ref="1130PrevSU">PrevSU</a>);</td></tr>
<tr><th id="3383">3383</th><td>  }</td></tr>
<tr><th id="3384">3384</th><td>  <b>return</b> <a class="local col8 ref" href="#1128EarlyCycle" title='EarlyCycle' data-ref="1128EarlyCycle">EarlyCycle</a>;</td></tr>
<tr><th id="3385">3385</th><td>}</td></tr>
<tr><th id="3386">3386</th><td></td></tr>
<tr><th id="3387">3387</th><td><i>// Return the cycle of the latest scheduled instruction in the chain.</i></td></tr>
<tr><th id="3388">3388</th><td><em>int</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a>::<dfn class="decl def" id="_ZN4llvm10SMSchedule18latestCycleInChainERKNS_4SDepE" title='llvm::SMSchedule::latestCycleInChain' data-ref="_ZN4llvm10SMSchedule18latestCycleInChainERKNS_4SDepE">latestCycleInChain</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col3 decl" id="1133Dep" title='Dep' data-type='const llvm::SDep &amp;' data-ref="1133Dep">Dep</dfn>) {</td></tr>
<tr><th id="3389">3389</th><td>  <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col4 decl" id="1134Visited" title='Visited' data-type='SmallPtrSet&lt;llvm::SUnit *, 8&gt;' data-ref="1134Visited">Visited</dfn>;</td></tr>
<tr><th id="3390">3390</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="1135Worklist" title='Worklist' data-type='SmallVector&lt;llvm::SDep, 8&gt;' data-ref="1135Worklist">Worklist</dfn>;</td></tr>
<tr><th id="3391">3391</th><td>  <a class="local col5 ref" href="#1135Worklist" title='Worklist' data-ref="1135Worklist">Worklist</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#1133Dep" title='Dep' data-ref="1133Dep">Dep</a>);</td></tr>
<tr><th id="3392">3392</th><td>  <em>int</em> <dfn class="local col6 decl" id="1136LateCycle" title='LateCycle' data-type='int' data-ref="1136LateCycle">LateCycle</dfn> = <span class="macro" title="(-2147483647 -1)" data-ref="_M/INT_MIN">INT_MIN</span>;</td></tr>
<tr><th id="3393">3393</th><td>  <b>while</b> (!<a class="local col5 ref" href="#1135Worklist" title='Worklist' data-ref="1135Worklist">Worklist</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="3394">3394</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col7 decl" id="1137Cur" title='Cur' data-type='const llvm::SDep &amp;' data-ref="1137Cur">Cur</dfn> = <a class="local col5 ref" href="#1135Worklist" title='Worklist' data-ref="1135Worklist">Worklist</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="3395">3395</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="1138SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="1138SuccSU">SuccSU</dfn> = <a class="local col7 ref" href="#1137Cur" title='Cur' data-ref="1137Cur">Cur</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="3396">3396</th><td>    <b>if</b> (<a class="local col4 ref" href="#1134Visited" title='Visited' data-ref="1134Visited">Visited</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col8 ref" href="#1138SuccSU" title='SuccSU' data-ref="1138SuccSU">SuccSU</a>))</td></tr>
<tr><th id="3397">3397</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3398">3398</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <em>int</em>&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::SUnit*,int,std::less{llvm::SUnit*},std::allocator{std::pair{llvm::SUnit*const,int}}}::const_iterator" title='std::map&lt;llvm::SUnit *, int, std::less&lt;llvm::SUnit *&gt;, std::allocator&lt;std::pair&lt;llvm::SUnit *const, int&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{llvm::SUnit*,int,std::less{llvm::SUnit*},std::allocator{std::pair{llvm::SUnit*const,int}}}::const_iterator">const_iterator</a> <dfn class="local col9 decl" id="1139it" title='it' data-type='std::map&lt;SUnit *, int&gt;::const_iterator' data-ref="1139it">it</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_const_iterator::_Rb_tree_const_iterator&lt;_Tp&gt;' data-ref="_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E"></a><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::InstrToCycle" title='llvm::SMSchedule::InstrToCycle' data-ref="llvm::SMSchedule::InstrToCycle">InstrToCycle</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col8 ref" href="#1138SuccSU" title='SuccSU' data-ref="1138SuccSU">SuccSU</a>);</td></tr>
<tr><th id="3399">3399</th><td>    <b>if</b> (<a class="local col9 ref" href="#1139it" title='it' data-ref="1139it">it</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator==' data-ref="_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E">==</a> <a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_const_iterator::_Rb_tree_const_iterator&lt;_Tp&gt;' data-ref="_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E"></a><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::InstrToCycle" title='llvm::SMSchedule::InstrToCycle' data-ref="llvm::SMSchedule::InstrToCycle">InstrToCycle</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>())</td></tr>
<tr><th id="3400">3400</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3401">3401</th><td>    <a class="local col6 ref" href="#1136LateCycle" title='LateCycle' data-ref="1136LateCycle">LateCycle</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col6 ref" href="#1136LateCycle" title='LateCycle' data-ref="1136LateCycle">LateCycle</a>, <a class="local col9 ref" href="#1139it" title='it' data-ref="1139it">it</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SUnit *const, int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="3402">3402</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="1140SI" title='SI' data-type='const llvm::SDep &amp;' data-ref="1140SI">SI</dfn> : <a class="local col8 ref" href="#1138SuccSU" title='SuccSU' data-ref="1138SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>)</td></tr>
<tr><th id="3403">3403</th><td>      <b>if</b> (<a class="local col0 ref" href="#1140SI" title='SI' data-ref="1140SI">SI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a> || <a class="local col3 ref" href="#1133Dep" title='Dep' data-ref="1133Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a>)</td></tr>
<tr><th id="3404">3404</th><td>        <a class="local col5 ref" href="#1135Worklist" title='Worklist' data-ref="1135Worklist">Worklist</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#1140SI" title='SI' data-ref="1140SI">SI</a>);</td></tr>
<tr><th id="3405">3405</th><td>    <a class="local col4 ref" href="#1134Visited" title='Visited' data-ref="1134Visited">Visited</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col8 ref" href="#1138SuccSU" title='SuccSU' data-ref="1138SuccSU">SuccSU</a>);</td></tr>
<tr><th id="3406">3406</th><td>  }</td></tr>
<tr><th id="3407">3407</th><td>  <b>return</b> <a class="local col6 ref" href="#1136LateCycle" title='LateCycle' data-ref="1136LateCycle">LateCycle</a>;</td></tr>
<tr><th id="3408">3408</th><td>}</td></tr>
<tr><th id="3409">3409</th><td></td></tr>
<tr><th id="3410">3410</th><td><i class="doc" data-doc="_ZL18multipleIterationsPN4llvm5SUnitEPNS_17SwingSchedulerDAGE">/// If an instruction has a use that spans multiple iterations, then</i></td></tr>
<tr><th id="3411">3411</th><td><i class="doc" data-doc="_ZL18multipleIterationsPN4llvm5SUnitEPNS_17SwingSchedulerDAGE">/// return true. These instructions are characterized by having a back-ege</i></td></tr>
<tr><th id="3412">3412</th><td><i class="doc" data-doc="_ZL18multipleIterationsPN4llvm5SUnitEPNS_17SwingSchedulerDAGE">/// to a Phi, which contains a reference to another Phi.</i></td></tr>
<tr><th id="3413">3413</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="tu decl def" id="_ZL18multipleIterationsPN4llvm5SUnitEPNS_17SwingSchedulerDAGE" title='multipleIterations' data-type='llvm::SUnit * multipleIterations(llvm::SUnit * SU, llvm::SwingSchedulerDAG * DAG)' data-ref="_ZL18multipleIterationsPN4llvm5SUnitEPNS_17SwingSchedulerDAGE">multipleIterations</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="1141SU" title='SU' data-type='llvm::SUnit *' data-ref="1141SU">SU</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a> *<dfn class="local col2 decl" id="1142DAG" title='DAG' data-type='llvm::SwingSchedulerDAG *' data-ref="1142DAG">DAG</dfn>) {</td></tr>
<tr><th id="3414">3414</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="1143P" title='P' data-type='llvm::SDep &amp;' data-ref="1143P">P</dfn> : <a class="local col1 ref" href="#1141SU" title='SU' data-ref="1141SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>)</td></tr>
<tr><th id="3415">3415</th><td>    <b>if</b> (<a class="local col2 ref" href="#1142DAG" title='DAG' data-ref="1142DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG10isBackedgeEPNS_5SUnitERKNS_4SDepE" title='llvm::SwingSchedulerDAG::isBackedge' data-ref="_ZN4llvm17SwingSchedulerDAG10isBackedgeEPNS_5SUnitERKNS_4SDepE">isBackedge</a>(<a class="local col1 ref" href="#1141SU" title='SU' data-ref="1141SU">SU</a>, <a class="local col3 ref" href="#1143P" title='P' data-ref="1143P">P</a>) &amp;&amp; <a class="local col3 ref" href="#1143P" title='P' data-ref="1143P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="3416">3416</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="1144S" title='S' data-type='llvm::SDep &amp;' data-ref="1144S">S</dfn> : <a class="local col3 ref" href="#1143P" title='P' data-ref="1143P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>)</td></tr>
<tr><th id="3417">3417</th><td>        <b>if</b> (<a class="local col4 ref" href="#1144S" title='S' data-ref="1144S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a> &amp;&amp; <a class="local col4 ref" href="#1144S" title='S' data-ref="1144S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="3418">3418</th><td>          <b>return</b> <a class="local col3 ref" href="#1143P" title='P' data-ref="1143P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="3419">3419</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3420">3420</th><td>}</td></tr>
<tr><th id="3421">3421</th><td></td></tr>
<tr><th id="3422">3422</th><td><i class="doc">/// Compute the scheduling start slot for the instruction.  The start slot</i></td></tr>
<tr><th id="3423">3423</th><td><i class="doc">/// depends on any predecessor or successor nodes scheduled already.</i></td></tr>
<tr><th id="3424">3424</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a>::<dfn class="decl def" id="_ZN4llvm10SMSchedule12computeStartEPNS_5SUnitEPiS3_S3_S3_iPNS_17SwingSchedulerDAGE" title='llvm::SMSchedule::computeStart' data-ref="_ZN4llvm10SMSchedule12computeStartEPNS_5SUnitEPiS3_S3_S3_iPNS_17SwingSchedulerDAGE">computeStart</dfn>(<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="1145SU" title='SU' data-type='llvm::SUnit *' data-ref="1145SU">SU</dfn>, <em>int</em> *<dfn class="local col6 decl" id="1146MaxEarlyStart" title='MaxEarlyStart' data-type='int *' data-ref="1146MaxEarlyStart">MaxEarlyStart</dfn>, <em>int</em> *<dfn class="local col7 decl" id="1147MinLateStart" title='MinLateStart' data-type='int *' data-ref="1147MinLateStart">MinLateStart</dfn>,</td></tr>
<tr><th id="3425">3425</th><td>                              <em>int</em> *<dfn class="local col8 decl" id="1148MinEnd" title='MinEnd' data-type='int *' data-ref="1148MinEnd">MinEnd</dfn>, <em>int</em> *<dfn class="local col9 decl" id="1149MaxStart" title='MaxStart' data-type='int *' data-ref="1149MaxStart">MaxStart</dfn>, <em>int</em> <dfn class="local col0 decl" id="1150II" title='II' data-type='int' data-ref="1150II">II</dfn>,</td></tr>
<tr><th id="3426">3426</th><td>                              <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a> *<dfn class="local col1 decl" id="1151DAG" title='DAG' data-type='llvm::SwingSchedulerDAG *' data-ref="1151DAG">DAG</dfn>) {</td></tr>
<tr><th id="3427">3427</th><td>  <i>// Iterate over each instruction that has been scheduled already.  The start</i></td></tr>
<tr><th id="3428">3428</th><td><i>  // slot computation depends on whether the previously scheduled instruction</i></td></tr>
<tr><th id="3429">3429</th><td><i>  // is a predecessor or successor of the specified instruction.</i></td></tr>
<tr><th id="3430">3430</th><td>  <b>for</b> (<em>int</em> <dfn class="local col2 decl" id="1152cycle" title='cycle' data-type='int' data-ref="1152cycle">cycle</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule13getFirstCycleEv" title='llvm::SMSchedule::getFirstCycle' data-ref="_ZNK4llvm10SMSchedule13getFirstCycleEv">getFirstCycle</a>(); <a class="local col2 ref" href="#1152cycle" title='cycle' data-ref="1152cycle">cycle</a> &lt;= <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::LastCycle" title='llvm::SMSchedule::LastCycle' data-ref="llvm::SMSchedule::LastCycle">LastCycle</a>; ++<a class="local col2 ref" href="#1152cycle" title='cycle' data-ref="1152cycle">cycle</a>) {</td></tr>
<tr><th id="3431">3431</th><td></td></tr>
<tr><th id="3432">3432</th><td>    <i>// Iterate over each instruction in the current cycle.</i></td></tr>
<tr><th id="3433">3433</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="1153I" title='I' data-type='llvm::SUnit *' data-ref="1153I">I</dfn> : <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm10SMSchedule15getInstructionsEi" title='llvm::SMSchedule::getInstructions' data-ref="_ZN4llvm10SMSchedule15getInstructionsEi">getInstructions</a>(<a class="local col2 ref" href="#1152cycle" title='cycle' data-ref="1152cycle">cycle</a>)) {</td></tr>
<tr><th id="3434">3434</th><td>      <i>// Because we're processing a DAG for the dependences, we recognize</i></td></tr>
<tr><th id="3435">3435</th><td><i>      // the back-edge in recurrences by anti dependences.</i></td></tr>
<tr><th id="3436">3436</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="1154i" title='i' data-type='unsigned int' data-ref="1154i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="1155e" title='e' data-type='unsigned int' data-ref="1155e">e</dfn> = (<em>unsigned</em>)<a class="local col5 ref" href="#1145SU" title='SU' data-ref="1145SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col4 ref" href="#1154i" title='i' data-ref="1154i">i</a> != <a class="local col5 ref" href="#1155e" title='e' data-ref="1155e">e</a>; ++<a class="local col4 ref" href="#1154i" title='i' data-ref="1154i">i</a>) {</td></tr>
<tr><th id="3437">3437</th><td>        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col6 decl" id="1156Dep" title='Dep' data-type='const llvm::SDep &amp;' data-ref="1156Dep">Dep</dfn> = <a class="local col5 ref" href="#1145SU" title='SU' data-ref="1145SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#1154i" title='i' data-ref="1154i">i</a>]</a>;</td></tr>
<tr><th id="3438">3438</th><td>        <b>if</b> (<a class="local col6 ref" href="#1156Dep" title='Dep' data-ref="1156Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() == <a class="local col3 ref" href="#1153I" title='I' data-ref="1153I">I</a>) {</td></tr>
<tr><th id="3439">3439</th><td>          <b>if</b> (!<a class="local col1 ref" href="#1151DAG" title='DAG' data-ref="1151DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG10isBackedgeEPNS_5SUnitERKNS_4SDepE" title='llvm::SwingSchedulerDAG::isBackedge' data-ref="_ZN4llvm17SwingSchedulerDAG10isBackedgeEPNS_5SUnitERKNS_4SDepE">isBackedge</a>(<a class="local col5 ref" href="#1145SU" title='SU' data-ref="1145SU">SU</a>, <a class="local col6 ref" href="#1156Dep" title='Dep' data-ref="1156Dep">Dep</a>)) {</td></tr>
<tr><th id="3440">3440</th><td>            <em>int</em> <dfn class="local col7 decl" id="1157EarlyStart" title='EarlyStart' data-type='int' data-ref="1157EarlyStart">EarlyStart</dfn> = <a class="local col2 ref" href="#1152cycle" title='cycle' data-ref="1152cycle">cycle</a> + <a class="local col6 ref" href="#1156Dep" title='Dep' data-ref="1156Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>() -</td></tr>
<tr><th id="3441">3441</th><td>                             <a class="local col1 ref" href="#1151DAG" title='DAG' data-ref="1151DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG11getDistanceEPNS_5SUnitES2_RKNS_4SDepE" title='llvm::SwingSchedulerDAG::getDistance' data-ref="_ZN4llvm17SwingSchedulerDAG11getDistanceEPNS_5SUnitES2_RKNS_4SDepE">getDistance</a>(<a class="local col6 ref" href="#1156Dep" title='Dep' data-ref="1156Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>(), <a class="local col5 ref" href="#1145SU" title='SU' data-ref="1145SU">SU</a>, <a class="local col6 ref" href="#1156Dep" title='Dep' data-ref="1156Dep">Dep</a>) * <a class="local col0 ref" href="#1150II" title='II' data-ref="1150II">II</a>;</td></tr>
<tr><th id="3442">3442</th><td>            *<a class="local col6 ref" href="#1146MaxEarlyStart" title='MaxEarlyStart' data-ref="1146MaxEarlyStart">MaxEarlyStart</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(*<a class="local col6 ref" href="#1146MaxEarlyStart" title='MaxEarlyStart' data-ref="1146MaxEarlyStart">MaxEarlyStart</a>, <a class="local col7 ref" href="#1157EarlyStart" title='EarlyStart' data-ref="1157EarlyStart">EarlyStart</a>);</td></tr>
<tr><th id="3443">3443</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151DAG" title='DAG' data-ref="1151DAG">DAG</a>-&gt;<a class="ref" href="#_ZN4llvm17SwingSchedulerDAG16isLoopCarriedDepEPNS_5SUnitERKNS_4SDepEb" title='llvm::SwingSchedulerDAG::isLoopCarriedDep' data-ref="_ZN4llvm17SwingSchedulerDAG16isLoopCarriedDepEPNS_5SUnitERKNS_4SDepEb">isLoopCarriedDep</a>(<a class="local col5 ref" href="#1145SU" title='SU' data-ref="1145SU">SU</a>, <a class="local col6 ref" href="#1156Dep" title='Dep' data-ref="1156Dep">Dep</a>, <b>false</b>)) {</td></tr>
<tr><th id="3444">3444</th><td>              <em>int</em> <dfn class="local col8 decl" id="1158End" title='End' data-type='int' data-ref="1158End">End</dfn> = <a class="member" href="#_ZN4llvm10SMSchedule20earliestCycleInChainERKNS_4SDepE" title='llvm::SMSchedule::earliestCycleInChain' data-ref="_ZN4llvm10SMSchedule20earliestCycleInChainERKNS_4SDepE">earliestCycleInChain</a>(<a class="local col6 ref" href="#1156Dep" title='Dep' data-ref="1156Dep">Dep</a>) + (<a class="local col0 ref" href="#1150II" title='II' data-ref="1150II">II</a> - <var>1</var>);</td></tr>
<tr><th id="3445">3445</th><td>              *<a class="local col8 ref" href="#1148MinEnd" title='MinEnd' data-ref="1148MinEnd">MinEnd</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(*<a class="local col8 ref" href="#1148MinEnd" title='MinEnd' data-ref="1148MinEnd">MinEnd</a>, <a class="local col8 ref" href="#1158End" title='End' data-ref="1158End">End</a>);</td></tr>
<tr><th id="3446">3446</th><td>            }</td></tr>
<tr><th id="3447">3447</th><td>          } <b>else</b> {</td></tr>
<tr><th id="3448">3448</th><td>            <em>int</em> <dfn class="local col9 decl" id="1159LateStart" title='LateStart' data-type='int' data-ref="1159LateStart">LateStart</dfn> = <a class="local col2 ref" href="#1152cycle" title='cycle' data-ref="1152cycle">cycle</a> - <a class="local col6 ref" href="#1156Dep" title='Dep' data-ref="1156Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>() +</td></tr>
<tr><th id="3449">3449</th><td>                            <a class="local col1 ref" href="#1151DAG" title='DAG' data-ref="1151DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG11getDistanceEPNS_5SUnitES2_RKNS_4SDepE" title='llvm::SwingSchedulerDAG::getDistance' data-ref="_ZN4llvm17SwingSchedulerDAG11getDistanceEPNS_5SUnitES2_RKNS_4SDepE">getDistance</a>(<a class="local col5 ref" href="#1145SU" title='SU' data-ref="1145SU">SU</a>, <a class="local col6 ref" href="#1156Dep" title='Dep' data-ref="1156Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>(), <a class="local col6 ref" href="#1156Dep" title='Dep' data-ref="1156Dep">Dep</a>) * <a class="local col0 ref" href="#1150II" title='II' data-ref="1150II">II</a>;</td></tr>
<tr><th id="3450">3450</th><td>            *<a class="local col7 ref" href="#1147MinLateStart" title='MinLateStart' data-ref="1147MinLateStart">MinLateStart</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(*<a class="local col7 ref" href="#1147MinLateStart" title='MinLateStart' data-ref="1147MinLateStart">MinLateStart</a>, <a class="local col9 ref" href="#1159LateStart" title='LateStart' data-ref="1159LateStart">LateStart</a>);</td></tr>
<tr><th id="3451">3451</th><td>          }</td></tr>
<tr><th id="3452">3452</th><td>        }</td></tr>
<tr><th id="3453">3453</th><td>        <i>// For instruction that requires multiple iterations, make sure that</i></td></tr>
<tr><th id="3454">3454</th><td><i>        // the dependent instruction is not scheduled past the definition.</i></td></tr>
<tr><th id="3455">3455</th><td>        <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="1160BE" title='BE' data-type='llvm::SUnit *' data-ref="1160BE">BE</dfn> = <a class="tu ref" href="#_ZL18multipleIterationsPN4llvm5SUnitEPNS_17SwingSchedulerDAGE" title='multipleIterations' data-use='c' data-ref="_ZL18multipleIterationsPN4llvm5SUnitEPNS_17SwingSchedulerDAGE">multipleIterations</a>(<a class="local col3 ref" href="#1153I" title='I' data-ref="1153I">I</a>, <a class="local col1 ref" href="#1151DAG" title='DAG' data-ref="1151DAG">DAG</a>);</td></tr>
<tr><th id="3456">3456</th><td>        <b>if</b> (<a class="local col0 ref" href="#1160BE" title='BE' data-ref="1160BE">BE</a> &amp;&amp; <a class="local col6 ref" href="#1156Dep" title='Dep' data-ref="1156Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() == <a class="local col0 ref" href="#1160BE" title='BE' data-ref="1160BE">BE</a> &amp;&amp; !<a class="local col5 ref" href="#1145SU" title='SU' data-ref="1145SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp;</td></tr>
<tr><th id="3457">3457</th><td>            !<a class="local col5 ref" href="#1145SU" title='SU' data-ref="1145SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit6isPredEPKS0_" title='llvm::SUnit::isPred' data-ref="_ZNK4llvm5SUnit6isPredEPKS0_">isPred</a>(<a class="local col3 ref" href="#1153I" title='I' data-ref="1153I">I</a>))</td></tr>
<tr><th id="3458">3458</th><td>          *<a class="local col7 ref" href="#1147MinLateStart" title='MinLateStart' data-ref="1147MinLateStart">MinLateStart</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(*<a class="local col7 ref" href="#1147MinLateStart" title='MinLateStart' data-ref="1147MinLateStart">MinLateStart</a>, <a class="local col2 ref" href="#1152cycle" title='cycle' data-ref="1152cycle">cycle</a>);</td></tr>
<tr><th id="3459">3459</th><td>      }</td></tr>
<tr><th id="3460">3460</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="1161i" title='i' data-type='unsigned int' data-ref="1161i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="1162e" title='e' data-type='unsigned int' data-ref="1162e">e</dfn> = (<em>unsigned</em>)<a class="local col5 ref" href="#1145SU" title='SU' data-ref="1145SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col1 ref" href="#1161i" title='i' data-ref="1161i">i</a> != <a class="local col2 ref" href="#1162e" title='e' data-ref="1162e">e</a>; ++<a class="local col1 ref" href="#1161i" title='i' data-ref="1161i">i</a>) {</td></tr>
<tr><th id="3461">3461</th><td>        <b>if</b> (<a class="local col5 ref" href="#1145SU" title='SU' data-ref="1145SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#1161i" title='i' data-ref="1161i">i</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() == <a class="local col3 ref" href="#1153I" title='I' data-ref="1153I">I</a>) {</td></tr>
<tr><th id="3462">3462</th><td>          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col3 decl" id="1163Dep" title='Dep' data-type='const llvm::SDep &amp;' data-ref="1163Dep">Dep</dfn> = <a class="local col5 ref" href="#1145SU" title='SU' data-ref="1145SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#1161i" title='i' data-ref="1161i">i</a>]</a>;</td></tr>
<tr><th id="3463">3463</th><td>          <b>if</b> (!<a class="local col1 ref" href="#1151DAG" title='DAG' data-ref="1151DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG10isBackedgeEPNS_5SUnitERKNS_4SDepE" title='llvm::SwingSchedulerDAG::isBackedge' data-ref="_ZN4llvm17SwingSchedulerDAG10isBackedgeEPNS_5SUnitERKNS_4SDepE">isBackedge</a>(<a class="local col5 ref" href="#1145SU" title='SU' data-ref="1145SU">SU</a>, <a class="local col3 ref" href="#1163Dep" title='Dep' data-ref="1163Dep">Dep</a>)) {</td></tr>
<tr><th id="3464">3464</th><td>            <em>int</em> <dfn class="local col4 decl" id="1164LateStart" title='LateStart' data-type='int' data-ref="1164LateStart">LateStart</dfn> = <a class="local col2 ref" href="#1152cycle" title='cycle' data-ref="1152cycle">cycle</a> - <a class="local col3 ref" href="#1163Dep" title='Dep' data-ref="1163Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>() +</td></tr>
<tr><th id="3465">3465</th><td>                            <a class="local col1 ref" href="#1151DAG" title='DAG' data-ref="1151DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG11getDistanceEPNS_5SUnitES2_RKNS_4SDepE" title='llvm::SwingSchedulerDAG::getDistance' data-ref="_ZN4llvm17SwingSchedulerDAG11getDistanceEPNS_5SUnitES2_RKNS_4SDepE">getDistance</a>(<a class="local col5 ref" href="#1145SU" title='SU' data-ref="1145SU">SU</a>, <a class="local col3 ref" href="#1163Dep" title='Dep' data-ref="1163Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>(), <a class="local col3 ref" href="#1163Dep" title='Dep' data-ref="1163Dep">Dep</a>) * <a class="local col0 ref" href="#1150II" title='II' data-ref="1150II">II</a>;</td></tr>
<tr><th id="3466">3466</th><td>            *<a class="local col7 ref" href="#1147MinLateStart" title='MinLateStart' data-ref="1147MinLateStart">MinLateStart</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(*<a class="local col7 ref" href="#1147MinLateStart" title='MinLateStart' data-ref="1147MinLateStart">MinLateStart</a>, <a class="local col4 ref" href="#1164LateStart" title='LateStart' data-ref="1164LateStart">LateStart</a>);</td></tr>
<tr><th id="3467">3467</th><td>            <b>if</b> (<a class="local col1 ref" href="#1151DAG" title='DAG' data-ref="1151DAG">DAG</a>-&gt;<a class="ref" href="#_ZN4llvm17SwingSchedulerDAG16isLoopCarriedDepEPNS_5SUnitERKNS_4SDepEb" title='llvm::SwingSchedulerDAG::isLoopCarriedDep' data-ref="_ZN4llvm17SwingSchedulerDAG16isLoopCarriedDepEPNS_5SUnitERKNS_4SDepEb">isLoopCarriedDep</a>(<a class="local col5 ref" href="#1145SU" title='SU' data-ref="1145SU">SU</a>, <a class="local col3 ref" href="#1163Dep" title='Dep' data-ref="1163Dep">Dep</a>)) {</td></tr>
<tr><th id="3468">3468</th><td>              <em>int</em> <dfn class="local col5 decl" id="1165Start" title='Start' data-type='int' data-ref="1165Start">Start</dfn> = <a class="member" href="#_ZN4llvm10SMSchedule18latestCycleInChainERKNS_4SDepE" title='llvm::SMSchedule::latestCycleInChain' data-ref="_ZN4llvm10SMSchedule18latestCycleInChainERKNS_4SDepE">latestCycleInChain</a>(<a class="local col3 ref" href="#1163Dep" title='Dep' data-ref="1163Dep">Dep</a>) + <var>1</var> - <a class="local col0 ref" href="#1150II" title='II' data-ref="1150II">II</a>;</td></tr>
<tr><th id="3469">3469</th><td>              *<a class="local col9 ref" href="#1149MaxStart" title='MaxStart' data-ref="1149MaxStart">MaxStart</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(*<a class="local col9 ref" href="#1149MaxStart" title='MaxStart' data-ref="1149MaxStart">MaxStart</a>, <a class="local col5 ref" href="#1165Start" title='Start' data-ref="1165Start">Start</a>);</td></tr>
<tr><th id="3470">3470</th><td>            }</td></tr>
<tr><th id="3471">3471</th><td>          } <b>else</b> {</td></tr>
<tr><th id="3472">3472</th><td>            <em>int</em> <dfn class="local col6 decl" id="1166EarlyStart" title='EarlyStart' data-type='int' data-ref="1166EarlyStart">EarlyStart</dfn> = <a class="local col2 ref" href="#1152cycle" title='cycle' data-ref="1152cycle">cycle</a> + <a class="local col3 ref" href="#1163Dep" title='Dep' data-ref="1163Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>() -</td></tr>
<tr><th id="3473">3473</th><td>                             <a class="local col1 ref" href="#1151DAG" title='DAG' data-ref="1151DAG">DAG</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG11getDistanceEPNS_5SUnitES2_RKNS_4SDepE" title='llvm::SwingSchedulerDAG::getDistance' data-ref="_ZN4llvm17SwingSchedulerDAG11getDistanceEPNS_5SUnitES2_RKNS_4SDepE">getDistance</a>(<a class="local col3 ref" href="#1163Dep" title='Dep' data-ref="1163Dep">Dep</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>(), <a class="local col5 ref" href="#1145SU" title='SU' data-ref="1145SU">SU</a>, <a class="local col3 ref" href="#1163Dep" title='Dep' data-ref="1163Dep">Dep</a>) * <a class="local col0 ref" href="#1150II" title='II' data-ref="1150II">II</a>;</td></tr>
<tr><th id="3474">3474</th><td>            *<a class="local col6 ref" href="#1146MaxEarlyStart" title='MaxEarlyStart' data-ref="1146MaxEarlyStart">MaxEarlyStart</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(*<a class="local col6 ref" href="#1146MaxEarlyStart" title='MaxEarlyStart' data-ref="1146MaxEarlyStart">MaxEarlyStart</a>, <a class="local col6 ref" href="#1166EarlyStart" title='EarlyStart' data-ref="1166EarlyStart">EarlyStart</a>);</td></tr>
<tr><th id="3475">3475</th><td>          }</td></tr>
<tr><th id="3476">3476</th><td>        }</td></tr>
<tr><th id="3477">3477</th><td>      }</td></tr>
<tr><th id="3478">3478</th><td>    }</td></tr>
<tr><th id="3479">3479</th><td>  }</td></tr>
<tr><th id="3480">3480</th><td>}</td></tr>
<tr><th id="3481">3481</th><td></td></tr>
<tr><th id="3482">3482</th><td><i class="doc">/// Order the instructions within a cycle so that the definitions occur</i></td></tr>
<tr><th id="3483">3483</th><td><i class="doc">/// before the uses. Returns true if the instruction is added to the start</i></td></tr>
<tr><th id="3484">3484</th><td><i class="doc">/// of the list, or false if added to the end.</i></td></tr>
<tr><th id="3485">3485</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a>::<dfn class="decl def" id="_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE" title='llvm::SMSchedule::orderDependence' data-ref="_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE">orderDependence</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a> *<dfn class="local col7 decl" id="1167SSD" title='SSD' data-type='llvm::SwingSchedulerDAG *' data-ref="1167SSD">SSD</dfn>, <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="1168SU" title='SU' data-type='llvm::SUnit *' data-ref="1168SU">SU</dfn>,</td></tr>
<tr><th id="3486">3486</th><td>                                 <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col9 decl" id="1169Insts" title='Insts' data-type='std::deque&lt;SUnit *&gt; &amp;' data-ref="1169Insts">Insts</dfn>) {</td></tr>
<tr><th id="3487">3487</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="1170MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1170MI">MI</dfn> = <a class="local col8 ref" href="#1168SU" title='SU' data-ref="1168SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="3488">3488</th><td>  <em>bool</em> <dfn class="local col1 decl" id="1171OrderBeforeUse" title='OrderBeforeUse' data-type='bool' data-ref="1171OrderBeforeUse">OrderBeforeUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="3489">3489</th><td>  <em>bool</em> <dfn class="local col2 decl" id="1172OrderAfterDef" title='OrderAfterDef' data-type='bool' data-ref="1172OrderAfterDef">OrderAfterDef</dfn> = <b>false</b>;</td></tr>
<tr><th id="3490">3490</th><td>  <em>bool</em> <dfn class="local col3 decl" id="1173OrderBeforeDef" title='OrderBeforeDef' data-type='bool' data-ref="1173OrderBeforeDef">OrderBeforeDef</dfn> = <b>false</b>;</td></tr>
<tr><th id="3491">3491</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1174MoveDef" title='MoveDef' data-type='unsigned int' data-ref="1174MoveDef">MoveDef</dfn> = <var>0</var>;</td></tr>
<tr><th id="3492">3492</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="1175MoveUse" title='MoveUse' data-type='unsigned int' data-ref="1175MoveUse">MoveUse</dfn> = <var>0</var>;</td></tr>
<tr><th id="3493">3493</th><td>  <em>int</em> <dfn class="local col6 decl" id="1176StageInst1" title='StageInst1' data-type='int' data-ref="1176StageInst1">StageInst1</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="local col8 ref" href="#1168SU" title='SU' data-ref="1168SU">SU</a>);</td></tr>
<tr><th id="3494">3494</th><td></td></tr>
<tr><th id="3495">3495</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="1177Pos" title='Pos' data-type='unsigned int' data-ref="1177Pos">Pos</dfn> = <var>0</var>;</td></tr>
<tr><th id="3496">3496</th><td>  <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque{llvm::SUnit*,std::allocator{llvm::SUnit*}}::iterator" title='std::deque&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;::iterator' data-type='typename _Base::iterator' data-ref="std::deque{llvm::SUnit*,std::allocator{llvm::SUnit*}}::iterator">iterator</a> <dfn class="local col8 decl" id="1178I" title='I' data-type='std::deque&lt;SUnit *&gt;::iterator' data-ref="1178I">I</dfn> = <a class="local col9 ref" href="#1169Insts" title='Insts' data-ref="1169Insts">Insts</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque5beginEv" title='std::deque::begin' data-ref="_ZNSt5deque5beginEv">begin</a>(), <dfn class="local col9 decl" id="1179E" title='E' data-type='std::deque&lt;SUnit *&gt;::iterator' data-ref="1179E">E</dfn> = <a class="local col9 ref" href="#1169Insts" title='Insts' data-ref="1169Insts">Insts</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque3endEv" title='std::deque::end' data-ref="_ZNSt5deque3endEv">end</a>(); <a class="local col8 ref" href="#1178I" title='I' data-ref="1178I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZStneRKSt15_Deque_iteratorIT_T0_T1_ES5_" title='std::operator!=' data-ref="_ZStneRKSt15_Deque_iteratorIT_T0_T1_ES5_">!=</a> <a class="local col9 ref" href="#1179E" title='E' data-ref="1179E">E</a>;</td></tr>
<tr><th id="3497">3497</th><td>       <a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt15_Deque_iteratorppEv" title='std::_Deque_iterator::operator++' data-ref="_ZNSt15_Deque_iteratorppEv">++</a><a class="local col8 ref" href="#1178I" title='I' data-ref="1178I">I</a>, ++<a class="local col7 ref" href="#1177Pos" title='Pos' data-ref="1177Pos">Pos</a>) {</td></tr>
<tr><th id="3498">3498</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="1180i" title='i' data-type='unsigned int' data-ref="1180i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="1181e" title='e' data-type='unsigned int' data-ref="1181e">e</dfn> = <a class="local col0 ref" href="#1170MI" title='MI' data-ref="1170MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#1180i" title='i' data-ref="1180i">i</a> &lt; <a class="local col1 ref" href="#1181e" title='e' data-ref="1181e">e</a>; ++<a class="local col0 ref" href="#1180i" title='i' data-ref="1180i">i</a>) {</td></tr>
<tr><th id="3499">3499</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1182MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="1182MO">MO</dfn> = <a class="local col0 ref" href="#1170MI" title='MI' data-ref="1170MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#1180i" title='i' data-ref="1180i">i</a>);</td></tr>
<tr><th id="3500">3500</th><td>      <b>if</b> (!<a class="local col2 ref" href="#1182MO" title='MO' data-ref="1182MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#1182MO" title='MO' data-ref="1182MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="3501">3501</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3502">3502</th><td></td></tr>
<tr><th id="3503">3503</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="1183Reg" title='Reg' data-type='unsigned int' data-ref="1183Reg">Reg</dfn> = <a class="local col2 ref" href="#1182MO" title='MO' data-ref="1182MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3504">3504</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="1184BasePos" title='BasePos' data-type='unsigned int' data-ref="1184BasePos">BasePos</dfn>, <dfn class="local col5 decl" id="1185OffsetPos" title='OffsetPos' data-type='unsigned int' data-ref="1185OffsetPos">OffsetPos</dfn>;</td></tr>
<tr><th id="3505">3505</th><td>      <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::ST" title='llvm::SMSchedule::ST' data-ref="llvm::SMSchedule::ST">ST</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>()-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_" title='llvm::TargetInstrInfo::getBaseAndOffsetPosition' data-ref="_ZNK4llvm15TargetInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_">getBaseAndOffsetPosition</a>(*<a class="local col0 ref" href="#1170MI" title='MI' data-ref="1170MI">MI</a>, <span class='refarg'><a class="local col4 ref" href="#1184BasePos" title='BasePos' data-ref="1184BasePos">BasePos</a></span>, <span class='refarg'><a class="local col5 ref" href="#1185OffsetPos" title='OffsetPos' data-ref="1185OffsetPos">OffsetPos</a></span>))</td></tr>
<tr><th id="3506">3506</th><td>        <b>if</b> (<a class="local col0 ref" href="#1170MI" title='MI' data-ref="1170MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#1184BasePos" title='BasePos' data-ref="1184BasePos">BasePos</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col3 ref" href="#1183Reg" title='Reg' data-ref="1183Reg">Reg</a>)</td></tr>
<tr><th id="3507">3507</th><td>          <b>if</b> (<em>unsigned</em> <dfn class="local col6 decl" id="1186NewReg" title='NewReg' data-type='unsigned int' data-ref="1186NewReg"><a class="local col6 ref" href="#1186NewReg" title='NewReg' data-ref="1186NewReg">NewReg</a></dfn> = <a class="local col7 ref" href="#1167SSD" title='SSD' data-ref="1167SSD">SSD</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm17SwingSchedulerDAG15getInstrBaseRegEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getInstrBaseReg' data-ref="_ZN4llvm17SwingSchedulerDAG15getInstrBaseRegEPNS_5SUnitE">getInstrBaseReg</a>(<a class="local col8 ref" href="#1168SU" title='SU' data-ref="1168SU">SU</a>))</td></tr>
<tr><th id="3508">3508</th><td>            <a class="local col3 ref" href="#1183Reg" title='Reg' data-ref="1183Reg">Reg</a> = <a class="local col6 ref" href="#1186NewReg" title='NewReg' data-ref="1186NewReg">NewReg</a>;</td></tr>
<tr><th id="3509">3509</th><td>      <em>bool</em> <dfn class="local col7 decl" id="1187Reads" title='Reads' data-type='bool' data-ref="1187Reads">Reads</dfn>, <dfn class="local col8 decl" id="1188Writes" title='Writes' data-type='bool' data-ref="1188Writes">Writes</dfn>;</td></tr>
<tr><th id="3510">3510</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col7 ref" href="#1187Reads" title='Reads' data-ref="1187Reads">Reads</a></span>, <span class='refarg'><a class="local col8 ref" href="#1188Writes" title='Writes' data-ref="1188Writes">Writes</a></span>) <a class="ref" href="../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a></td></tr>
<tr><th id="3511">3511</th><td>          (<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratordeEv" title='std::_Deque_iterator::operator*' data-ref="_ZNKSt15_Deque_iteratordeEv">*</a><a class="local col8 ref" href="#1178I" title='I' data-ref="1178I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr26readsWritesVirtualRegisterEjPNS_15SmallVectorImplIjEE" title='llvm::MachineInstr::readsWritesVirtualRegister' data-ref="_ZNK4llvm12MachineInstr26readsWritesVirtualRegisterEjPNS_15SmallVectorImplIjEE">readsWritesVirtualRegister</a>(<a class="local col3 ref" href="#1183Reg" title='Reg' data-ref="1183Reg">Reg</a>);</td></tr>
<tr><th id="3512">3512</th><td>      <b>if</b> (<a class="local col2 ref" href="#1182MO" title='MO' data-ref="1182MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col7 ref" href="#1187Reads" title='Reads' data-ref="1187Reads">Reads</a> &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratordeEv" title='std::_Deque_iterator::operator*' data-ref="_ZNKSt15_Deque_iteratordeEv">*</a><a class="local col8 ref" href="#1178I" title='I' data-ref="1178I">I</a>) &lt;= <a class="local col6 ref" href="#1176StageInst1" title='StageInst1' data-ref="1176StageInst1">StageInst1</a>) {</td></tr>
<tr><th id="3513">3513</th><td>        <a class="local col1 ref" href="#1171OrderBeforeUse" title='OrderBeforeUse' data-ref="1171OrderBeforeUse">OrderBeforeUse</a> = <b>true</b>;</td></tr>
<tr><th id="3514">3514</th><td>        <b>if</b> (<a class="local col5 ref" href="#1175MoveUse" title='MoveUse' data-ref="1175MoveUse">MoveUse</a> == <var>0</var>)</td></tr>
<tr><th id="3515">3515</th><td>          <a class="local col5 ref" href="#1175MoveUse" title='MoveUse' data-ref="1175MoveUse">MoveUse</a> = <a class="local col7 ref" href="#1177Pos" title='Pos' data-ref="1177Pos">Pos</a>;</td></tr>
<tr><th id="3516">3516</th><td>      } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#1182MO" title='MO' data-ref="1182MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col7 ref" href="#1187Reads" title='Reads' data-ref="1187Reads">Reads</a> &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratordeEv" title='std::_Deque_iterator::operator*' data-ref="_ZNKSt15_Deque_iteratordeEv">*</a><a class="local col8 ref" href="#1178I" title='I' data-ref="1178I">I</a>) &gt; <a class="local col6 ref" href="#1176StageInst1" title='StageInst1' data-ref="1176StageInst1">StageInst1</a>) {</td></tr>
<tr><th id="3517">3517</th><td>        <i>// Add the instruction after the scheduled instruction.</i></td></tr>
<tr><th id="3518">3518</th><td>        <a class="local col2 ref" href="#1172OrderAfterDef" title='OrderAfterDef' data-ref="1172OrderAfterDef">OrderAfterDef</a> = <b>true</b>;</td></tr>
<tr><th id="3519">3519</th><td>        <a class="local col4 ref" href="#1174MoveDef" title='MoveDef' data-ref="1174MoveDef">MoveDef</a> = <a class="local col7 ref" href="#1177Pos" title='Pos' data-ref="1177Pos">Pos</a>;</td></tr>
<tr><th id="3520">3520</th><td>      } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#1182MO" title='MO' data-ref="1182MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="local col8 ref" href="#1188Writes" title='Writes' data-ref="1188Writes">Writes</a> &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratordeEv" title='std::_Deque_iterator::operator*' data-ref="_ZNKSt15_Deque_iteratordeEv">*</a><a class="local col8 ref" href="#1178I" title='I' data-ref="1178I">I</a>) == <a class="local col6 ref" href="#1176StageInst1" title='StageInst1' data-ref="1176StageInst1">StageInst1</a>) {</td></tr>
<tr><th id="3521">3521</th><td>        <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14cycleScheduledEPNS_5SUnitE" title='llvm::SMSchedule::cycleScheduled' data-ref="_ZNK4llvm10SMSchedule14cycleScheduledEPNS_5SUnitE">cycleScheduled</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratordeEv" title='std::_Deque_iterator::operator*' data-ref="_ZNKSt15_Deque_iteratordeEv">*</a><a class="local col8 ref" href="#1178I" title='I' data-ref="1178I">I</a>) == <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14cycleScheduledEPNS_5SUnitE" title='llvm::SMSchedule::cycleScheduled' data-ref="_ZNK4llvm10SMSchedule14cycleScheduledEPNS_5SUnitE">cycleScheduled</a>(<a class="local col8 ref" href="#1168SU" title='SU' data-ref="1168SU">SU</a>) &amp;&amp; !(<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratordeEv" title='std::_Deque_iterator::operator*' data-ref="_ZNKSt15_Deque_iteratordeEv">*</a><a class="local col8 ref" href="#1178I" title='I' data-ref="1178I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit6isSuccEPKS0_" title='llvm::SUnit::isSucc' data-ref="_ZNK4llvm5SUnit6isSuccEPKS0_">isSucc</a>(<a class="local col8 ref" href="#1168SU" title='SU' data-ref="1168SU">SU</a>)) {</td></tr>
<tr><th id="3522">3522</th><td>          <a class="local col1 ref" href="#1171OrderBeforeUse" title='OrderBeforeUse' data-ref="1171OrderBeforeUse">OrderBeforeUse</a> = <b>true</b>;</td></tr>
<tr><th id="3523">3523</th><td>          <b>if</b> (<a class="local col5 ref" href="#1175MoveUse" title='MoveUse' data-ref="1175MoveUse">MoveUse</a> == <var>0</var>)</td></tr>
<tr><th id="3524">3524</th><td>            <a class="local col5 ref" href="#1175MoveUse" title='MoveUse' data-ref="1175MoveUse">MoveUse</a> = <a class="local col7 ref" href="#1177Pos" title='Pos' data-ref="1177Pos">Pos</a>;</td></tr>
<tr><th id="3525">3525</th><td>        } <b>else</b> {</td></tr>
<tr><th id="3526">3526</th><td>          <a class="local col2 ref" href="#1172OrderAfterDef" title='OrderAfterDef' data-ref="1172OrderAfterDef">OrderAfterDef</a> = <b>true</b>;</td></tr>
<tr><th id="3527">3527</th><td>          <a class="local col4 ref" href="#1174MoveDef" title='MoveDef' data-ref="1174MoveDef">MoveDef</a> = <a class="local col7 ref" href="#1177Pos" title='Pos' data-ref="1177Pos">Pos</a>;</td></tr>
<tr><th id="3528">3528</th><td>        }</td></tr>
<tr><th id="3529">3529</th><td>      } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#1182MO" title='MO' data-ref="1182MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="local col8 ref" href="#1188Writes" title='Writes' data-ref="1188Writes">Writes</a> &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratordeEv" title='std::_Deque_iterator::operator*' data-ref="_ZNKSt15_Deque_iteratordeEv">*</a><a class="local col8 ref" href="#1178I" title='I' data-ref="1178I">I</a>) &gt; <a class="local col6 ref" href="#1176StageInst1" title='StageInst1' data-ref="1176StageInst1">StageInst1</a>) {</td></tr>
<tr><th id="3530">3530</th><td>        <a class="local col1 ref" href="#1171OrderBeforeUse" title='OrderBeforeUse' data-ref="1171OrderBeforeUse">OrderBeforeUse</a> = <b>true</b>;</td></tr>
<tr><th id="3531">3531</th><td>        <b>if</b> (<a class="local col5 ref" href="#1175MoveUse" title='MoveUse' data-ref="1175MoveUse">MoveUse</a> == <var>0</var>)</td></tr>
<tr><th id="3532">3532</th><td>          <a class="local col5 ref" href="#1175MoveUse" title='MoveUse' data-ref="1175MoveUse">MoveUse</a> = <a class="local col7 ref" href="#1177Pos" title='Pos' data-ref="1177Pos">Pos</a>;</td></tr>
<tr><th id="3533">3533</th><td>        <b>if</b> (<a class="local col5 ref" href="#1175MoveUse" title='MoveUse' data-ref="1175MoveUse">MoveUse</a> != <var>0</var>) {</td></tr>
<tr><th id="3534">3534</th><td>          <a class="local col2 ref" href="#1172OrderAfterDef" title='OrderAfterDef' data-ref="1172OrderAfterDef">OrderAfterDef</a> = <b>true</b>;</td></tr>
<tr><th id="3535">3535</th><td>          <a class="local col4 ref" href="#1174MoveDef" title='MoveDef' data-ref="1174MoveDef">MoveDef</a> = <a class="local col7 ref" href="#1177Pos" title='Pos' data-ref="1177Pos">Pos</a> - <var>1</var>;</td></tr>
<tr><th id="3536">3536</th><td>        }</td></tr>
<tr><th id="3537">3537</th><td>      } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#1182MO" title='MO' data-ref="1182MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="local col8 ref" href="#1188Writes" title='Writes' data-ref="1188Writes">Writes</a> &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratordeEv" title='std::_Deque_iterator::operator*' data-ref="_ZNKSt15_Deque_iteratordeEv">*</a><a class="local col8 ref" href="#1178I" title='I' data-ref="1178I">I</a>) &lt; <a class="local col6 ref" href="#1176StageInst1" title='StageInst1' data-ref="1176StageInst1">StageInst1</a>) {</td></tr>
<tr><th id="3538">3538</th><td>        <i>// Add the instruction before the scheduled instruction.</i></td></tr>
<tr><th id="3539">3539</th><td>        <a class="local col1 ref" href="#1171OrderBeforeUse" title='OrderBeforeUse' data-ref="1171OrderBeforeUse">OrderBeforeUse</a> = <b>true</b>;</td></tr>
<tr><th id="3540">3540</th><td>        <b>if</b> (<a class="local col5 ref" href="#1175MoveUse" title='MoveUse' data-ref="1175MoveUse">MoveUse</a> == <var>0</var>)</td></tr>
<tr><th id="3541">3541</th><td>          <a class="local col5 ref" href="#1175MoveUse" title='MoveUse' data-ref="1175MoveUse">MoveUse</a> = <a class="local col7 ref" href="#1177Pos" title='Pos' data-ref="1177Pos">Pos</a>;</td></tr>
<tr><th id="3542">3542</th><td>      } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#1182MO" title='MO' data-ref="1182MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratordeEv" title='std::_Deque_iterator::operator*' data-ref="_ZNKSt15_Deque_iteratordeEv">*</a><a class="local col8 ref" href="#1178I" title='I' data-ref="1178I">I</a>) == <a class="local col6 ref" href="#1176StageInst1" title='StageInst1' data-ref="1176StageInst1">StageInst1</a> &amp;&amp;</td></tr>
<tr><th id="3543">3543</th><td>                 <a class="member" href="#_ZN4llvm10SMSchedule21isLoopCarriedDefOfUseEPNS_17SwingSchedulerDAGEPNS_12MachineInstrERNS_14MachineOperandE" title='llvm::SMSchedule::isLoopCarriedDefOfUse' data-ref="_ZN4llvm10SMSchedule21isLoopCarriedDefOfUseEPNS_17SwingSchedulerDAGEPNS_12MachineInstrERNS_14MachineOperandE">isLoopCarriedDefOfUse</a>(<a class="local col7 ref" href="#1167SSD" title='SSD' data-ref="1167SSD">SSD</a>, (<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratordeEv" title='std::_Deque_iterator::operator*' data-ref="_ZNKSt15_Deque_iteratordeEv">*</a><a class="local col8 ref" href="#1178I" title='I' data-ref="1178I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(), <span class='refarg'><a class="local col2 ref" href="#1182MO" title='MO' data-ref="1182MO">MO</a></span>)) {</td></tr>
<tr><th id="3544">3544</th><td>        <b>if</b> (<a class="local col5 ref" href="#1175MoveUse" title='MoveUse' data-ref="1175MoveUse">MoveUse</a> == <var>0</var>) {</td></tr>
<tr><th id="3545">3545</th><td>          <a class="local col3 ref" href="#1173OrderBeforeDef" title='OrderBeforeDef' data-ref="1173OrderBeforeDef">OrderBeforeDef</a> = <b>true</b>;</td></tr>
<tr><th id="3546">3546</th><td>          <a class="local col5 ref" href="#1175MoveUse" title='MoveUse' data-ref="1175MoveUse">MoveUse</a> = <a class="local col7 ref" href="#1177Pos" title='Pos' data-ref="1177Pos">Pos</a>;</td></tr>
<tr><th id="3547">3547</th><td>        }</td></tr>
<tr><th id="3548">3548</th><td>      }</td></tr>
<tr><th id="3549">3549</th><td>    }</td></tr>
<tr><th id="3550">3550</th><td>    <i>// Check for order dependences between instructions. Make sure the source</i></td></tr>
<tr><th id="3551">3551</th><td><i>    // is ordered before the destination.</i></td></tr>
<tr><th id="3552">3552</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="1189S" title='S' data-type='llvm::SDep &amp;' data-ref="1189S">S</dfn> : <a class="local col8 ref" href="#1168SU" title='SU' data-ref="1168SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="3553">3553</th><td>      <b>if</b> (<a class="local col9 ref" href="#1189S" title='S' data-ref="1189S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() != <a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratordeEv" title='std::_Deque_iterator::operator*' data-ref="_ZNKSt15_Deque_iteratordeEv">*</a><a class="local col8 ref" href="#1178I" title='I' data-ref="1178I">I</a>)</td></tr>
<tr><th id="3554">3554</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3555">3555</th><td>      <b>if</b> (<a class="local col9 ref" href="#1189S" title='S' data-ref="1189S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a> &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratordeEv" title='std::_Deque_iterator::operator*' data-ref="_ZNKSt15_Deque_iteratordeEv">*</a><a class="local col8 ref" href="#1178I" title='I' data-ref="1178I">I</a>) == <a class="local col6 ref" href="#1176StageInst1" title='StageInst1' data-ref="1176StageInst1">StageInst1</a>) {</td></tr>
<tr><th id="3556">3556</th><td>        <a class="local col1 ref" href="#1171OrderBeforeUse" title='OrderBeforeUse' data-ref="1171OrderBeforeUse">OrderBeforeUse</a> = <b>true</b>;</td></tr>
<tr><th id="3557">3557</th><td>        <b>if</b> (<a class="local col7 ref" href="#1177Pos" title='Pos' data-ref="1177Pos">Pos</a> &lt; <a class="local col5 ref" href="#1175MoveUse" title='MoveUse' data-ref="1175MoveUse">MoveUse</a>)</td></tr>
<tr><th id="3558">3558</th><td>          <a class="local col5 ref" href="#1175MoveUse" title='MoveUse' data-ref="1175MoveUse">MoveUse</a> = <a class="local col7 ref" href="#1177Pos" title='Pos' data-ref="1177Pos">Pos</a>;</td></tr>
<tr><th id="3559">3559</th><td>      }</td></tr>
<tr><th id="3560">3560</th><td>    }</td></tr>
<tr><th id="3561">3561</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="1190P" title='P' data-type='llvm::SDep &amp;' data-ref="1190P">P</dfn> : <a class="local col8 ref" href="#1168SU" title='SU' data-ref="1168SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="3562">3562</th><td>      <b>if</b> (<a class="local col0 ref" href="#1190P" title='P' data-ref="1190P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() != <a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratordeEv" title='std::_Deque_iterator::operator*' data-ref="_ZNKSt15_Deque_iteratordeEv">*</a><a class="local col8 ref" href="#1178I" title='I' data-ref="1178I">I</a>)</td></tr>
<tr><th id="3563">3563</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3564">3564</th><td>      <b>if</b> (<a class="local col0 ref" href="#1190P" title='P' data-ref="1190P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a> &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratordeEv" title='std::_Deque_iterator::operator*' data-ref="_ZNKSt15_Deque_iteratordeEv">*</a><a class="local col8 ref" href="#1178I" title='I' data-ref="1178I">I</a>) == <a class="local col6 ref" href="#1176StageInst1" title='StageInst1' data-ref="1176StageInst1">StageInst1</a>) {</td></tr>
<tr><th id="3565">3565</th><td>        <a class="local col2 ref" href="#1172OrderAfterDef" title='OrderAfterDef' data-ref="1172OrderAfterDef">OrderAfterDef</a> = <b>true</b>;</td></tr>
<tr><th id="3566">3566</th><td>        <a class="local col4 ref" href="#1174MoveDef" title='MoveDef' data-ref="1174MoveDef">MoveDef</a> = <a class="local col7 ref" href="#1177Pos" title='Pos' data-ref="1177Pos">Pos</a>;</td></tr>
<tr><th id="3567">3567</th><td>      }</td></tr>
<tr><th id="3568">3568</th><td>    }</td></tr>
<tr><th id="3569">3569</th><td>  }</td></tr>
<tr><th id="3570">3570</th><td></td></tr>
<tr><th id="3571">3571</th><td>  <i>// A circular dependence.</i></td></tr>
<tr><th id="3572">3572</th><td>  <b>if</b> (<a class="local col2 ref" href="#1172OrderAfterDef" title='OrderAfterDef' data-ref="1172OrderAfterDef">OrderAfterDef</a> &amp;&amp; <a class="local col1 ref" href="#1171OrderBeforeUse" title='OrderBeforeUse' data-ref="1171OrderBeforeUse">OrderBeforeUse</a> &amp;&amp; <a class="local col5 ref" href="#1175MoveUse" title='MoveUse' data-ref="1175MoveUse">MoveUse</a> == <a class="local col4 ref" href="#1174MoveDef" title='MoveDef' data-ref="1174MoveDef">MoveDef</a>)</td></tr>
<tr><th id="3573">3573</th><td>    <a class="local col1 ref" href="#1171OrderBeforeUse" title='OrderBeforeUse' data-ref="1171OrderBeforeUse">OrderBeforeUse</a> = <b>false</b>;</td></tr>
<tr><th id="3574">3574</th><td></td></tr>
<tr><th id="3575">3575</th><td>  <i>// OrderAfterDef takes precedences over OrderBeforeDef. The latter is due</i></td></tr>
<tr><th id="3576">3576</th><td><i>  // to a loop-carried dependence.</i></td></tr>
<tr><th id="3577">3577</th><td>  <b>if</b> (<a class="local col3 ref" href="#1173OrderBeforeDef" title='OrderBeforeDef' data-ref="1173OrderBeforeDef">OrderBeforeDef</a>)</td></tr>
<tr><th id="3578">3578</th><td>    <a class="local col1 ref" href="#1171OrderBeforeUse" title='OrderBeforeUse' data-ref="1171OrderBeforeUse">OrderBeforeUse</a> = !<a class="local col2 ref" href="#1172OrderAfterDef" title='OrderAfterDef' data-ref="1172OrderAfterDef">OrderAfterDef</a> || (<a class="local col5 ref" href="#1175MoveUse" title='MoveUse' data-ref="1175MoveUse">MoveUse</a> &gt; <a class="local col4 ref" href="#1174MoveDef" title='MoveDef' data-ref="1174MoveDef">MoveDef</a>);</td></tr>
<tr><th id="3579">3579</th><td></td></tr>
<tr><th id="3580">3580</th><td>  <i>// The uncommon case when the instruction order needs to be updated because</i></td></tr>
<tr><th id="3581">3581</th><td><i>  // there is both a use and def.</i></td></tr>
<tr><th id="3582">3582</th><td>  <b>if</b> (<a class="local col1 ref" href="#1171OrderBeforeUse" title='OrderBeforeUse' data-ref="1171OrderBeforeUse">OrderBeforeUse</a> &amp;&amp; <a class="local col2 ref" href="#1172OrderAfterDef" title='OrderAfterDef' data-ref="1172OrderAfterDef">OrderAfterDef</a>) {</td></tr>
<tr><th id="3583">3583</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="1191UseSU" title='UseSU' data-type='llvm::SUnit *' data-ref="1191UseSU">UseSU</dfn> = <a class="local col9 ref" href="#1169Insts" title='Insts' data-ref="1169Insts">Insts</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque2atEm" title='std::deque::at' data-ref="_ZNSt5deque2atEm">at</a>(<a class="local col5 ref" href="#1175MoveUse" title='MoveUse' data-ref="1175MoveUse">MoveUse</a>);</td></tr>
<tr><th id="3584">3584</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="1192DefSU" title='DefSU' data-type='llvm::SUnit *' data-ref="1192DefSU">DefSU</dfn> = <a class="local col9 ref" href="#1169Insts" title='Insts' data-ref="1169Insts">Insts</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque2atEm" title='std::deque::at' data-ref="_ZNSt5deque2atEm">at</a>(<a class="local col4 ref" href="#1174MoveDef" title='MoveDef' data-ref="1174MoveDef">MoveDef</a>);</td></tr>
<tr><th id="3585">3585</th><td>    <b>if</b> (<a class="local col5 ref" href="#1175MoveUse" title='MoveUse' data-ref="1175MoveUse">MoveUse</a> &gt; <a class="local col4 ref" href="#1174MoveDef" title='MoveDef' data-ref="1174MoveDef">MoveDef</a>) {</td></tr>
<tr><th id="3586">3586</th><td>      <a class="local col9 ref" href="#1169Insts" title='Insts' data-ref="1169Insts">Insts</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque5eraseENSt11_Deque_baseIT_T0_E14const_iteratorE" title='std::deque::erase' data-ref="_ZNSt5deque5eraseENSt11_Deque_baseIT_T0_E14const_iteratorE">erase</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt15_Deque_iteratorC1ERKSt15_Deque_iteratorIT_RS1_NSt14pointer_traitsIT1_E6rebindIS1_EEE" title='std::_Deque_iterator::_Deque_iterator&lt;_Tp, _Ref, _Ptr&gt;' data-ref="_ZNSt15_Deque_iteratorC1ERKSt15_Deque_iteratorIT_RS1_NSt14pointer_traitsIT1_E6rebindIS1_EEE"></a><a class="local col9 ref" href="#1169Insts" title='Insts' data-ref="1169Insts">Insts</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque5beginEv" title='std::deque::begin' data-ref="_ZNSt5deque5beginEv">begin</a>() <a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratorplEl" title='std::_Deque_iterator::operator+' data-ref="_ZNKSt15_Deque_iteratorplEl">+</a> <a class="local col5 ref" href="#1175MoveUse" title='MoveUse' data-ref="1175MoveUse">MoveUse</a>);</td></tr>
<tr><th id="3587">3587</th><td>      <a class="local col9 ref" href="#1169Insts" title='Insts' data-ref="1169Insts">Insts</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque5eraseENSt11_Deque_baseIT_T0_E14const_iteratorE" title='std::deque::erase' data-ref="_ZNSt5deque5eraseENSt11_Deque_baseIT_T0_E14const_iteratorE">erase</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt15_Deque_iteratorC1ERKSt15_Deque_iteratorIT_RS1_NSt14pointer_traitsIT1_E6rebindIS1_EEE" title='std::_Deque_iterator::_Deque_iterator&lt;_Tp, _Ref, _Ptr&gt;' data-ref="_ZNSt15_Deque_iteratorC1ERKSt15_Deque_iteratorIT_RS1_NSt14pointer_traitsIT1_E6rebindIS1_EEE"></a><a class="local col9 ref" href="#1169Insts" title='Insts' data-ref="1169Insts">Insts</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque5beginEv" title='std::deque::begin' data-ref="_ZNSt5deque5beginEv">begin</a>() <a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratorplEl" title='std::_Deque_iterator::operator+' data-ref="_ZNKSt15_Deque_iteratorplEl">+</a> <a class="local col4 ref" href="#1174MoveDef" title='MoveDef' data-ref="1174MoveDef">MoveDef</a>);</td></tr>
<tr><th id="3588">3588</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3589">3589</th><td>      <a class="local col9 ref" href="#1169Insts" title='Insts' data-ref="1169Insts">Insts</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque5eraseENSt11_Deque_baseIT_T0_E14const_iteratorE" title='std::deque::erase' data-ref="_ZNSt5deque5eraseENSt11_Deque_baseIT_T0_E14const_iteratorE">erase</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt15_Deque_iteratorC1ERKSt15_Deque_iteratorIT_RS1_NSt14pointer_traitsIT1_E6rebindIS1_EEE" title='std::_Deque_iterator::_Deque_iterator&lt;_Tp, _Ref, _Ptr&gt;' data-ref="_ZNSt15_Deque_iteratorC1ERKSt15_Deque_iteratorIT_RS1_NSt14pointer_traitsIT1_E6rebindIS1_EEE"></a><a class="local col9 ref" href="#1169Insts" title='Insts' data-ref="1169Insts">Insts</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque5beginEv" title='std::deque::begin' data-ref="_ZNSt5deque5beginEv">begin</a>() <a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratorplEl" title='std::_Deque_iterator::operator+' data-ref="_ZNKSt15_Deque_iteratorplEl">+</a> <a class="local col4 ref" href="#1174MoveDef" title='MoveDef' data-ref="1174MoveDef">MoveDef</a>);</td></tr>
<tr><th id="3590">3590</th><td>      <a class="local col9 ref" href="#1169Insts" title='Insts' data-ref="1169Insts">Insts</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque5eraseENSt11_Deque_baseIT_T0_E14const_iteratorE" title='std::deque::erase' data-ref="_ZNSt5deque5eraseENSt11_Deque_baseIT_T0_E14const_iteratorE">erase</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt15_Deque_iteratorC1ERKSt15_Deque_iteratorIT_RS1_NSt14pointer_traitsIT1_E6rebindIS1_EEE" title='std::_Deque_iterator::_Deque_iterator&lt;_Tp, _Ref, _Ptr&gt;' data-ref="_ZNSt15_Deque_iteratorC1ERKSt15_Deque_iteratorIT_RS1_NSt14pointer_traitsIT1_E6rebindIS1_EEE"></a><a class="local col9 ref" href="#1169Insts" title='Insts' data-ref="1169Insts">Insts</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque5beginEv" title='std::deque::begin' data-ref="_ZNSt5deque5beginEv">begin</a>() <a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt15_Deque_iteratorplEl" title='std::_Deque_iterator::operator+' data-ref="_ZNKSt15_Deque_iteratorplEl">+</a> <a class="local col5 ref" href="#1175MoveUse" title='MoveUse' data-ref="1175MoveUse">MoveUse</a>);</td></tr>
<tr><th id="3591">3591</th><td>    }</td></tr>
<tr><th id="3592">3592</th><td>    <a class="member" href="#_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE" title='llvm::SMSchedule::orderDependence' data-ref="_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE">orderDependence</a>(<a class="local col7 ref" href="#1167SSD" title='SSD' data-ref="1167SSD">SSD</a>, <a class="local col1 ref" href="#1191UseSU" title='UseSU' data-ref="1191UseSU">UseSU</a>, <span class='refarg'><a class="local col9 ref" href="#1169Insts" title='Insts' data-ref="1169Insts">Insts</a></span>);</td></tr>
<tr><th id="3593">3593</th><td>    <a class="member" href="#_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE" title='llvm::SMSchedule::orderDependence' data-ref="_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE">orderDependence</a>(<a class="local col7 ref" href="#1167SSD" title='SSD' data-ref="1167SSD">SSD</a>, <a class="local col8 ref" href="#1168SU" title='SU' data-ref="1168SU">SU</a>, <span class='refarg'><a class="local col9 ref" href="#1169Insts" title='Insts' data-ref="1169Insts">Insts</a></span>);</td></tr>
<tr><th id="3594">3594</th><td>    <a class="member" href="#_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE" title='llvm::SMSchedule::orderDependence' data-ref="_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE">orderDependence</a>(<a class="local col7 ref" href="#1167SSD" title='SSD' data-ref="1167SSD">SSD</a>, <a class="local col2 ref" href="#1192DefSU" title='DefSU' data-ref="1192DefSU">DefSU</a>, <span class='refarg'><a class="local col9 ref" href="#1169Insts" title='Insts' data-ref="1169Insts">Insts</a></span>);</td></tr>
<tr><th id="3595">3595</th><td>    <b>return</b>;</td></tr>
<tr><th id="3596">3596</th><td>  }</td></tr>
<tr><th id="3597">3597</th><td>  <i>// Put the new instruction first if there is a use in the list. Otherwise,</i></td></tr>
<tr><th id="3598">3598</th><td><i>  // put it at the end of the list.</i></td></tr>
<tr><th id="3599">3599</th><td>  <b>if</b> (<a class="local col1 ref" href="#1171OrderBeforeUse" title='OrderBeforeUse' data-ref="1171OrderBeforeUse">OrderBeforeUse</a>)</td></tr>
<tr><th id="3600">3600</th><td>    <a class="local col9 ref" href="#1169Insts" title='Insts' data-ref="1169Insts">Insts</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque10push_frontERKT_" title='std::deque::push_front' data-ref="_ZNSt5deque10push_frontERKT_">push_front</a>(<a class="local col8 ref" href="#1168SU" title='SU' data-ref="1168SU">SU</a>);</td></tr>
<tr><th id="3601">3601</th><td>  <b>else</b></td></tr>
<tr><th id="3602">3602</th><td>    <a class="local col9 ref" href="#1169Insts" title='Insts' data-ref="1169Insts">Insts</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque9push_backERKT_" title='std::deque::push_back' data-ref="_ZNSt5deque9push_backERKT_">push_back</a>(<a class="local col8 ref" href="#1168SU" title='SU' data-ref="1168SU">SU</a>);</td></tr>
<tr><th id="3603">3603</th><td>}</td></tr>
<tr><th id="3604">3604</th><td></td></tr>
<tr><th id="3605">3605</th><td><i class="doc">/// Return true if the scheduled Phi has a loop carried operand.</i></td></tr>
<tr><th id="3606">3606</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a>::<dfn class="decl def" id="_ZN4llvm10SMSchedule13isLoopCarriedEPNS_17SwingSchedulerDAGERNS_12MachineInstrE" title='llvm::SMSchedule::isLoopCarried' data-ref="_ZN4llvm10SMSchedule13isLoopCarriedEPNS_17SwingSchedulerDAGERNS_12MachineInstrE">isLoopCarried</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a> *<dfn class="local col3 decl" id="1193SSD" title='SSD' data-type='llvm::SwingSchedulerDAG *' data-ref="1193SSD">SSD</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1194Phi" title='Phi' data-type='llvm::MachineInstr &amp;' data-ref="1194Phi">Phi</dfn>) {</td></tr>
<tr><th id="3607">3607</th><td>  <b>if</b> (!<a class="local col4 ref" href="#1194Phi" title='Phi' data-ref="1194Phi">Phi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="3608">3608</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3609">3609</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Phi.isPHI() &amp;&amp; &quot;Expecting a Phi.&quot;) ? void (0) : __assert_fail (&quot;Phi.isPHI() &amp;&amp; \&quot;Expecting a Phi.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 3609, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#1194Phi" title='Phi' data-ref="1194Phi">Phi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; <q>"Expecting a Phi."</q>);</td></tr>
<tr><th id="3610">3610</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="1195DefSU" title='DefSU' data-type='llvm::SUnit *' data-ref="1195DefSU">DefSU</dfn> = <a class="local col3 ref" href="#1193SSD" title='SSD' data-ref="1193SSD">SSD</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(&amp;<a class="local col4 ref" href="#1194Phi" title='Phi' data-ref="1194Phi">Phi</a>);</td></tr>
<tr><th id="3611">3611</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="1196DefCycle" title='DefCycle' data-type='unsigned int' data-ref="1196DefCycle">DefCycle</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14cycleScheduledEPNS_5SUnitE" title='llvm::SMSchedule::cycleScheduled' data-ref="_ZNK4llvm10SMSchedule14cycleScheduledEPNS_5SUnitE">cycleScheduled</a>(<a class="local col5 ref" href="#1195DefSU" title='DefSU' data-ref="1195DefSU">DefSU</a>);</td></tr>
<tr><th id="3612">3612</th><td>  <em>int</em> <dfn class="local col7 decl" id="1197DefStage" title='DefStage' data-type='int' data-ref="1197DefStage">DefStage</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="local col5 ref" href="#1195DefSU" title='DefSU' data-ref="1195DefSU">DefSU</a>);</td></tr>
<tr><th id="3613">3613</th><td></td></tr>
<tr><th id="3614">3614</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="1198InitVal" title='InitVal' data-type='unsigned int' data-ref="1198InitVal">InitVal</dfn> = <var>0</var>;</td></tr>
<tr><th id="3615">3615</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="1199LoopVal" title='LoopVal' data-type='unsigned int' data-ref="1199LoopVal">LoopVal</dfn> = <var>0</var>;</td></tr>
<tr><th id="3616">3616</th><td>  <a class="tu ref" href="#_ZL10getPhiRegsRN4llvm12MachineInstrEPNS_17MachineBasicBlockERjS4_" title='getPhiRegs' data-use='c' data-ref="_ZL10getPhiRegsRN4llvm12MachineInstrEPNS_17MachineBasicBlockERjS4_">getPhiRegs</a>(<span class='refarg'><a class="local col4 ref" href="#1194Phi" title='Phi' data-ref="1194Phi">Phi</a></span>, <a class="local col4 ref" href="#1194Phi" title='Phi' data-ref="1194Phi">Phi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(), <span class='refarg'><a class="local col8 ref" href="#1198InitVal" title='InitVal' data-ref="1198InitVal">InitVal</a></span>, <span class='refarg'><a class="local col9 ref" href="#1199LoopVal" title='LoopVal' data-ref="1199LoopVal">LoopVal</a></span>);</td></tr>
<tr><th id="3617">3617</th><td>  <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="1200UseSU" title='UseSU' data-type='llvm::SUnit *' data-ref="1200UseSU">UseSU</dfn> = <a class="local col3 ref" href="#1193SSD" title='SSD' data-ref="1193SSD">SSD</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::MRI" title='llvm::SMSchedule::MRI' data-ref="llvm::SMSchedule::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col9 ref" href="#1199LoopVal" title='LoopVal' data-ref="1199LoopVal">LoopVal</a>));</td></tr>
<tr><th id="3618">3618</th><td>  <b>if</b> (!<a class="local col0 ref" href="#1200UseSU" title='UseSU' data-ref="1200UseSU">UseSU</a>)</td></tr>
<tr><th id="3619">3619</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3620">3620</th><td>  <b>if</b> (<a class="local col0 ref" href="#1200UseSU" title='UseSU' data-ref="1200UseSU">UseSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="3621">3621</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3622">3622</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1201LoopCycle" title='LoopCycle' data-type='unsigned int' data-ref="1201LoopCycle">LoopCycle</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14cycleScheduledEPNS_5SUnitE" title='llvm::SMSchedule::cycleScheduled' data-ref="_ZNK4llvm10SMSchedule14cycleScheduledEPNS_5SUnitE">cycleScheduled</a>(<a class="local col0 ref" href="#1200UseSU" title='UseSU' data-ref="1200UseSU">UseSU</a>);</td></tr>
<tr><th id="3623">3623</th><td>  <em>int</em> <dfn class="local col2 decl" id="1202LoopStage" title='LoopStage' data-type='int' data-ref="1202LoopStage">LoopStage</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="local col0 ref" href="#1200UseSU" title='UseSU' data-ref="1200UseSU">UseSU</a>);</td></tr>
<tr><th id="3624">3624</th><td>  <b>return</b> (<a class="local col1 ref" href="#1201LoopCycle" title='LoopCycle' data-ref="1201LoopCycle">LoopCycle</a> &gt; <a class="local col6 ref" href="#1196DefCycle" title='DefCycle' data-ref="1196DefCycle">DefCycle</a>) || (<a class="local col2 ref" href="#1202LoopStage" title='LoopStage' data-ref="1202LoopStage">LoopStage</a> &lt;= <a class="local col7 ref" href="#1197DefStage" title='DefStage' data-ref="1197DefStage">DefStage</a>);</td></tr>
<tr><th id="3625">3625</th><td>}</td></tr>
<tr><th id="3626">3626</th><td></td></tr>
<tr><th id="3627">3627</th><td><i class="doc">/// Return true if the instruction is a definition that is loop carried</i></td></tr>
<tr><th id="3628">3628</th><td><i class="doc">/// and defines the use on the next iteration.</i></td></tr>
<tr><th id="3629">3629</th><td><i class="doc">///        v1 = phi(v2, v3)</i></td></tr>
<tr><th id="3630">3630</th><td><i class="doc">///  (Def) v3 = op v1</i></td></tr>
<tr><th id="3631">3631</th><td><i class="doc">///  (MO)   = v1</i></td></tr>
<tr><th id="3632">3632</th><td><i class="doc">/// If MO appears before Def, then then v1 and v3 may get assigned to the same</i></td></tr>
<tr><th id="3633">3633</th><td><i class="doc">/// register.</i></td></tr>
<tr><th id="3634">3634</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a>::<dfn class="decl def" id="_ZN4llvm10SMSchedule21isLoopCarriedDefOfUseEPNS_17SwingSchedulerDAGEPNS_12MachineInstrERNS_14MachineOperandE" title='llvm::SMSchedule::isLoopCarriedDefOfUse' data-ref="_ZN4llvm10SMSchedule21isLoopCarriedDefOfUseEPNS_17SwingSchedulerDAGEPNS_12MachineInstrERNS_14MachineOperandE">isLoopCarriedDefOfUse</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a> *<dfn class="local col3 decl" id="1203SSD" title='SSD' data-type='llvm::SwingSchedulerDAG *' data-ref="1203SSD">SSD</dfn>,</td></tr>
<tr><th id="3635">3635</th><td>                                       <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="1204Def" title='Def' data-type='llvm::MachineInstr *' data-ref="1204Def">Def</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="1205MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="1205MO">MO</dfn>) {</td></tr>
<tr><th id="3636">3636</th><td>  <b>if</b> (!<a class="local col5 ref" href="#1205MO" title='MO' data-ref="1205MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3637">3637</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3638">3638</th><td>  <b>if</b> (<a class="local col4 ref" href="#1204Def" title='Def' data-ref="1204Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="3639">3639</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3640">3640</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="1206Phi" title='Phi' data-type='llvm::MachineInstr *' data-ref="1206Phi">Phi</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::MRI" title='llvm::SMSchedule::MRI' data-ref="llvm::SMSchedule::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col5 ref" href="#1205MO" title='MO' data-ref="1205MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3641">3641</th><td>  <b>if</b> (!<a class="local col6 ref" href="#1206Phi" title='Phi' data-ref="1206Phi">Phi</a> || !<a class="local col6 ref" href="#1206Phi" title='Phi' data-ref="1206Phi">Phi</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() || <a class="local col6 ref" href="#1206Phi" title='Phi' data-ref="1206Phi">Phi</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col4 ref" href="#1204Def" title='Def' data-ref="1204Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="3642">3642</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3643">3643</th><td>  <b>if</b> (!<a class="member" href="#_ZN4llvm10SMSchedule13isLoopCarriedEPNS_17SwingSchedulerDAGERNS_12MachineInstrE" title='llvm::SMSchedule::isLoopCarried' data-ref="_ZN4llvm10SMSchedule13isLoopCarriedEPNS_17SwingSchedulerDAGERNS_12MachineInstrE">isLoopCarried</a>(<a class="local col3 ref" href="#1203SSD" title='SSD' data-ref="1203SSD">SSD</a>, <span class='refarg'>*<a class="local col6 ref" href="#1206Phi" title='Phi' data-ref="1206Phi">Phi</a></span>))</td></tr>
<tr><th id="3644">3644</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3645">3645</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="1207LoopReg" title='LoopReg' data-type='unsigned int' data-ref="1207LoopReg">LoopReg</dfn> = <a class="tu ref" href="#_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE" title='getLoopPhiReg' data-use='c' data-ref="_ZL13getLoopPhiRegRN4llvm12MachineInstrEPNS_17MachineBasicBlockE">getLoopPhiReg</a>(<span class='refarg'>*<a class="local col6 ref" href="#1206Phi" title='Phi' data-ref="1206Phi">Phi</a></span>, <a class="local col6 ref" href="#1206Phi" title='Phi' data-ref="1206Phi">Phi</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="3646">3646</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="1208i" title='i' data-type='unsigned int' data-ref="1208i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="1209e" title='e' data-type='unsigned int' data-ref="1209e">e</dfn> = <a class="local col4 ref" href="#1204Def" title='Def' data-ref="1204Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#1208i" title='i' data-ref="1208i">i</a> != <a class="local col9 ref" href="#1209e" title='e' data-ref="1209e">e</a>; ++<a class="local col8 ref" href="#1208i" title='i' data-ref="1208i">i</a>) {</td></tr>
<tr><th id="3647">3647</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1210DMO" title='DMO' data-type='llvm::MachineOperand &amp;' data-ref="1210DMO">DMO</dfn> = <a class="local col4 ref" href="#1204Def" title='Def' data-ref="1204Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#1208i" title='i' data-ref="1208i">i</a>);</td></tr>
<tr><th id="3648">3648</th><td>    <b>if</b> (!<a class="local col0 ref" href="#1210DMO" title='DMO' data-ref="1210DMO">DMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col0 ref" href="#1210DMO" title='DMO' data-ref="1210DMO">DMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="3649">3649</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3650">3650</th><td>    <b>if</b> (<a class="local col0 ref" href="#1210DMO" title='DMO' data-ref="1210DMO">DMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col7 ref" href="#1207LoopReg" title='LoopReg' data-ref="1207LoopReg">LoopReg</a>)</td></tr>
<tr><th id="3651">3651</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3652">3652</th><td>  }</td></tr>
<tr><th id="3653">3653</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3654">3654</th><td>}</td></tr>
<tr><th id="3655">3655</th><td></td></tr>
<tr><th id="3656">3656</th><td><i>// Check if the generated schedule is valid. This function checks if</i></td></tr>
<tr><th id="3657">3657</th><td><i>// an instruction that uses a physical register is scheduled in a</i></td></tr>
<tr><th id="3658">3658</th><td><i>// different stage than the definition. The pipeliner does not handle</i></td></tr>
<tr><th id="3659">3659</th><td><i>// physical register values that may cross a basic block boundary.</i></td></tr>
<tr><th id="3660">3660</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a>::<dfn class="decl def" id="_ZN4llvm10SMSchedule15isValidScheduleEPNS_17SwingSchedulerDAGE" title='llvm::SMSchedule::isValidSchedule' data-ref="_ZN4llvm10SMSchedule15isValidScheduleEPNS_17SwingSchedulerDAGE">isValidSchedule</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a> *<dfn class="local col1 decl" id="1211SSD" title='SSD' data-type='llvm::SwingSchedulerDAG *' data-ref="1211SSD">SSD</dfn>) {</td></tr>
<tr><th id="3661">3661</th><td>  <b>for</b> (<em>int</em> <dfn class="local col2 decl" id="1212i" title='i' data-type='int' data-ref="1212i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="1213e" title='e' data-type='int' data-ref="1213e">e</dfn> = <a class="local col1 ref" href="#1211SSD" title='SSD' data-ref="1211SSD">SSD</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col2 ref" href="#1212i" title='i' data-ref="1212i">i</a> &lt; <a class="local col3 ref" href="#1213e" title='e' data-ref="1213e">e</a>; ++<a class="local col2 ref" href="#1212i" title='i' data-ref="1212i">i</a>) {</td></tr>
<tr><th id="3662">3662</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col4 decl" id="1214SU" title='SU' data-type='llvm::SUnit &amp;' data-ref="1214SU">SU</dfn> = <a class="local col1 ref" href="#1211SSD" title='SSD' data-ref="1211SSD">SSD</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#1212i" title='i' data-ref="1212i">i</a>]</a>;</td></tr>
<tr><th id="3663">3663</th><td>    <b>if</b> (!<a class="local col4 ref" href="#1214SU" title='SU' data-ref="1214SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasPhysRegDefs" title='llvm::SUnit::hasPhysRegDefs' data-ref="llvm::SUnit::hasPhysRegDefs">hasPhysRegDefs</a>)</td></tr>
<tr><th id="3664">3664</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3665">3665</th><td>    <em>int</em> <dfn class="local col5 decl" id="1215StageDef" title='StageDef' data-type='int' data-ref="1215StageDef">StageDef</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(&amp;<a class="local col4 ref" href="#1214SU" title='SU' data-ref="1214SU">SU</a>);</td></tr>
<tr><th id="3666">3666</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (StageDef != -1 &amp;&amp; &quot;Instruction should have been scheduled.&quot;) ? void (0) : __assert_fail (&quot;StageDef != -1 &amp;&amp; \&quot;Instruction should have been scheduled.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 3666, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#1215StageDef" title='StageDef' data-ref="1215StageDef">StageDef</a> != -<var>1</var> &amp;&amp; <q>"Instruction should have been scheduled."</q>);</td></tr>
<tr><th id="3667">3667</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="1216SI" title='SI' data-type='llvm::SDep &amp;' data-ref="1216SI">SI</dfn> : <a class="local col4 ref" href="#1214SU" title='SU' data-ref="1214SU">SU</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>)</td></tr>
<tr><th id="3668">3668</th><td>      <b>if</b> (<a class="local col6 ref" href="#1216SI" title='SI' data-ref="1216SI">SI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep16isAssignedRegDepEv" title='llvm::SDep::isAssignedRegDep' data-ref="_ZNK4llvm4SDep16isAssignedRegDepEv">isAssignedRegDep</a>())</td></tr>
<tr><th id="3669">3669</th><td>        <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::ST" title='llvm::SMSchedule::ST' data-ref="llvm::SMSchedule::ST">ST</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#1216SI" title='SI' data-ref="1216SI">SI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()))</td></tr>
<tr><th id="3670">3670</th><td>          <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="local col6 ref" href="#1216SI" title='SI' data-ref="1216SI">SI</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) != <a class="local col5 ref" href="#1215StageDef" title='StageDef' data-ref="1215StageDef">StageDef</a>)</td></tr>
<tr><th id="3671">3671</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3672">3672</th><td>  }</td></tr>
<tr><th id="3673">3673</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3674">3674</th><td>}</td></tr>
<tr><th id="3675">3675</th><td></td></tr>
<tr><th id="3676">3676</th><td><i class="doc">/// A property of the node order in swing-modulo-scheduling is</i></td></tr>
<tr><th id="3677">3677</th><td><i class="doc">/// that for nodes outside circuits the following holds:</i></td></tr>
<tr><th id="3678">3678</th><td><i class="doc">/// none of them is scheduled after both a successor and a</i></td></tr>
<tr><th id="3679">3679</th><td><i class="doc">/// predecessor.</i></td></tr>
<tr><th id="3680">3680</th><td><i class="doc">/// The method below checks whether the property is met.</i></td></tr>
<tr><th id="3681">3681</th><td><i class="doc">/// If not, debug information is printed and statistics information updated.</i></td></tr>
<tr><th id="3682">3682</th><td><i class="doc">/// Note that we do not use an assert statement.</i></td></tr>
<tr><th id="3683">3683</th><td><i class="doc">/// The reason is that although an invalid node oder may prevent</i></td></tr>
<tr><th id="3684">3684</th><td><i class="doc">/// the pipeliner from finding a pipelined schedule for arbitrary II,</i></td></tr>
<tr><th id="3685">3685</th><td><i class="doc">/// it does not lead to the generation of incorrect code.</i></td></tr>
<tr><th id="3686">3686</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZNK4llvm17SwingSchedulerDAG19checkValidNodeOrderERKNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::checkValidNodeOrder' data-ref="_ZNK4llvm17SwingSchedulerDAG19checkValidNodeOrderERKNS_11SmallVectorINS_7NodeSetELj8EEE">checkValidNodeOrder</dfn>(<em>const</em> <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col7 decl" id="1217Circuits" title='Circuits' data-type='const NodeSetType &amp;' data-ref="1217Circuits">Circuits</dfn>) <em>const</em> {</td></tr>
<tr><th id="3687">3687</th><td></td></tr>
<tr><th id="3688">3688</th><td>  <i>// a sorted vector that maps each SUnit to its index in the NodeOrder</i></td></tr>
<tr><th id="3689">3689</th><td>  <b>typedef</b> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <em>unsigned</em>&gt; <dfn class="local col8 typedef" id="1218UnitIndex" title='UnitIndex' data-type='std::pair&lt;SUnit *, unsigned int&gt;' data-ref="1218UnitIndex">UnitIndex</dfn>;</td></tr>
<tr><th id="3690">3690</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="local col8 typedef" href="#1218UnitIndex" title='UnitIndex' data-type='std::pair&lt;SUnit *, unsigned int&gt;' data-ref="1218UnitIndex">UnitIndex</a>&gt; <dfn class="local col9 decl" id="1219Indices" title='Indices' data-type='std::vector&lt;UnitIndex&gt;' data-ref="1219Indices">Indices</dfn><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1EmRKT_RKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1EmRKT_RKT0_">(</a><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector4sizeEv" title='llvm::SetVector::size' data-ref="_ZNK4llvm9SetVector4sizeEv">size</a>(), <a class="ref fake" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<b>nullptr</b>, <var>0</var>));</td></tr>
<tr><th id="3691">3691</th><td></td></tr>
<tr><th id="3692">3692</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="1220i" title='i' data-type='unsigned int' data-ref="1220i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="1221s" title='s' data-type='unsigned int' data-ref="1221s">s</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector4sizeEv" title='llvm::SetVector::size' data-ref="_ZNK4llvm9SetVector4sizeEv">size</a>(); <a class="local col0 ref" href="#1220i" title='i' data-ref="1220i">i</a> &lt; <a class="local col1 ref" href="#1221s" title='s' data-ref="1221s">s</a>; ++<a class="local col0 ref" href="#1220i" title='i' data-ref="1220i">i</a>)</td></tr>
<tr><th id="3693">3693</th><td>    <a class="local col9 ref" href="#1219Indices" title='Indices' data-ref="1219Indices">Indices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</a><a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVectorixENT0_9size_typeE" title='llvm::SetVector::operator[]' data-ref="_ZNK4llvm9SetVectorixENT0_9size_typeE">[<a class="local col0 ref" href="#1220i" title='i' data-ref="1220i">i</a>]</a>, <span class='refarg'><a class="local col0 ref" href="#1220i" title='i' data-ref="1220i">i</a></span>));</td></tr>
<tr><th id="3694">3694</th><td></td></tr>
<tr><th id="3695">3695</th><td>  <em>auto</em> <dfn class="local col2 decl" id="1222CompareKey" title='CompareKey' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp:3695:21)' data-ref="1222CompareKey">CompareKey</dfn> = [](<a class="local col8 typedef" href="#1218UnitIndex" title='UnitIndex' data-type='std::pair&lt;SUnit *, unsigned int&gt;' data-ref="1218UnitIndex">UnitIndex</a> <dfn class="local col3 decl" id="1223i1" title='i1' data-type='UnitIndex' data-ref="1223i1">i1</dfn>, <a class="local col8 typedef" href="#1218UnitIndex" title='UnitIndex' data-type='std::pair&lt;SUnit *, unsigned int&gt;' data-ref="1218UnitIndex">UnitIndex</a> <dfn class="local col4 decl" id="1224i2" title='i2' data-type='UnitIndex' data-ref="1224i2">i2</dfn>) {</td></tr>
<tr><th id="3696">3696</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/utility.html#_ZSt3getRSt4pairIT0_T1_E" title='std::get' data-ref="_ZSt3getRSt4pairIT0_T1_E">get</a>&lt;<var>0</var>&gt;(<span class='refarg'><a class="local col3 ref" href="#1223i1" title='i1' data-ref="1223i1">i1</a></span>) &lt; <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/utility.html#_ZSt3getRSt4pairIT0_T1_E" title='std::get' data-ref="_ZSt3getRSt4pairIT0_T1_E">get</a>&lt;<var>0</var>&gt;(<span class='refarg'><a class="local col4 ref" href="#1224i2" title='i2' data-ref="1224i2">i2</a></span>);</td></tr>
<tr><th id="3697">3697</th><td>  };</td></tr>
<tr><th id="3698">3698</th><td></td></tr>
<tr><th id="3699">3699</th><td>  <i>// sort, so that we can perform a binary search</i></td></tr>
<tr><th id="3700">3700</th><td>  <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_T0_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_T0_">sort</a>(<span class='refarg'><a class="local col9 ref" href="#1219Indices" title='Indices' data-ref="1219Indices">Indices</a></span>, <a class="local col2 ref" href="#1222CompareKey" title='CompareKey' data-ref="1222CompareKey">CompareKey</a>);</td></tr>
<tr><th id="3701">3701</th><td></td></tr>
<tr><th id="3702">3702</th><td>  <em>bool</em> <dfn class="local col5 decl" id="1225Valid" title='Valid' data-type='bool' data-ref="1225Valid">Valid</dfn> = <b>true</b>;</td></tr>
<tr><th id="3703">3703</th><td>  (<em>void</em>)<a class="local col5 ref" href="#1225Valid" title='Valid' data-ref="1225Valid">Valid</a>;</td></tr>
<tr><th id="3704">3704</th><td>  <i>// for each SUnit in the NodeOrder, check whether</i></td></tr>
<tr><th id="3705">3705</th><td><i>  // it appears after both a successor and a predecessor</i></td></tr>
<tr><th id="3706">3706</th><td><i>  // of the SUnit. If this is the case, and the SUnit</i></td></tr>
<tr><th id="3707">3707</th><td><i>  // is not part of circuit, then the NodeOrder is not</i></td></tr>
<tr><th id="3708">3708</th><td><i>  // valid.</i></td></tr>
<tr><th id="3709">3709</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="1226i" title='i' data-type='unsigned int' data-ref="1226i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="1227s" title='s' data-type='unsigned int' data-ref="1227s">s</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector4sizeEv" title='llvm::SetVector::size' data-ref="_ZNK4llvm9SetVector4sizeEv">size</a>(); <a class="local col6 ref" href="#1226i" title='i' data-ref="1226i">i</a> &lt; <a class="local col7 ref" href="#1227s" title='s' data-ref="1227s">s</a>; ++<a class="local col6 ref" href="#1226i" title='i' data-ref="1226i">i</a>) {</td></tr>
<tr><th id="3710">3710</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="1228SU" title='SU' data-type='llvm::SUnit *' data-ref="1228SU">SU</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</a><a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVectorixENT0_9size_typeE" title='llvm::SetVector::operator[]' data-ref="_ZNK4llvm9SetVectorixENT0_9size_typeE">[<a class="local col6 ref" href="#1226i" title='i' data-ref="1226i">i</a>]</a>;</td></tr>
<tr><th id="3711">3711</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="1229Index" title='Index' data-type='unsigned int' data-ref="1229Index">Index</dfn> = <a class="local col6 ref" href="#1226i" title='i' data-ref="1226i">i</a>;</td></tr>
<tr><th id="3712">3712</th><td></td></tr>
<tr><th id="3713">3713</th><td>    <em>bool</em> <dfn class="local col0 decl" id="1230PredBefore" title='PredBefore' data-type='bool' data-ref="1230PredBefore">PredBefore</dfn> = <b>false</b>;</td></tr>
<tr><th id="3714">3714</th><td>    <em>bool</em> <dfn class="local col1 decl" id="1231SuccBefore" title='SuccBefore' data-type='bool' data-ref="1231SuccBefore">SuccBefore</dfn> = <b>false</b>;</td></tr>
<tr><th id="3715">3715</th><td></td></tr>
<tr><th id="3716">3716</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="1232Succ" title='Succ' data-type='llvm::SUnit *' data-ref="1232Succ">Succ</dfn>;</td></tr>
<tr><th id="3717">3717</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="1233Pred" title='Pred' data-type='llvm::SUnit *' data-ref="1233Pred">Pred</dfn>;</td></tr>
<tr><th id="3718">3718</th><td>    (<em>void</em>)<a class="local col2 ref" href="#1232Succ" title='Succ' data-ref="1232Succ">Succ</a>;</td></tr>
<tr><th id="3719">3719</th><td>    (<em>void</em>)<a class="local col3 ref" href="#1233Pred" title='Pred' data-ref="1233Pred">Pred</a>;</td></tr>
<tr><th id="3720">3720</th><td></td></tr>
<tr><th id="3721">3721</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col4 decl" id="1234PredEdge" title='PredEdge' data-type='llvm::SDep &amp;' data-ref="1234PredEdge">PredEdge</dfn> : <a class="local col8 ref" href="#1228SU" title='SU' data-ref="1228SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="3722">3722</th><td>      <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="1235PredSU" title='PredSU' data-type='llvm::SUnit *' data-ref="1235PredSU">PredSU</dfn> = <a class="local col4 ref" href="#1234PredEdge" title='PredEdge' data-ref="1234PredEdge">PredEdge</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="3723">3723</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="1236PredIndex" title='PredIndex' data-type='unsigned int' data-ref="1236PredIndex">PredIndex</dfn> =</td></tr>
<tr><th id="3724">3724</th><td>          <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/utility.html#_ZSt3getRSt4pairIT0_T1_E" title='std::get' data-ref="_ZSt3getRSt4pairIT0_T1_E">get</a>&lt;<var>1</var>&gt;(<span class='refarg'><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt11lower_boundT_S_RKT0_T1_" title='std::lower_bound' data-ref="_ZSt11lower_boundT_S_RKT0_T1_">lower_bound</a>(<a class="local col9 ref" href="#1219Indices" title='Indices' data-ref="1219Indices">Indices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="local col9 ref" href="#1219Indices" title='Indices' data-ref="1219Indices">Indices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(),</span></td></tr>
<tr><th id="3725">3725</th><td><span class='refarg'>                                        <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col5 ref" href="#1235PredSU" title='PredSU' data-ref="1235PredSU">PredSU</a></span>, <var>0</var>), <a class="local col2 ref" href="#1222CompareKey" title='CompareKey' data-ref="1222CompareKey">CompareKey</a>)</span>);</td></tr>
<tr><th id="3726">3726</th><td>      <b>if</b> (!<a class="local col5 ref" href="#1235PredSU" title='PredSU' data-ref="1235PredSU">PredSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; <a class="local col6 ref" href="#1236PredIndex" title='PredIndex' data-ref="1236PredIndex">PredIndex</a> &lt; <a class="local col9 ref" href="#1229Index" title='Index' data-ref="1229Index">Index</a>) {</td></tr>
<tr><th id="3727">3727</th><td>        <a class="local col0 ref" href="#1230PredBefore" title='PredBefore' data-ref="1230PredBefore">PredBefore</a> = <b>true</b>;</td></tr>
<tr><th id="3728">3728</th><td>        <a class="local col3 ref" href="#1233Pred" title='Pred' data-ref="1233Pred">Pred</a> = <a class="local col5 ref" href="#1235PredSU" title='PredSU' data-ref="1235PredSU">PredSU</a>;</td></tr>
<tr><th id="3729">3729</th><td>        <b>break</b>;</td></tr>
<tr><th id="3730">3730</th><td>      }</td></tr>
<tr><th id="3731">3731</th><td>    }</td></tr>
<tr><th id="3732">3732</th><td></td></tr>
<tr><th id="3733">3733</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col7 decl" id="1237SuccEdge" title='SuccEdge' data-type='llvm::SDep &amp;' data-ref="1237SuccEdge">SuccEdge</dfn> : <a class="local col8 ref" href="#1228SU" title='SU' data-ref="1228SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="3734">3734</th><td>      <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="1238SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="1238SuccSU">SuccSU</dfn> = <a class="local col7 ref" href="#1237SuccEdge" title='SuccEdge' data-ref="1237SuccEdge">SuccEdge</a>.<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="3735">3735</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="1239SuccIndex" title='SuccIndex' data-type='unsigned int' data-ref="1239SuccIndex">SuccIndex</dfn> =</td></tr>
<tr><th id="3736">3736</th><td>          <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/utility.html#_ZSt3getRSt4pairIT0_T1_E" title='std::get' data-ref="_ZSt3getRSt4pairIT0_T1_E">get</a>&lt;<var>1</var>&gt;(<span class='refarg'><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt11lower_boundT_S_RKT0_T1_" title='std::lower_bound' data-ref="_ZSt11lower_boundT_S_RKT0_T1_">lower_bound</a>(<a class="local col9 ref" href="#1219Indices" title='Indices' data-ref="1219Indices">Indices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="local col9 ref" href="#1219Indices" title='Indices' data-ref="1219Indices">Indices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(),</span></td></tr>
<tr><th id="3737">3737</th><td><span class='refarg'>                                        <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col8 ref" href="#1238SuccSU" title='SuccSU' data-ref="1238SuccSU">SuccSU</a></span>, <var>0</var>), <a class="local col2 ref" href="#1222CompareKey" title='CompareKey' data-ref="1222CompareKey">CompareKey</a>)</span>);</td></tr>
<tr><th id="3738">3738</th><td>      <b>if</b> (!<a class="local col8 ref" href="#1238SuccSU" title='SuccSU' data-ref="1238SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; <a class="local col9 ref" href="#1239SuccIndex" title='SuccIndex' data-ref="1239SuccIndex">SuccIndex</a> &lt; <a class="local col9 ref" href="#1229Index" title='Index' data-ref="1229Index">Index</a>) {</td></tr>
<tr><th id="3739">3739</th><td>        <a class="local col1 ref" href="#1231SuccBefore" title='SuccBefore' data-ref="1231SuccBefore">SuccBefore</a> = <b>true</b>;</td></tr>
<tr><th id="3740">3740</th><td>        <a class="local col2 ref" href="#1232Succ" title='Succ' data-ref="1232Succ">Succ</a> = <a class="local col8 ref" href="#1238SuccSU" title='SuccSU' data-ref="1238SuccSU">SuccSU</a>;</td></tr>
<tr><th id="3741">3741</th><td>        <b>break</b>;</td></tr>
<tr><th id="3742">3742</th><td>      }</td></tr>
<tr><th id="3743">3743</th><td>    }</td></tr>
<tr><th id="3744">3744</th><td></td></tr>
<tr><th id="3745">3745</th><td>    <b>if</b> (<a class="local col0 ref" href="#1230PredBefore" title='PredBefore' data-ref="1230PredBefore">PredBefore</a> &amp;&amp; <a class="local col1 ref" href="#1231SuccBefore" title='SuccBefore' data-ref="1231SuccBefore">SuccBefore</a> &amp;&amp; !<a class="local col8 ref" href="#1228SU" title='SU' data-ref="1228SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="3746">3746</th><td>      <i>// instructions in circuits are allowed to be scheduled</i></td></tr>
<tr><th id="3747">3747</th><td><i>      // after both a successor and predecessor.</i></td></tr>
<tr><th id="3748">3748</th><td>      <em>bool</em> <dfn class="local col0 decl" id="1240InCircuit" title='InCircuit' data-type='bool' data-ref="1240InCircuit">InCircuit</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt6any_ofT_S_T0_" title='std::any_of' data-ref="_ZSt6any_ofT_S_T0_">any_of</a>(</td></tr>
<tr><th id="3749">3749</th><td>          <a class="local col7 ref" href="#1217Circuits" title='Circuits' data-ref="1217Circuits">Circuits</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col7 ref" href="#1217Circuits" title='Circuits' data-ref="1217Circuits">Circuits</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZNK4llvm25SmallVectorTemplateCommon3endEv">end</a>(),</td></tr>
<tr><th id="3750">3750</th><td>          [SU](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a> &amp;<dfn class="local col1 decl" id="1241Circuit" title='Circuit' data-type='const llvm::NodeSet &amp;' data-ref="1241Circuit">Circuit</dfn>) { <b>return</b> <a class="local col1 ref" href="#1241Circuit" title='Circuit' data-ref="1241Circuit">Circuit</a>.<a class="ref" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet5countEPNS_5SUnitE" title='llvm::NodeSet::count' data-ref="_ZNK4llvm7NodeSet5countEPNS_5SUnitE">count</a>(<a class="local col8 ref" href="#1228SU" title='SU' data-ref="1228SU">SU</a>); });</td></tr>
<tr><th id="3751">3751</th><td>      <b>if</b> (<a class="local col0 ref" href="#1240InCircuit" title='InCircuit' data-ref="1240InCircuit">InCircuit</a>)</td></tr>
<tr><th id="3752">3752</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;In a circuit, predecessor &quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"In a circuit, predecessor "</q>;);</td></tr>
<tr><th id="3753">3753</th><td>      <b>else</b> {</td></tr>
<tr><th id="3754">3754</th><td>        <a class="local col5 ref" href="#1225Valid" title='Valid' data-ref="1225Valid">Valid</a> = <b>false</b>;</td></tr>
<tr><th id="3755">3755</th><td>        <a class="ref" href="#98" title='NumNodeOrderIssues' data-ref="NumNodeOrderIssues">NumNodeOrderIssues</a><a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="3756">3756</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;Predecessor &quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Predecessor "</q>;);</td></tr>
<tr><th id="3757">3757</th><td>      }</td></tr>
<tr><th id="3758">3758</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; Pred-&gt;NodeNum &lt;&lt; &quot; and successor &quot; &lt;&lt; Succ-&gt;NodeNum &lt;&lt; &quot; are scheduled before node &quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#1233Pred" title='Pred' data-ref="1233Pred">Pred</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" and successor "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#1232Succ" title='Succ' data-ref="1232Succ">Succ</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a></td></tr>
<tr><th id="3759">3759</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" are scheduled before node "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#1228SU" title='SU' data-ref="1228SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a></td></tr>
<tr><th id="3760">3760</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;);</td></tr>
<tr><th id="3761">3761</th><td>    }</td></tr>
<tr><th id="3762">3762</th><td>  }</td></tr>
<tr><th id="3763">3763</th><td></td></tr>
<tr><th id="3764">3764</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { if (!Valid) dbgs() &lt;&lt; &quot;Invalid node order found!\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="3765">3765</th><td>    <b>if</b> (!<a class="local col5 ref" href="#1225Valid" title='Valid' data-ref="1225Valid">Valid</a>)</td></tr>
<tr><th id="3766">3766</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Invalid node order found!\n"</q>;</td></tr>
<tr><th id="3767">3767</th><td>  });</td></tr>
<tr><th id="3768">3768</th><td>}</td></tr>
<tr><th id="3769">3769</th><td></td></tr>
<tr><th id="3770">3770</th><td><i class="doc">/// Attempt to fix the degenerate cases when the instruction serialization</i></td></tr>
<tr><th id="3771">3771</th><td><i class="doc">/// causes the register lifetimes to overlap. For example,</i></td></tr>
<tr><th id="3772">3772</th><td><i class="doc">///   p' = store_pi(p, b)</i></td></tr>
<tr><th id="3773">3773</th><td><i class="doc">///      = load p, offset</i></td></tr>
<tr><th id="3774">3774</th><td><i class="doc">/// In this case p and p' overlap, which means that two registers are needed.</i></td></tr>
<tr><th id="3775">3775</th><td><i class="doc">/// Instead, this function changes the load to use p' and updates the offset.</i></td></tr>
<tr><th id="3776">3776</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a>::<dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG21fixupRegisterOverlapsERSt5dequeIPNS_5SUnitESaIS3_EE" title='llvm::SwingSchedulerDAG::fixupRegisterOverlaps' data-ref="_ZN4llvm17SwingSchedulerDAG21fixupRegisterOverlapsERSt5dequeIPNS_5SUnitESaIS3_EE">fixupRegisterOverlaps</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col2 decl" id="1242Instrs" title='Instrs' data-type='std::deque&lt;SUnit *&gt; &amp;' data-ref="1242Instrs">Instrs</dfn>) {</td></tr>
<tr><th id="3777">3777</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="1243OverlapReg" title='OverlapReg' data-type='unsigned int' data-ref="1243OverlapReg">OverlapReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="3778">3778</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1244NewBaseReg" title='NewBaseReg' data-type='unsigned int' data-ref="1244NewBaseReg">NewBaseReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="3779">3779</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="1245SU" title='SU' data-type='llvm::SUnit *' data-ref="1245SU">SU</dfn> : <a class="local col2 ref" href="#1242Instrs" title='Instrs' data-ref="1242Instrs">Instrs</a>) {</td></tr>
<tr><th id="3780">3780</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="1246MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1246MI">MI</dfn> = <a class="local col5 ref" href="#1245SU" title='SU' data-ref="1245SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="3781">3781</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="1247i" title='i' data-type='unsigned int' data-ref="1247i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="1248e" title='e' data-type='unsigned int' data-ref="1248e">e</dfn> = <a class="local col6 ref" href="#1246MI" title='MI' data-ref="1246MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#1247i" title='i' data-ref="1247i">i</a> &lt; <a class="local col8 ref" href="#1248e" title='e' data-ref="1248e">e</a>; ++<a class="local col7 ref" href="#1247i" title='i' data-ref="1247i">i</a>) {</td></tr>
<tr><th id="3782">3782</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1249MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1249MO">MO</dfn> = <a class="local col6 ref" href="#1246MI" title='MI' data-ref="1246MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#1247i" title='i' data-ref="1247i">i</a>);</td></tr>
<tr><th id="3783">3783</th><td>      <i>// Look for an instruction that uses p. The instruction occurs in the</i></td></tr>
<tr><th id="3784">3784</th><td><i>      // same cycle but occurs later in the serialized order.</i></td></tr>
<tr><th id="3785">3785</th><td>      <b>if</b> (<a class="local col9 ref" href="#1249MO" title='MO' data-ref="1249MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#1249MO" title='MO' data-ref="1249MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="local col9 ref" href="#1249MO" title='MO' data-ref="1249MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col3 ref" href="#1243OverlapReg" title='OverlapReg' data-ref="1243OverlapReg">OverlapReg</a>) {</td></tr>
<tr><th id="3786">3786</th><td>        <i>// Check that the instruction appears in the InstrChanges structure,</i></td></tr>
<tr><th id="3787">3787</th><td><i>        // which contains instructions that can have the offset updated.</i></td></tr>
<tr><th id="3788">3788</th><td>        <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt;&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::SUnit*,std::pair{unsignedint,long},llvm::DenseMapInfo{llvm::SUnit*},llvm::detail::DenseMapPair{llvm::SUnit*,st5694130" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt; &gt; &gt;, llvm::SUnit *, std::pair&lt;unsigned int, long&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::SUnit*,std::pair{unsignedint,long},llvm::DenseMapInfo{llvm::SUnit*},llvm::detail::DenseMapPair{llvm::SUnit*,st5694130">iterator</a> <dfn class="local col0 decl" id="1250It" title='It' data-type='DenseMap&lt;SUnit *, std::pair&lt;unsigned int, int64_t&gt; &gt;::iterator' data-ref="1250It">It</dfn> =</td></tr>
<tr><th id="3789">3789</th><td>          <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::InstrChanges" title='llvm::SwingSchedulerDAG::InstrChanges' data-ref="llvm::SwingSchedulerDAG::InstrChanges">InstrChanges</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col5 ref" href="#1245SU" title='SU' data-ref="1245SU">SU</a>);</td></tr>
<tr><th id="3790">3790</th><td>        <b>if</b> (<a class="local col0 ref" href="#1250It" title='It' data-ref="1250It">It</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::InstrChanges" title='llvm::SwingSchedulerDAG::InstrChanges' data-ref="llvm::SwingSchedulerDAG::InstrChanges">InstrChanges</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="3791">3791</th><td>          <em>unsigned</em> <dfn class="local col1 decl" id="1251BasePos" title='BasePos' data-type='unsigned int' data-ref="1251BasePos">BasePos</dfn>, <dfn class="local col2 decl" id="1252OffsetPos" title='OffsetPos' data-type='unsigned int' data-ref="1252OffsetPos">OffsetPos</dfn>;</td></tr>
<tr><th id="3792">3792</th><td>          <i>// Update the base register and adjust the offset.</i></td></tr>
<tr><th id="3793">3793</th><td>          <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_" title='llvm::TargetInstrInfo::getBaseAndOffsetPosition' data-ref="_ZNK4llvm15TargetInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_">getBaseAndOffsetPosition</a>(*<a class="local col6 ref" href="#1246MI" title='MI' data-ref="1246MI">MI</a>, <span class='refarg'><a class="local col1 ref" href="#1251BasePos" title='BasePos' data-ref="1251BasePos">BasePos</a></span>, <span class='refarg'><a class="local col2 ref" href="#1252OffsetPos" title='OffsetPos' data-ref="1252OffsetPos">OffsetPos</a></span>)) {</td></tr>
<tr><th id="3794">3794</th><td>            <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="1253NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="1253NewMI">NewMI</dfn> = <a class="member" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" title='llvm::MachineFunction::CloneMachineInstr' data-ref="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE">CloneMachineInstr</a>(<a class="local col6 ref" href="#1246MI" title='MI' data-ref="1246MI">MI</a>);</td></tr>
<tr><th id="3795">3795</th><td>            <a class="local col3 ref" href="#1253NewMI" title='NewMI' data-ref="1253NewMI">NewMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#1251BasePos" title='BasePos' data-ref="1251BasePos">BasePos</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col4 ref" href="#1244NewBaseReg" title='NewBaseReg' data-ref="1244NewBaseReg">NewBaseReg</a>);</td></tr>
<tr><th id="3796">3796</th><td>            <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="1254NewOffset" title='NewOffset' data-type='int64_t' data-ref="1254NewOffset">NewOffset</dfn> =</td></tr>
<tr><th id="3797">3797</th><td>                <a class="local col6 ref" href="#1246MI" title='MI' data-ref="1246MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#1252OffsetPos" title='OffsetPos' data-ref="1252OffsetPos">OffsetPos</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() - <a class="local col0 ref" href="#1250It" title='It' data-ref="1250It">It</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, long&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="3798">3798</th><td>            <a class="local col3 ref" href="#1253NewMI" title='NewMI' data-ref="1253NewMI">NewMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#1252OffsetPos" title='OffsetPos' data-ref="1252OffsetPos">OffsetPos</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col4 ref" href="#1254NewOffset" title='NewOffset' data-ref="1254NewOffset">NewOffset</a>);</td></tr>
<tr><th id="3799">3799</th><td>            <a class="local col5 ref" href="#1245SU" title='SU' data-ref="1245SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit8setInstrEPNS_12MachineInstrE" title='llvm::SUnit::setInstr' data-ref="_ZN4llvm5SUnit8setInstrEPNS_12MachineInstrE">setInstr</a>(<a class="local col3 ref" href="#1253NewMI" title='NewMI' data-ref="1253NewMI">NewMI</a>);</td></tr>
<tr><th id="3800">3800</th><td>            <a class="member" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::MISUnitMap" title='llvm::ScheduleDAGInstrs::MISUnitMap' data-ref="llvm::ScheduleDAGInstrs::MISUnitMap">MISUnitMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#1253NewMI" title='NewMI' data-ref="1253NewMI">NewMI</a>]</a> = <a class="local col5 ref" href="#1245SU" title='SU' data-ref="1245SU">SU</a>;</td></tr>
<tr><th id="3801">3801</th><td>            <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG::NewMIs" title='llvm::SwingSchedulerDAG::NewMIs' data-ref="llvm::SwingSchedulerDAG::NewMIs">NewMIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col3 ref" href="#1253NewMI" title='NewMI' data-ref="1253NewMI">NewMI</a>);</td></tr>
<tr><th id="3802">3802</th><td>          }</td></tr>
<tr><th id="3803">3803</th><td>        }</td></tr>
<tr><th id="3804">3804</th><td>        <a class="local col3 ref" href="#1243OverlapReg" title='OverlapReg' data-ref="1243OverlapReg">OverlapReg</a> = <var>0</var>;</td></tr>
<tr><th id="3805">3805</th><td>        <a class="local col4 ref" href="#1244NewBaseReg" title='NewBaseReg' data-ref="1244NewBaseReg">NewBaseReg</a> = <var>0</var>;</td></tr>
<tr><th id="3806">3806</th><td>        <b>break</b>;</td></tr>
<tr><th id="3807">3807</th><td>      }</td></tr>
<tr><th id="3808">3808</th><td>      <i>// Look for an instruction of the form p' = op(p), which uses and defines</i></td></tr>
<tr><th id="3809">3809</th><td><i>      // two virtual registers that get allocated to the same physical register.</i></td></tr>
<tr><th id="3810">3810</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="1255TiedUseIdx" title='TiedUseIdx' data-type='unsigned int' data-ref="1255TiedUseIdx">TiedUseIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="3811">3811</th><td>      <b>if</b> (<a class="local col6 ref" href="#1246MI" title='MI' data-ref="1246MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj" title='llvm::MachineInstr::isRegTiedToUseOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj">isRegTiedToUseOperand</a>(<a class="local col7 ref" href="#1247i" title='i' data-ref="1247i">i</a>, &amp;<a class="local col5 ref" href="#1255TiedUseIdx" title='TiedUseIdx' data-ref="1255TiedUseIdx">TiedUseIdx</a>)) {</td></tr>
<tr><th id="3812">3812</th><td>        <i>// OverlapReg is p in the example above.</i></td></tr>
<tr><th id="3813">3813</th><td>        <a class="local col3 ref" href="#1243OverlapReg" title='OverlapReg' data-ref="1243OverlapReg">OverlapReg</a> = <a class="local col6 ref" href="#1246MI" title='MI' data-ref="1246MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#1255TiedUseIdx" title='TiedUseIdx' data-ref="1255TiedUseIdx">TiedUseIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3814">3814</th><td>        <i>// NewBaseReg is p' in the example above.</i></td></tr>
<tr><th id="3815">3815</th><td>        <a class="local col4 ref" href="#1244NewBaseReg" title='NewBaseReg' data-ref="1244NewBaseReg">NewBaseReg</a> = <a class="local col6 ref" href="#1246MI" title='MI' data-ref="1246MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#1247i" title='i' data-ref="1247i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3816">3816</th><td>        <b>break</b>;</td></tr>
<tr><th id="3817">3817</th><td>      }</td></tr>
<tr><th id="3818">3818</th><td>    }</td></tr>
<tr><th id="3819">3819</th><td>  }</td></tr>
<tr><th id="3820">3820</th><td>}</td></tr>
<tr><th id="3821">3821</th><td></td></tr>
<tr><th id="3822">3822</th><td><i class="doc">/// After the schedule has been formed, call this function to combine</i></td></tr>
<tr><th id="3823">3823</th><td><i class="doc">/// the instructions from the different stages/cycles.  That is, this</i></td></tr>
<tr><th id="3824">3824</th><td><i class="doc">/// function creates a schedule that represents a single iteration.</i></td></tr>
<tr><th id="3825">3825</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a>::<dfn class="decl def" id="_ZN4llvm10SMSchedule16finalizeScheduleEPNS_17SwingSchedulerDAGE" title='llvm::SMSchedule::finalizeSchedule' data-ref="_ZN4llvm10SMSchedule16finalizeScheduleEPNS_17SwingSchedulerDAGE">finalizeSchedule</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a> *<dfn class="local col6 decl" id="1256SSD" title='SSD' data-type='llvm::SwingSchedulerDAG *' data-ref="1256SSD">SSD</dfn>) {</td></tr>
<tr><th id="3826">3826</th><td>  <i>// Move all instructions to the first stage from later stages.</i></td></tr>
<tr><th id="3827">3827</th><td>  <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="1257cycle" title='cycle' data-type='int' data-ref="1257cycle">cycle</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule13getFirstCycleEv" title='llvm::SMSchedule::getFirstCycle' data-ref="_ZNK4llvm10SMSchedule13getFirstCycleEv">getFirstCycle</a>(); <a class="local col7 ref" href="#1257cycle" title='cycle' data-ref="1257cycle">cycle</a> &lt;= <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule13getFinalCycleEv" title='llvm::SMSchedule::getFinalCycle' data-ref="_ZNK4llvm10SMSchedule13getFinalCycleEv">getFinalCycle</a>(); ++<a class="local col7 ref" href="#1257cycle" title='cycle' data-ref="1257cycle">cycle</a>) {</td></tr>
<tr><th id="3828">3828</th><td>    <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="1258stage" title='stage' data-type='int' data-ref="1258stage">stage</dfn> = <var>1</var>, <dfn class="local col9 decl" id="1259lastStage" title='lastStage' data-type='int' data-ref="1259lastStage">lastStage</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZN4llvm10SMSchedule16getMaxStageCountEv" title='llvm::SMSchedule::getMaxStageCount' data-ref="_ZN4llvm10SMSchedule16getMaxStageCountEv">getMaxStageCount</a>(); <a class="local col8 ref" href="#1258stage" title='stage' data-ref="1258stage">stage</a> &lt;= <a class="local col9 ref" href="#1259lastStage" title='lastStage' data-ref="1259lastStage">lastStage</a>;</td></tr>
<tr><th id="3829">3829</th><td>         ++<a class="local col8 ref" href="#1258stage" title='stage' data-ref="1258stage">stage</a>) {</td></tr>
<tr><th id="3830">3830</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col0 decl" id="1260cycleInstrs" title='cycleInstrs' data-type='std::deque&lt;SUnit *&gt; &amp;' data-ref="1260cycleInstrs">cycleInstrs</dfn> =</td></tr>
<tr><th id="3831">3831</th><td>          <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::ScheduledInstrs" title='llvm::SMSchedule::ScheduledInstrs' data-ref="llvm::SMSchedule::ScheduledInstrs">ScheduledInstrs</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col7 ref" href="#1257cycle" title='cycle' data-ref="1257cycle">cycle</a> + (<a class="local col8 ref" href="#1258stage" title='stage' data-ref="1258stage">stage</a> * <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::InitiationInterval" title='llvm::SMSchedule::InitiationInterval' data-ref="llvm::SMSchedule::InitiationInterval">InitiationInterval</a>)]</a>;</td></tr>
<tr><th id="3832">3832</th><td>      <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque{llvm::SUnit*,std::allocator{llvm::SUnit*}}::reverse_iterator" title='std::deque&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;::reverse_iterator' data-type='std::reverse_iterator&lt;iterator&gt;' data-ref="std::deque{llvm::SUnit*,std::allocator{llvm::SUnit*}}::reverse_iterator">reverse_iterator</a> <dfn class="local col1 decl" id="1261I" title='I' data-type='std::deque&lt;SUnit *&gt;::reverse_iterator' data-ref="1261I">I</dfn> = <a class="local col0 ref" href="#1260cycleInstrs" title='cycleInstrs' data-ref="1260cycleInstrs">cycleInstrs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque6rbeginEv" title='std::deque::rbegin' data-ref="_ZNSt5deque6rbeginEv">rbegin</a>(),</td></tr>
<tr><th id="3833">3833</th><td>                                                 <dfn class="local col2 decl" id="1262E" title='E' data-type='std::deque&lt;SUnit *&gt;::reverse_iterator' data-ref="1262E">E</dfn> = <a class="local col0 ref" href="#1260cycleInstrs" title='cycleInstrs' data-ref="1260cycleInstrs">cycleInstrs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque4rendEv" title='std::deque::rend' data-ref="_ZNSt5deque4rendEv">rend</a>();</td></tr>
<tr><th id="3834">3834</th><td>           <a class="local col1 ref" href="#1261I" title='I' data-ref="1261I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="local col2 ref" href="#1262E" title='E' data-ref="1262E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorppEv" title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv">++</a><a class="local col1 ref" href="#1261I" title='I' data-ref="1261I">I</a>)</td></tr>
<tr><th id="3835">3835</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::ScheduledInstrs" title='llvm::SMSchedule::ScheduledInstrs' data-ref="llvm::SMSchedule::ScheduledInstrs">ScheduledInstrs</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col7 ref" href="#1257cycle" title='cycle' data-ref="1257cycle">cycle</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque10push_frontERKT_" title='std::deque::push_front' data-ref="_ZNSt5deque10push_frontERKT_">push_front</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col1 ref" href="#1261I" title='I' data-ref="1261I">I</a>);</td></tr>
<tr><th id="3836">3836</th><td>    }</td></tr>
<tr><th id="3837">3837</th><td>  }</td></tr>
<tr><th id="3838">3838</th><td>  <i>// Iterate over the definitions in each instruction, and compute the</i></td></tr>
<tr><th id="3839">3839</th><td><i>  // stage difference for each use.  Keep the maximum value.</i></td></tr>
<tr><th id="3840">3840</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="1263I" title='I' data-type='std::pair&lt;llvm::SUnit *const, int&gt; &amp;' data-ref="1263I">I</dfn> : <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::InstrToCycle" title='llvm::SMSchedule::InstrToCycle' data-ref="llvm::SMSchedule::InstrToCycle">InstrToCycle</a>) {</td></tr>
<tr><th id="3841">3841</th><td>    <em>int</em> <dfn class="local col4 decl" id="1264DefStage" title='DefStage' data-type='int' data-ref="1264DefStage">DefStage</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="local col3 ref" href="#1263I" title='I' data-ref="1263I">I</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SUnit *const, int&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="3842">3842</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="1265MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1265MI">MI</dfn> = <a class="local col3 ref" href="#1263I" title='I' data-ref="1263I">I</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SUnit *const, int&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="3843">3843</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="1266i" title='i' data-type='unsigned int' data-ref="1266i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="1267e" title='e' data-type='unsigned int' data-ref="1267e">e</dfn> = <a class="local col5 ref" href="#1265MI" title='MI' data-ref="1265MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#1266i" title='i' data-ref="1266i">i</a> &lt; <a class="local col7 ref" href="#1267e" title='e' data-ref="1267e">e</a>; ++<a class="local col6 ref" href="#1266i" title='i' data-ref="1266i">i</a>) {</td></tr>
<tr><th id="3844">3844</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="1268Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="1268Op">Op</dfn> = <a class="local col5 ref" href="#1265MI" title='MI' data-ref="1265MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#1266i" title='i' data-ref="1266i">i</a>);</td></tr>
<tr><th id="3845">3845</th><td>      <b>if</b> (!<a class="local col8 ref" href="#1268Op" title='Op' data-ref="1268Op">Op</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col8 ref" href="#1268Op" title='Op' data-ref="1268Op">Op</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="3846">3846</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3847">3847</th><td></td></tr>
<tr><th id="3848">3848</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="1269Reg" title='Reg' data-type='unsigned int' data-ref="1269Reg">Reg</dfn> = <a class="local col8 ref" href="#1268Op" title='Op' data-ref="1268Op">Op</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3849">3849</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="1270MaxDiff" title='MaxDiff' data-type='unsigned int' data-ref="1270MaxDiff">MaxDiff</dfn> = <var>0</var>;</td></tr>
<tr><th id="3850">3850</th><td>      <em>bool</em> <dfn class="local col1 decl" id="1271PhiIsSwapped" title='PhiIsSwapped' data-type='bool' data-ref="1271PhiIsSwapped">PhiIsSwapped</dfn> = <b>false</b>;</td></tr>
<tr><th id="3851">3851</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a> <dfn class="local col2 decl" id="1272UI" title='UI' data-type='MachineRegisterInfo::use_iterator' data-ref="1272UI">UI</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::MRI" title='llvm::SMSchedule::MRI' data-ref="llvm::SMSchedule::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col9 ref" href="#1269Reg" title='Reg' data-ref="1269Reg">Reg</a>),</td></tr>
<tr><th id="3852">3852</th><td>                                             <dfn class="local col3 decl" id="1273EI" title='EI' data-type='MachineRegisterInfo::use_iterator' data-ref="1273EI">EI</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::MRI" title='llvm::SMSchedule::MRI' data-ref="llvm::SMSchedule::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>();</td></tr>
<tr><th id="3853">3853</th><td>           <a class="local col2 ref" href="#1272UI" title='UI' data-ref="1272UI">UI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col3 ref" href="#1273EI" title='EI' data-ref="1273EI">EI</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col2 ref" href="#1272UI" title='UI' data-ref="1272UI">UI</a>) {</td></tr>
<tr><th id="3854">3854</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="1274UseOp" title='UseOp' data-type='llvm::MachineOperand &amp;' data-ref="1274UseOp">UseOp</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="local col2 ref" href="#1272UI" title='UI' data-ref="1272UI">UI</a>;</td></tr>
<tr><th id="3855">3855</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="1275UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="1275UseMI">UseMI</dfn> = <a class="local col4 ref" href="#1274UseOp" title='UseOp' data-ref="1274UseOp">UseOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="3856">3856</th><td>        <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="1276SUnitUse" title='SUnitUse' data-type='llvm::SUnit *' data-ref="1276SUnitUse">SUnitUse</dfn> = <a class="local col6 ref" href="#1256SSD" title='SSD' data-ref="1256SSD">SSD</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE" title='llvm::ScheduleDAGInstrs::getSUnit' data-ref="_ZNK4llvm17ScheduleDAGInstrs8getSUnitEPNS_12MachineInstrE">getSUnit</a>(<a class="local col5 ref" href="#1275UseMI" title='UseMI' data-ref="1275UseMI">UseMI</a>);</td></tr>
<tr><th id="3857">3857</th><td>        <em>int</em> <dfn class="local col7 decl" id="1277UseStage" title='UseStage' data-type='int' data-ref="1277UseStage">UseStage</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="local col6 ref" href="#1276SUnitUse" title='SUnitUse' data-ref="1276SUnitUse">SUnitUse</a>);</td></tr>
<tr><th id="3858">3858</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="1278Diff" title='Diff' data-type='unsigned int' data-ref="1278Diff">Diff</dfn> = <var>0</var>;</td></tr>
<tr><th id="3859">3859</th><td>        <b>if</b> (<a class="local col7 ref" href="#1277UseStage" title='UseStage' data-ref="1277UseStage">UseStage</a> != -<var>1</var> &amp;&amp; <a class="local col7 ref" href="#1277UseStage" title='UseStage' data-ref="1277UseStage">UseStage</a> &gt;= <a class="local col4 ref" href="#1264DefStage" title='DefStage' data-ref="1264DefStage">DefStage</a>)</td></tr>
<tr><th id="3860">3860</th><td>          <a class="local col8 ref" href="#1278Diff" title='Diff' data-ref="1278Diff">Diff</a> = <a class="local col7 ref" href="#1277UseStage" title='UseStage' data-ref="1277UseStage">UseStage</a> - <a class="local col4 ref" href="#1264DefStage" title='DefStage' data-ref="1264DefStage">DefStage</a>;</td></tr>
<tr><th id="3861">3861</th><td>        <b>if</b> (<a class="local col5 ref" href="#1265MI" title='MI' data-ref="1265MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="3862">3862</th><td>          <b>if</b> (<a class="member" href="#_ZN4llvm10SMSchedule13isLoopCarriedEPNS_17SwingSchedulerDAGERNS_12MachineInstrE" title='llvm::SMSchedule::isLoopCarried' data-ref="_ZN4llvm10SMSchedule13isLoopCarriedEPNS_17SwingSchedulerDAGERNS_12MachineInstrE">isLoopCarried</a>(<a class="local col6 ref" href="#1256SSD" title='SSD' data-ref="1256SSD">SSD</a>, <span class='refarg'>*<a class="local col5 ref" href="#1265MI" title='MI' data-ref="1265MI">MI</a></span>))</td></tr>
<tr><th id="3863">3863</th><td>            ++<a class="local col8 ref" href="#1278Diff" title='Diff' data-ref="1278Diff">Diff</a>;</td></tr>
<tr><th id="3864">3864</th><td>          <b>else</b></td></tr>
<tr><th id="3865">3865</th><td>            <a class="local col1 ref" href="#1271PhiIsSwapped" title='PhiIsSwapped' data-ref="1271PhiIsSwapped">PhiIsSwapped</a> = <b>true</b>;</td></tr>
<tr><th id="3866">3866</th><td>        }</td></tr>
<tr><th id="3867">3867</th><td>        <a class="local col0 ref" href="#1270MaxDiff" title='MaxDiff' data-ref="1270MaxDiff">MaxDiff</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col8 ref" href="#1278Diff" title='Diff' data-ref="1278Diff">Diff</a>, <a class="local col0 ref" href="#1270MaxDiff" title='MaxDiff' data-ref="1270MaxDiff">MaxDiff</a>);</td></tr>
<tr><th id="3868">3868</th><td>      }</td></tr>
<tr><th id="3869">3869</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::RegToStageDiff" title='llvm::SMSchedule::RegToStageDiff' data-ref="llvm::SMSchedule::RegToStageDiff">RegToStageDiff</a><a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col9 ref" href="#1269Reg" title='Reg' data-ref="1269Reg">Reg</a>]</a> <a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE" title='std::pair::operator=' data-ref="_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col0 ref" href="#1270MaxDiff" title='MaxDiff' data-ref="1270MaxDiff">MaxDiff</a></span>, <span class='refarg'><a class="local col1 ref" href="#1271PhiIsSwapped" title='PhiIsSwapped' data-ref="1271PhiIsSwapped">PhiIsSwapped</a></span>);</td></tr>
<tr><th id="3870">3870</th><td>    }</td></tr>
<tr><th id="3871">3871</th><td>  }</td></tr>
<tr><th id="3872">3872</th><td></td></tr>
<tr><th id="3873">3873</th><td>  <i>// Erase all the elements in the later stages. Only one iteration should</i></td></tr>
<tr><th id="3874">3874</th><td><i>  // remain in the scheduled list, and it contains all the instructions.</i></td></tr>
<tr><th id="3875">3875</th><td>  <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="1279cycle" title='cycle' data-type='int' data-ref="1279cycle">cycle</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule13getFinalCycleEv" title='llvm::SMSchedule::getFinalCycle' data-ref="_ZNK4llvm10SMSchedule13getFinalCycleEv">getFinalCycle</a>() + <var>1</var>; <a class="local col9 ref" href="#1279cycle" title='cycle' data-ref="1279cycle">cycle</a> &lt;= <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::LastCycle" title='llvm::SMSchedule::LastCycle' data-ref="llvm::SMSchedule::LastCycle">LastCycle</a>; ++<a class="local col9 ref" href="#1279cycle" title='cycle' data-ref="1279cycle">cycle</a>)</td></tr>
<tr><th id="3876">3876</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::ScheduledInstrs" title='llvm::SMSchedule::ScheduledInstrs' data-ref="llvm::SMSchedule::ScheduledInstrs">ScheduledInstrs</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseERKT0_" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseERKT0_">erase</a>(<a class="local col9 ref" href="#1279cycle" title='cycle' data-ref="1279cycle">cycle</a>);</td></tr>
<tr><th id="3877">3877</th><td></td></tr>
<tr><th id="3878">3878</th><td>  <i>// Change the registers in instruction as specified in the InstrChanges</i></td></tr>
<tr><th id="3879">3879</th><td><i>  // map. We need to use the new registers to create the correct order.</i></td></tr>
<tr><th id="3880">3880</th><td>  <b>for</b> (<em>int</em> <dfn class="local col0 decl" id="1280i" title='i' data-type='int' data-ref="1280i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="1281e" title='e' data-type='int' data-ref="1281e">e</dfn> = <a class="local col6 ref" href="#1256SSD" title='SSD' data-ref="1256SSD">SSD</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col0 ref" href="#1280i" title='i' data-ref="1280i">i</a> != <a class="local col1 ref" href="#1281e" title='e' data-ref="1281e">e</a>; ++<a class="local col0 ref" href="#1280i" title='i' data-ref="1280i">i</a>) {</td></tr>
<tr><th id="3881">3881</th><td>    <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="1282SU" title='SU' data-type='llvm::SUnit *' data-ref="1282SU">SU</dfn> = &amp;<a class="local col6 ref" href="#1256SSD" title='SSD' data-ref="1256SSD">SSD</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#1280i" title='i' data-ref="1280i">i</a>]</a>;</td></tr>
<tr><th id="3882">3882</th><td>    <a class="local col6 ref" href="#1256SSD" title='SSD' data-ref="1256SSD">SSD</a>-&gt;<a class="ref" href="#_ZN4llvm17SwingSchedulerDAG16applyInstrChangeEPNS_12MachineInstrERNS_10SMScheduleE" title='llvm::SwingSchedulerDAG::applyInstrChange' data-ref="_ZN4llvm17SwingSchedulerDAG16applyInstrChangeEPNS_12MachineInstrERNS_10SMScheduleE">applyInstrChange</a>(<a class="local col2 ref" href="#1282SU" title='SU' data-ref="1282SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(), <span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="3883">3883</th><td>  }</td></tr>
<tr><th id="3884">3884</th><td></td></tr>
<tr><th id="3885">3885</th><td>  <i>// Reorder the instructions in each cycle to fix and improve the</i></td></tr>
<tr><th id="3886">3886</th><td><i>  // generated code.</i></td></tr>
<tr><th id="3887">3887</th><td>  <b>for</b> (<em>int</em> <dfn class="local col3 decl" id="1283Cycle" title='Cycle' data-type='int' data-ref="1283Cycle">Cycle</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule13getFirstCycleEv" title='llvm::SMSchedule::getFirstCycle' data-ref="_ZNK4llvm10SMSchedule13getFirstCycleEv">getFirstCycle</a>(), <dfn class="local col4 decl" id="1284E" title='E' data-type='int' data-ref="1284E">E</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule13getFinalCycleEv" title='llvm::SMSchedule::getFinalCycle' data-ref="_ZNK4llvm10SMSchedule13getFinalCycleEv">getFinalCycle</a>(); <a class="local col3 ref" href="#1283Cycle" title='Cycle' data-ref="1283Cycle">Cycle</a> &lt;= <a class="local col4 ref" href="#1284E" title='E' data-ref="1284E">E</a>; ++<a class="local col3 ref" href="#1283Cycle" title='Cycle' data-ref="1283Cycle">Cycle</a>) {</td></tr>
<tr><th id="3888">3888</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col5 decl" id="1285cycleInstrs" title='cycleInstrs' data-type='std::deque&lt;SUnit *&gt; &amp;' data-ref="1285cycleInstrs">cycleInstrs</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::ScheduledInstrs" title='llvm::SMSchedule::ScheduledInstrs' data-ref="llvm::SMSchedule::ScheduledInstrs">ScheduledInstrs</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#1283Cycle" title='Cycle' data-ref="1283Cycle">Cycle</a>]</a>;</td></tr>
<tr><th id="3889">3889</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5dequeC1Ev" title='std::deque::deque&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt5dequeC1Ev"></a><dfn class="local col6 decl" id="1286newOrderPhi" title='newOrderPhi' data-type='std::deque&lt;SUnit *&gt;' data-ref="1286newOrderPhi">newOrderPhi</dfn>;</td></tr>
<tr><th id="3890">3890</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="1287i" title='i' data-type='unsigned int' data-ref="1287i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="1288e" title='e' data-type='unsigned int' data-ref="1288e">e</dfn> = <a class="local col5 ref" href="#1285cycleInstrs" title='cycleInstrs' data-ref="1285cycleInstrs">cycleInstrs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>(); <a class="local col7 ref" href="#1287i" title='i' data-ref="1287i">i</a> &lt; <a class="local col8 ref" href="#1288e" title='e' data-ref="1288e">e</a>; ++<a class="local col7 ref" href="#1287i" title='i' data-ref="1287i">i</a>) {</td></tr>
<tr><th id="3891">3891</th><td>      <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="1289SU" title='SU' data-type='llvm::SUnit *' data-ref="1289SU">SU</dfn> = <a class="local col5 ref" href="#1285cycleInstrs" title='cycleInstrs' data-ref="1285cycleInstrs">cycleInstrs</a><a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5dequeixEm" title='std::deque::operator[]' data-ref="_ZNSt5dequeixEm">[<a class="local col7 ref" href="#1287i" title='i' data-ref="1287i">i</a>]</a>;</td></tr>
<tr><th id="3892">3892</th><td>      <b>if</b> (<a class="local col9 ref" href="#1289SU" title='SU' data-ref="1289SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="3893">3893</th><td>        <a class="local col6 ref" href="#1286newOrderPhi" title='newOrderPhi' data-ref="1286newOrderPhi">newOrderPhi</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque9push_backERKT_" title='std::deque::push_back' data-ref="_ZNSt5deque9push_backERKT_">push_back</a>(<a class="local col9 ref" href="#1289SU" title='SU' data-ref="1289SU">SU</a>);</td></tr>
<tr><th id="3894">3894</th><td>    }</td></tr>
<tr><th id="3895">3895</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5dequeC1Ev" title='std::deque::deque&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt5dequeC1Ev"></a><dfn class="local col0 decl" id="1290newOrderI" title='newOrderI' data-type='std::deque&lt;SUnit *&gt;' data-ref="1290newOrderI">newOrderI</dfn>;</td></tr>
<tr><th id="3896">3896</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="1291i" title='i' data-type='unsigned int' data-ref="1291i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="1292e" title='e' data-type='unsigned int' data-ref="1292e">e</dfn> = <a class="local col5 ref" href="#1285cycleInstrs" title='cycleInstrs' data-ref="1285cycleInstrs">cycleInstrs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>(); <a class="local col1 ref" href="#1291i" title='i' data-ref="1291i">i</a> &lt; <a class="local col2 ref" href="#1292e" title='e' data-ref="1292e">e</a>; ++<a class="local col1 ref" href="#1291i" title='i' data-ref="1291i">i</a>) {</td></tr>
<tr><th id="3897">3897</th><td>      <a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="1293SU" title='SU' data-type='llvm::SUnit *' data-ref="1293SU">SU</dfn> = <a class="local col5 ref" href="#1285cycleInstrs" title='cycleInstrs' data-ref="1285cycleInstrs">cycleInstrs</a><a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5dequeixEm" title='std::deque::operator[]' data-ref="_ZNSt5dequeixEm">[<a class="local col1 ref" href="#1291i" title='i' data-ref="1291i">i</a>]</a>;</td></tr>
<tr><th id="3898">3898</th><td>      <b>if</b> (!<a class="local col3 ref" href="#1293SU" title='SU' data-ref="1293SU">SU</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="3899">3899</th><td>        <a class="member" href="#_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE" title='llvm::SMSchedule::orderDependence' data-ref="_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE">orderDependence</a>(<a class="local col6 ref" href="#1256SSD" title='SSD' data-ref="1256SSD">SSD</a>, <a class="local col3 ref" href="#1293SU" title='SU' data-ref="1293SU">SU</a>, <span class='refarg'><a class="local col0 ref" href="#1290newOrderI" title='newOrderI' data-ref="1290newOrderI">newOrderI</a></span>);</td></tr>
<tr><th id="3900">3900</th><td>    }</td></tr>
<tr><th id="3901">3901</th><td>    <i>// Replace the old order with the new order.</i></td></tr>
<tr><th id="3902">3902</th><td>    <a class="local col5 ref" href="#1285cycleInstrs" title='cycleInstrs' data-ref="1285cycleInstrs">cycleInstrs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque4swapERSt5dequeIT_T0_E" title='std::deque::swap' data-ref="_ZNSt5deque4swapERSt5dequeIT_T0_E">swap</a>(<span class='refarg'><a class="local col6 ref" href="#1286newOrderPhi" title='newOrderPhi' data-ref="1286newOrderPhi">newOrderPhi</a></span>);</td></tr>
<tr><th id="3903">3903</th><td>    <a class="local col5 ref" href="#1285cycleInstrs" title='cycleInstrs' data-ref="1285cycleInstrs">cycleInstrs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque6insertENSt11_Deque_baseIT_T0_E14const_iteratorET_S5_" title='std::deque::insert' data-ref="_ZNSt5deque6insertENSt11_Deque_baseIT_T0_E14const_iteratorET_S5_">insert</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt15_Deque_iteratorC1ERKSt15_Deque_iteratorIT_RS1_NSt14pointer_traitsIT1_E6rebindIS1_EEE" title='std::_Deque_iterator::_Deque_iterator&lt;_Tp, _Ref, _Ptr&gt;' data-ref="_ZNSt15_Deque_iteratorC1ERKSt15_Deque_iteratorIT_RS1_NSt14pointer_traitsIT1_E6rebindIS1_EEE"></a><a class="local col5 ref" href="#1285cycleInstrs" title='cycleInstrs' data-ref="1285cycleInstrs">cycleInstrs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque3endEv" title='std::deque::end' data-ref="_ZNSt5deque3endEv">end</a>(), <a class="local col0 ref" href="#1290newOrderI" title='newOrderI' data-ref="1290newOrderI">newOrderI</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque5beginEv" title='std::deque::begin' data-ref="_ZNSt5deque5beginEv">begin</a>(), <a class="local col0 ref" href="#1290newOrderI" title='newOrderI' data-ref="1290newOrderI">newOrderI</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque3endEv" title='std::deque::end' data-ref="_ZNSt5deque3endEv">end</a>());</td></tr>
<tr><th id="3904">3904</th><td>    <a class="local col6 ref" href="#1256SSD" title='SSD' data-ref="1256SSD">SSD</a>-&gt;<a class="ref" href="#_ZN4llvm17SwingSchedulerDAG21fixupRegisterOverlapsERSt5dequeIPNS_5SUnitESaIS3_EE" title='llvm::SwingSchedulerDAG::fixupRegisterOverlaps' data-ref="_ZN4llvm17SwingSchedulerDAG21fixupRegisterOverlapsERSt5dequeIPNS_5SUnitESaIS3_EE">fixupRegisterOverlaps</a>(<span class='refarg'><a class="local col5 ref" href="#1285cycleInstrs" title='cycleInstrs' data-ref="1285cycleInstrs">cycleInstrs</a></span>);</td></tr>
<tr><th id="3905">3905</th><td>  }</td></tr>
<tr><th id="3906">3906</th><td></td></tr>
<tr><th id="3907">3907</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="#_ZNK4llvm10SMSchedule4dumpEv" title='llvm::SMSchedule::dump' data-ref="_ZNK4llvm10SMSchedule4dumpEv">dump</a>(););</td></tr>
<tr><th id="3908">3908</th><td>}</td></tr>
<tr><th id="3909">3909</th><td></td></tr>
<tr><th id="3910">3910</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a>::<dfn class="decl def" id="_ZNK4llvm7NodeSet5printERNS_11raw_ostreamE" title='llvm::NodeSet::print' data-ref="_ZNK4llvm7NodeSet5printERNS_11raw_ostreamE">print</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="1294os" title='os' data-type='llvm::raw_ostream &amp;' data-ref="1294os">os</dfn>) <em>const</em> {</td></tr>
<tr><th id="3911">3911</th><td>  <a class="local col4 ref" href="#1294os" title='os' data-ref="1294os">os</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Num nodes "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm7NodeSet4sizeEv" title='llvm::NodeSet::size' data-ref="_ZNK4llvm7NodeSet4sizeEv">size</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" rec "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet::RecMII" title='llvm::NodeSet::RecMII' data-ref="llvm::NodeSet::RecMII">RecMII</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" mov "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet::MaxMOV" title='llvm::NodeSet::MaxMOV' data-ref="llvm::NodeSet::MaxMOV">MaxMOV</a></td></tr>
<tr><th id="3912">3912</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" depth "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet::MaxDepth" title='llvm::NodeSet::MaxDepth' data-ref="llvm::NodeSet::MaxDepth">MaxDepth</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" col "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet::Colocate" title='llvm::NodeSet::Colocate' data-ref="llvm::NodeSet::Colocate">Colocate</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="3913">3913</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col5 decl" id="1295I" title='I' data-type='llvm::SUnit *const &amp;' data-ref="1295I">I</dfn> : <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet::Nodes" title='llvm::NodeSet::Nodes' data-ref="llvm::NodeSet::Nodes">Nodes</a>)</td></tr>
<tr><th id="3914">3914</th><td>    <a class="local col4 ref" href="#1294os" title='os' data-ref="1294os">os</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"   SU("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#1295I" title='I' data-ref="1295I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *(<a class="local col5 ref" href="#1295I" title='I' data-ref="1295I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="3915">3915</th><td>  <a class="local col4 ref" href="#1294os" title='os' data-ref="1294os">os</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="3916">3916</th><td>}</td></tr>
<tr><th id="3917">3917</th><td></td></tr>
<tr><th id="3918">3918</th><td><u>#<span data-ppcond="3918">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="3919">3919</th><td><i class="doc">/// Print the schedule information to the given output.</i></td></tr>
<tr><th id="3920">3920</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a>::<dfn class="decl def" id="_ZNK4llvm10SMSchedule5printERNS_11raw_ostreamE" title='llvm::SMSchedule::print' data-ref="_ZNK4llvm10SMSchedule5printERNS_11raw_ostreamE">print</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="1296os" title='os' data-type='llvm::raw_ostream &amp;' data-ref="1296os">os</dfn>) <em>const</em> {</td></tr>
<tr><th id="3921">3921</th><td>  <i>// Iterate over each cycle.</i></td></tr>
<tr><th id="3922">3922</th><td>  <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="1297cycle" title='cycle' data-type='int' data-ref="1297cycle">cycle</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule13getFirstCycleEv" title='llvm::SMSchedule::getFirstCycle' data-ref="_ZNK4llvm10SMSchedule13getFirstCycleEv">getFirstCycle</a>(); <a class="local col7 ref" href="#1297cycle" title='cycle' data-ref="1297cycle">cycle</a> &lt;= <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule13getFinalCycleEv" title='llvm::SMSchedule::getFinalCycle' data-ref="_ZNK4llvm10SMSchedule13getFinalCycleEv">getFinalCycle</a>(); ++<a class="local col7 ref" href="#1297cycle" title='cycle' data-ref="1297cycle">cycle</a>) {</td></tr>
<tr><th id="3923">3923</th><td>    <i>// Iterate over each instruction in the cycle.</i></td></tr>
<tr><th id="3924">3924</th><td>    <a class="typedef" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::const_sched_iterator" title='llvm::SMSchedule::const_sched_iterator' data-type='DenseMap&lt;int, std::deque&lt;SUnit *&gt; &gt;::const_iterator' data-ref="llvm::SMSchedule::const_sched_iterator">const_sched_iterator</a> <dfn class="local col8 decl" id="1298cycleInstrs" title='cycleInstrs' data-type='const_sched_iterator' data-ref="1298cycleInstrs">cycleInstrs</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule::ScheduledInstrs" title='llvm::SMSchedule::ScheduledInstrs' data-ref="llvm::SMSchedule::ScheduledInstrs">ScheduledInstrs</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col7 ref" href="#1297cycle" title='cycle' data-ref="1297cycle">cycle</a>);</td></tr>
<tr><th id="3925">3925</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="1299CI" title='CI' data-type='llvm::SUnit *' data-ref="1299CI">CI</dfn> : <a class="local col8 ref" href="#1298cycleInstrs" title='cycleInstrs' data-ref="1298cycleInstrs">cycleInstrs</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, std::deque&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>) {</td></tr>
<tr><th id="3926">3926</th><td>      <a class="local col6 ref" href="#1296os" title='os' data-ref="1296os">os</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"cycle "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col7 ref" href="#1297cycle" title='cycle' data-ref="1297cycle">cycle</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="local col9 ref" href="#1299CI" title='CI' data-ref="1299CI">CI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q>;</td></tr>
<tr><th id="3927">3927</th><td>      <a class="local col6 ref" href="#1296os" title='os' data-ref="1296os">os</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#1299CI" title='CI' data-ref="1299CI">CI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q>;</td></tr>
<tr><th id="3928">3928</th><td>      <a class="local col9 ref" href="#1299CI" title='CI' data-ref="1299CI">CI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="local col6 ref" href="#1296os" title='os' data-ref="1296os">os</a></span>);</td></tr>
<tr><th id="3929">3929</th><td>      <a class="local col6 ref" href="#1296os" title='os' data-ref="1296os">os</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="3930">3930</th><td>    }</td></tr>
<tr><th id="3931">3931</th><td>  }</td></tr>
<tr><th id="3932">3932</th><td>}</td></tr>
<tr><th id="3933">3933</th><td></td></tr>
<tr><th id="3934">3934</th><td><i class="doc">/// Utility function used for debugging to print the schedule.</i></td></tr>
<tr><th id="3935">3935</th><td><a class="macro" href="../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a>::<dfn class="decl def" id="_ZNK4llvm10SMSchedule4dumpEv" title='llvm::SMSchedule::dump' data-ref="_ZNK4llvm10SMSchedule4dumpEv">dump</dfn>() <em>const</em> { <a class="member" href="#_ZNK4llvm10SMSchedule5printERNS_11raw_ostreamE" title='llvm::SMSchedule::print' data-ref="_ZNK4llvm10SMSchedule5printERNS_11raw_ostreamE">print</a>(<span class='refarg'><a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</span>); }</td></tr>
<tr><th id="3936">3936</th><td><a class="macro" href="../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a>::<dfn class="decl def" id="_ZNK4llvm7NodeSet4dumpEv" title='llvm::NodeSet::dump' data-ref="_ZNK4llvm7NodeSet4dumpEv">dump</dfn>() <em>const</em> { <a class="member" href="#_ZNK4llvm7NodeSet5printERNS_11raw_ostreamE" title='llvm::NodeSet::print' data-ref="_ZNK4llvm7NodeSet5printERNS_11raw_ostreamE">print</a>(<span class='refarg'><a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</span>); }</td></tr>
<tr><th id="3937">3937</th><td></td></tr>
<tr><th id="3938">3938</th><td><u>#<span data-ppcond="3918">endif</span></u></td></tr>
<tr><th id="3939">3939</th><td></td></tr>
<tr><th id="3940">3940</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager" title='llvm::ResourceManager' data-ref="llvm::ResourceManager">ResourceManager</a>::<dfn class="decl def" id="_ZN4llvm15ResourceManager23initProcResourceVectorsERKNS_12MCSchedModelERNS_15SmallVectorImplImEE" title='llvm::ResourceManager::initProcResourceVectors' data-ref="_ZN4llvm15ResourceManager23initProcResourceVectorsERKNS_12MCSchedModelERNS_15SmallVectorImplImEE">initProcResourceVectors</dfn>(</td></tr>
<tr><th id="3941">3941</th><td>    <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel">MCSchedModel</a> &amp;<dfn class="local col0 decl" id="1300SM" title='SM' data-type='const llvm::MCSchedModel &amp;' data-ref="1300SM">SM</dfn>, <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>&gt; &amp;<dfn class="local col1 decl" id="1301Masks" title='Masks' data-type='SmallVectorImpl&lt;uint64_t&gt; &amp;' data-ref="1301Masks">Masks</dfn>) {</td></tr>
<tr><th id="3942">3942</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="1302ProcResourceID" title='ProcResourceID' data-type='unsigned int' data-ref="1302ProcResourceID">ProcResourceID</dfn> = <var>0</var>;</td></tr>
<tr><th id="3943">3943</th><td></td></tr>
<tr><th id="3944">3944</th><td>  <i>// We currently limit the resource kinds to 64 and below so that we can use</i></td></tr>
<tr><th id="3945">3945</th><td><i>  // uint64_t for Masks</i></td></tr>
<tr><th id="3946">3946</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SM.getNumProcResourceKinds() &lt; 64 &amp;&amp; &quot;Too many kinds of resources, unsupported&quot;) ? void (0) : __assert_fail (&quot;SM.getNumProcResourceKinds() &lt; 64 &amp;&amp; \&quot;Too many kinds of resources, unsupported\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp&quot;, 3947, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#1300SM" title='SM' data-ref="1300SM">SM</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel23getNumProcResourceKindsEv" title='llvm::MCSchedModel::getNumProcResourceKinds' data-ref="_ZNK4llvm12MCSchedModel23getNumProcResourceKindsEv">getNumProcResourceKinds</a>() &lt; <var>64</var> &amp;&amp;</td></tr>
<tr><th id="3947">3947</th><td>         <q>"Too many kinds of resources, unsupported"</q>);</td></tr>
<tr><th id="3948">3948</th><td>  <i>// Create a unique bitmask for every processor resource unit.</i></td></tr>
<tr><th id="3949">3949</th><td><i>  // Skip resource at index 0, since it always references 'InvalidUnit'.</i></td></tr>
<tr><th id="3950">3950</th><td>  <a class="local col1 ref" href="#1301Masks" title='Masks' data-ref="1301Masks">Masks</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="local col0 ref" href="#1300SM" title='SM' data-ref="1300SM">SM</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel23getNumProcResourceKindsEv" title='llvm::MCSchedModel::getNumProcResourceKinds' data-ref="_ZNK4llvm12MCSchedModel23getNumProcResourceKindsEv">getNumProcResourceKinds</a>());</td></tr>
<tr><th id="3951">3951</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="1303I" title='I' data-type='unsigned int' data-ref="1303I">I</dfn> = <var>1</var>, <dfn class="local col4 decl" id="1304E" title='E' data-type='unsigned int' data-ref="1304E">E</dfn> = <a class="local col0 ref" href="#1300SM" title='SM' data-ref="1300SM">SM</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel23getNumProcResourceKindsEv" title='llvm::MCSchedModel::getNumProcResourceKinds' data-ref="_ZNK4llvm12MCSchedModel23getNumProcResourceKindsEv">getNumProcResourceKinds</a>(); <a class="local col3 ref" href="#1303I" title='I' data-ref="1303I">I</a> &lt; <a class="local col4 ref" href="#1304E" title='E' data-ref="1304E">E</a>; ++<a class="local col3 ref" href="#1303I" title='I' data-ref="1303I">I</a>) {</td></tr>
<tr><th id="3952">3952</th><td>    <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc" title='llvm::MCProcResourceDesc' data-ref="llvm::MCProcResourceDesc">MCProcResourceDesc</a> &amp;<dfn class="local col5 decl" id="1305Desc" title='Desc' data-type='const llvm::MCProcResourceDesc &amp;' data-ref="1305Desc">Desc</dfn> = *<a class="local col0 ref" href="#1300SM" title='SM' data-ref="1300SM">SM</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel15getProcResourceEj" title='llvm::MCSchedModel::getProcResource' data-ref="_ZNK4llvm12MCSchedModel15getProcResourceEj">getProcResource</a>(<a class="local col3 ref" href="#1303I" title='I' data-ref="1303I">I</a>);</td></tr>
<tr><th id="3953">3953</th><td>    <b>if</b> (<a class="local col5 ref" href="#1305Desc" title='Desc' data-ref="1305Desc">Desc</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc::SubUnitsIdxBegin" title='llvm::MCProcResourceDesc::SubUnitsIdxBegin' data-ref="llvm::MCProcResourceDesc::SubUnitsIdxBegin">SubUnitsIdxBegin</a>)</td></tr>
<tr><th id="3954">3954</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3955">3955</th><td>    <a class="local col1 ref" href="#1301Masks" title='Masks' data-ref="1301Masks">Masks</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#1303I" title='I' data-ref="1303I">I</a>]</a> = <var>1ULL</var> &lt;&lt; <a class="local col2 ref" href="#1302ProcResourceID" title='ProcResourceID' data-ref="1302ProcResourceID">ProcResourceID</a>;</td></tr>
<tr><th id="3956">3956</th><td>    <a class="local col2 ref" href="#1302ProcResourceID" title='ProcResourceID' data-ref="1302ProcResourceID">ProcResourceID</a>++;</td></tr>
<tr><th id="3957">3957</th><td>  }</td></tr>
<tr><th id="3958">3958</th><td>  <i>// Create a unique bitmask for every processor resource group.</i></td></tr>
<tr><th id="3959">3959</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="1306I" title='I' data-type='unsigned int' data-ref="1306I">I</dfn> = <var>1</var>, <dfn class="local col7 decl" id="1307E" title='E' data-type='unsigned int' data-ref="1307E">E</dfn> = <a class="local col0 ref" href="#1300SM" title='SM' data-ref="1300SM">SM</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel23getNumProcResourceKindsEv" title='llvm::MCSchedModel::getNumProcResourceKinds' data-ref="_ZNK4llvm12MCSchedModel23getNumProcResourceKindsEv">getNumProcResourceKinds</a>(); <a class="local col6 ref" href="#1306I" title='I' data-ref="1306I">I</a> &lt; <a class="local col7 ref" href="#1307E" title='E' data-ref="1307E">E</a>; ++<a class="local col6 ref" href="#1306I" title='I' data-ref="1306I">I</a>) {</td></tr>
<tr><th id="3960">3960</th><td>    <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc" title='llvm::MCProcResourceDesc' data-ref="llvm::MCProcResourceDesc">MCProcResourceDesc</a> &amp;<dfn class="local col8 decl" id="1308Desc" title='Desc' data-type='const llvm::MCProcResourceDesc &amp;' data-ref="1308Desc">Desc</dfn> = *<a class="local col0 ref" href="#1300SM" title='SM' data-ref="1300SM">SM</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel15getProcResourceEj" title='llvm::MCSchedModel::getProcResource' data-ref="_ZNK4llvm12MCSchedModel15getProcResourceEj">getProcResource</a>(<a class="local col6 ref" href="#1306I" title='I' data-ref="1306I">I</a>);</td></tr>
<tr><th id="3961">3961</th><td>    <b>if</b> (!<a class="local col8 ref" href="#1308Desc" title='Desc' data-ref="1308Desc">Desc</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc::SubUnitsIdxBegin" title='llvm::MCProcResourceDesc::SubUnitsIdxBegin' data-ref="llvm::MCProcResourceDesc::SubUnitsIdxBegin">SubUnitsIdxBegin</a>)</td></tr>
<tr><th id="3962">3962</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3963">3963</th><td>    <a class="local col1 ref" href="#1301Masks" title='Masks' data-ref="1301Masks">Masks</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#1306I" title='I' data-ref="1306I">I</a>]</a> = <var>1ULL</var> &lt;&lt; <a class="local col2 ref" href="#1302ProcResourceID" title='ProcResourceID' data-ref="1302ProcResourceID">ProcResourceID</a>;</td></tr>
<tr><th id="3964">3964</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="1309U" title='U' data-type='unsigned int' data-ref="1309U">U</dfn> = <var>0</var>; <a class="local col9 ref" href="#1309U" title='U' data-ref="1309U">U</a> &lt; <a class="local col8 ref" href="#1308Desc" title='Desc' data-ref="1308Desc">Desc</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc::NumUnits" title='llvm::MCProcResourceDesc::NumUnits' data-ref="llvm::MCProcResourceDesc::NumUnits">NumUnits</a>; ++<a class="local col9 ref" href="#1309U" title='U' data-ref="1309U">U</a>)</td></tr>
<tr><th id="3965">3965</th><td>      <a class="local col1 ref" href="#1301Masks" title='Masks' data-ref="1301Masks">Masks</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#1306I" title='I' data-ref="1306I">I</a>]</a> |= <a class="local col1 ref" href="#1301Masks" title='Masks' data-ref="1301Masks">Masks</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#1308Desc" title='Desc' data-ref="1308Desc">Desc</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc::SubUnitsIdxBegin" title='llvm::MCProcResourceDesc::SubUnitsIdxBegin' data-ref="llvm::MCProcResourceDesc::SubUnitsIdxBegin">SubUnitsIdxBegin</a>[<a class="local col9 ref" href="#1309U" title='U' data-ref="1309U">U</a>]]</a>;</td></tr>
<tr><th id="3966">3966</th><td>    <a class="local col2 ref" href="#1302ProcResourceID" title='ProcResourceID' data-ref="1302ProcResourceID">ProcResourceID</a>++;</td></tr>
<tr><th id="3967">3967</th><td>  }</td></tr>
<tr><th id="3968">3968</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { dbgs() &lt;&lt; &quot;ProcResourceDesc:\n&quot;; for (unsigned I = 1, E = SM.getNumProcResourceKinds(); I &lt; E; ++I) { const MCProcResourceDesc *ProcResource = SM.getProcResource(I); dbgs() &lt;&lt; format(&quot; %16s(%2d): Mask: 0x%08x, NumUnits:%2d\n&quot;, ProcResource-&gt;Name, I, Masks[I], ProcResource-&gt;NumUnits); } dbgs() &lt;&lt; &quot; -----------------\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="3969">3969</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ProcResourceDesc:\n"</q>;</td></tr>
<tr><th id="3970">3970</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="1310I" title='I' data-type='unsigned int' data-ref="1310I">I</dfn> = <var>1</var>, <dfn class="local col1 decl" id="1311E" title='E' data-type='unsigned int' data-ref="1311E">E</dfn> = <a class="local col0 ref" href="#1300SM" title='SM' data-ref="1300SM">SM</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel23getNumProcResourceKindsEv" title='llvm::MCSchedModel::getNumProcResourceKinds' data-ref="_ZNK4llvm12MCSchedModel23getNumProcResourceKindsEv">getNumProcResourceKinds</a>(); <a class="local col0 ref" href="#3968" title='I' data-ref="1310I">I</a> &lt; <a class="local col1 ref" href="#3968" title='E' data-ref="1311E">E</a>; ++<a class="local col0 ref" href="#3968" title='I' data-ref="1310I">I</a>) {</td></tr>
<tr><th id="3971">3971</th><td>      <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc" title='llvm::MCProcResourceDesc' data-ref="llvm::MCProcResourceDesc">MCProcResourceDesc</a> *<dfn class="local col2 decl" id="1312ProcResource" title='ProcResource' data-type='const llvm::MCProcResourceDesc *' data-ref="1312ProcResource">ProcResource</dfn> = <a class="local col0 ref" href="#1300SM" title='SM' data-ref="1300SM">SM</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel15getProcResourceEj" title='llvm::MCSchedModel::getProcResource' data-ref="_ZNK4llvm12MCSchedModel15getProcResourceEj">getProcResource</a>(<a class="local col0 ref" href="#3968" title='I' data-ref="1310I">I</a>);</td></tr>
<tr><th id="3972">3972</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/Support/Format.h.html#_ZN4llvm6formatEPKcDpRKT_" title='llvm::format' data-ref="_ZN4llvm6formatEPKcDpRKT_">format</a>(<q>" %16s(%2d): Mask: 0x%08x, NumUnits:%2d\n"</q>,</td></tr>
<tr><th id="3973">3973</th><td>                       <a class="local col2 ref" href="#3968" title='ProcResource' data-ref="1312ProcResource">ProcResource</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc::Name" title='llvm::MCProcResourceDesc::Name' data-ref="llvm::MCProcResourceDesc::Name">Name</a>, <a class="local col0 ref" href="#3968" title='I' data-ref="1310I">I</a>, <a class="local col1 ref" href="#1301Masks" title='Masks' data-ref="1301Masks">Masks</a>[<a class="local col0 ref" href="#3968" title='I' data-ref="1310I">I</a>], <a class="local col2 ref" href="#3968" title='ProcResource' data-ref="1312ProcResource">ProcResource</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc::NumUnits" title='llvm::MCProcResourceDesc::NumUnits' data-ref="llvm::MCProcResourceDesc::NumUnits">NumUnits</a>);</td></tr>
<tr><th id="3974">3974</th><td>    }</td></tr>
<tr><th id="3975">3975</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -----------------\n"</q>;</td></tr>
<tr><th id="3976">3976</th><td>  });</td></tr>
<tr><th id="3977">3977</th><td>}</td></tr>
<tr><th id="3978">3978</th><td></td></tr>
<tr><th id="3979">3979</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager" title='llvm::ResourceManager' data-ref="llvm::ResourceManager">ResourceManager</a>::<dfn class="decl def" id="_ZNK4llvm15ResourceManager19canReserveResourcesEPKNS_11MCInstrDescE" title='llvm::ResourceManager::canReserveResources' data-ref="_ZNK4llvm15ResourceManager19canReserveResourcesEPKNS_11MCInstrDescE">canReserveResources</dfn>(<em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> *<dfn class="local col3 decl" id="1313MID" title='MID' data-type='const llvm::MCInstrDesc *' data-ref="1313MID">MID</dfn>) <em>const</em> {</td></tr>
<tr><th id="3980">3980</th><td></td></tr>
<tr><th id="3981">3981</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { dbgs() &lt;&lt; &quot;canReserveResources:\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({ <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"canReserveResources:\n"</q>; });</td></tr>
<tr><th id="3982">3982</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager::UseDFA" title='llvm::ResourceManager::UseDFA' data-ref="llvm::ResourceManager::UseDFA">UseDFA</a>)</td></tr>
<tr><th id="3983">3983</th><td>    <b>return</b> <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager::DFAResources" title='llvm::ResourceManager::DFAResources' data-ref="llvm::ResourceManager::DFAResources">DFAResources</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer19canReserveResourcesEPKNS_11MCInstrDescE" title='llvm::DFAPacketizer::canReserveResources' data-ref="_ZN4llvm13DFAPacketizer19canReserveResourcesEPKNS_11MCInstrDescE">canReserveResources</a>(<a class="local col3 ref" href="#1313MID" title='MID' data-ref="1313MID">MID</a>);</td></tr>
<tr><th id="3984">3984</th><td></td></tr>
<tr><th id="3985">3985</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1314InsnClass" title='InsnClass' data-type='unsigned int' data-ref="1314InsnClass">InsnClass</dfn> = <a class="local col3 ref" href="#1313MID" title='MID' data-ref="1313MID">MID</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="3986">3986</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="local col5 decl" id="1315SCDesc" title='SCDesc' data-type='const llvm::MCSchedClassDesc *' data-ref="1315SCDesc">SCDesc</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager::SM" title='llvm::ResourceManager::SM' data-ref="llvm::ResourceManager::SM">SM</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel17getSchedClassDescEj" title='llvm::MCSchedModel::getSchedClassDesc' data-ref="_ZNK4llvm12MCSchedModel17getSchedClassDescEj">getSchedClassDesc</a>(<a class="local col4 ref" href="#1314InsnClass" title='InsnClass' data-ref="1314InsnClass">InsnClass</a>);</td></tr>
<tr><th id="3987">3987</th><td>  <b>if</b> (!<a class="local col5 ref" href="#1315SCDesc" title='SCDesc' data-ref="1315SCDesc">SCDesc</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm16MCSchedClassDesc7isValidEv" title='llvm::MCSchedClassDesc::isValid' data-ref="_ZNK4llvm16MCSchedClassDesc7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="3988">3988</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { dbgs() &lt;&lt; &quot;No valid Schedule Class Desc for schedClass!\n&quot;; dbgs() &lt;&lt; &quot;isPseduo:&quot; &lt;&lt; MID-&gt;isPseudo() &lt;&lt; &quot;\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="3989">3989</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"No valid Schedule Class Desc for schedClass!\n"</q>;</td></tr>
<tr><th id="3990">3990</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"isPseduo:"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col3 ref" href="#1313MID" title='MID' data-ref="1313MID">MID</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8isPseudoEv" title='llvm::MCInstrDesc::isPseudo' data-ref="_ZNK4llvm11MCInstrDesc8isPseudoEv">isPseudo</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="3991">3991</th><td>    });</td></tr>
<tr><th id="3992">3992</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3993">3993</th><td>  }</td></tr>
<tr><th id="3994">3994</th><td></td></tr>
<tr><th id="3995">3995</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry" title='llvm::MCWriteProcResEntry' data-ref="llvm::MCWriteProcResEntry">MCWriteProcResEntry</a> *<dfn class="local col6 decl" id="1316I" title='I' data-type='const llvm::MCWriteProcResEntry *' data-ref="1316I">I</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager::STI" title='llvm::ResourceManager::STI' data-ref="llvm::ResourceManager::STI">STI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo20getWriteProcResBeginEPKNS_16MCSchedClassDescE" title='llvm::MCSubtargetInfo::getWriteProcResBegin' data-ref="_ZNK4llvm15MCSubtargetInfo20getWriteProcResBeginEPKNS_16MCSchedClassDescE">getWriteProcResBegin</a>(<a class="local col5 ref" href="#1315SCDesc" title='SCDesc' data-ref="1315SCDesc">SCDesc</a>);</td></tr>
<tr><th id="3996">3996</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry" title='llvm::MCWriteProcResEntry' data-ref="llvm::MCWriteProcResEntry">MCWriteProcResEntry</a> *<dfn class="local col7 decl" id="1317E" title='E' data-type='const llvm::MCWriteProcResEntry *' data-ref="1317E">E</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager::STI" title='llvm::ResourceManager::STI' data-ref="llvm::ResourceManager::STI">STI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo18getWriteProcResEndEPKNS_16MCSchedClassDescE" title='llvm::MCSubtargetInfo::getWriteProcResEnd' data-ref="_ZNK4llvm15MCSubtargetInfo18getWriteProcResEndEPKNS_16MCSchedClassDescE">getWriteProcResEnd</a>(<a class="local col5 ref" href="#1315SCDesc" title='SCDesc' data-ref="1315SCDesc">SCDesc</a>);</td></tr>
<tr><th id="3997">3997</th><td>  <b>for</b> (; <a class="local col6 ref" href="#1316I" title='I' data-ref="1316I">I</a> != <a class="local col7 ref" href="#1317E" title='E' data-ref="1317E">E</a>; ++<a class="local col6 ref" href="#1316I" title='I' data-ref="1316I">I</a>) {</td></tr>
<tr><th id="3998">3998</th><td>    <b>if</b> (!<a class="local col6 ref" href="#1316I" title='I' data-ref="1316I">I</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::Cycles" title='llvm::MCWriteProcResEntry::Cycles' data-ref="llvm::MCWriteProcResEntry::Cycles">Cycles</a>)</td></tr>
<tr><th id="3999">3999</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4000">4000</th><td>    <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc" title='llvm::MCProcResourceDesc' data-ref="llvm::MCProcResourceDesc">MCProcResourceDesc</a> *<dfn class="local col8 decl" id="1318ProcResource" title='ProcResource' data-type='const llvm::MCProcResourceDesc *' data-ref="1318ProcResource">ProcResource</dfn> =</td></tr>
<tr><th id="4001">4001</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager::SM" title='llvm::ResourceManager::SM' data-ref="llvm::ResourceManager::SM">SM</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel15getProcResourceEj" title='llvm::MCSchedModel::getProcResource' data-ref="_ZNK4llvm12MCSchedModel15getProcResourceEj">getProcResource</a>(<a class="local col6 ref" href="#1316I" title='I' data-ref="1316I">I</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a>);</td></tr>
<tr><th id="4002">4002</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="1319NumUnits" title='NumUnits' data-type='unsigned int' data-ref="1319NumUnits">NumUnits</dfn> = <a class="local col8 ref" href="#1318ProcResource" title='ProcResource' data-ref="1318ProcResource">ProcResource</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc::NumUnits" title='llvm::MCProcResourceDesc::NumUnits' data-ref="llvm::MCProcResourceDesc::NumUnits">NumUnits</a>;</td></tr>
<tr><th id="4003">4003</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { dbgs() &lt;&lt; format(&quot; %16s(%2d): Count: %2d, NumUnits:%2d, Cycles:%2d\n&quot;, ProcResource-&gt;Name, I-&gt;ProcResourceIdx, ProcResourceCount[I-&gt;ProcResourceIdx], NumUnits, I-&gt;Cycles); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="4004">4004</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/Support/Format.h.html#_ZN4llvm6formatEPKcDpRKT_" title='llvm::format' data-ref="_ZN4llvm6formatEPKcDpRKT_">format</a>(<q>" %16s(%2d): Count: %2d, NumUnits:%2d, Cycles:%2d\n"</q>,</td></tr>
<tr><th id="4005">4005</th><td>                       <a class="local col8 ref" href="#1318ProcResource" title='ProcResource' data-ref="1318ProcResource">ProcResource</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc::Name" title='llvm::MCProcResourceDesc::Name' data-ref="llvm::MCProcResourceDesc::Name">Name</a>, <a class="local col6 ref" href="#1316I" title='I' data-ref="1316I">I</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a>,</td></tr>
<tr><th id="4006">4006</th><td>                       <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager::ProcResourceCount" title='llvm::ResourceManager::ProcResourceCount' data-ref="llvm::ResourceManager::ProcResourceCount">ProcResourceCount</a>[<a class="local col6 ref" href="#1316I" title='I' data-ref="1316I">I</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a>], <a class="local col9 ref" href="#1319NumUnits" title='NumUnits' data-ref="1319NumUnits">NumUnits</a>,</td></tr>
<tr><th id="4007">4007</th><td>                       <a class="local col6 ref" href="#1316I" title='I' data-ref="1316I">I</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::Cycles" title='llvm::MCWriteProcResEntry::Cycles' data-ref="llvm::MCWriteProcResEntry::Cycles">Cycles</a>);</td></tr>
<tr><th id="4008">4008</th><td>    });</td></tr>
<tr><th id="4009">4009</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager::ProcResourceCount" title='llvm::ResourceManager::ProcResourceCount' data-ref="llvm::ResourceManager::ProcResourceCount">ProcResourceCount</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#1316I" title='I' data-ref="1316I">I</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a>]</a> &gt;= <a class="local col9 ref" href="#1319NumUnits" title='NumUnits' data-ref="1319NumUnits">NumUnits</a>)</td></tr>
<tr><th id="4010">4010</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4011">4011</th><td>  }</td></tr>
<tr><th id="4012">4012</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { dbgs() &lt;&lt; &quot;return true\n\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"return true\n\n"</q>;);</td></tr>
<tr><th id="4013">4013</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4014">4014</th><td>}</td></tr>
<tr><th id="4015">4015</th><td></td></tr>
<tr><th id="4016">4016</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager" title='llvm::ResourceManager' data-ref="llvm::ResourceManager">ResourceManager</a>::<dfn class="decl def" id="_ZN4llvm15ResourceManager16reserveResourcesEPKNS_11MCInstrDescE" title='llvm::ResourceManager::reserveResources' data-ref="_ZN4llvm15ResourceManager16reserveResourcesEPKNS_11MCInstrDescE">reserveResources</dfn>(<em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> *<dfn class="local col0 decl" id="1320MID" title='MID' data-type='const llvm::MCInstrDesc *' data-ref="1320MID">MID</dfn>) {</td></tr>
<tr><th id="4017">4017</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { dbgs() &lt;&lt; &quot;reserveResources:\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({ <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"reserveResources:\n"</q>; });</td></tr>
<tr><th id="4018">4018</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager::UseDFA" title='llvm::ResourceManager::UseDFA' data-ref="llvm::ResourceManager::UseDFA">UseDFA</a>)</td></tr>
<tr><th id="4019">4019</th><td>    <b>return</b> <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager::DFAResources" title='llvm::ResourceManager::DFAResources' data-ref="llvm::ResourceManager::DFAResources">DFAResources</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer16reserveResourcesEPKNS_11MCInstrDescE" title='llvm::DFAPacketizer::reserveResources' data-ref="_ZN4llvm13DFAPacketizer16reserveResourcesEPKNS_11MCInstrDescE">reserveResources</a>(<a class="local col0 ref" href="#1320MID" title='MID' data-ref="1320MID">MID</a>);</td></tr>
<tr><th id="4020">4020</th><td></td></tr>
<tr><th id="4021">4021</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1321InsnClass" title='InsnClass' data-type='unsigned int' data-ref="1321InsnClass">InsnClass</dfn> = <a class="local col0 ref" href="#1320MID" title='MID' data-ref="1320MID">MID</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="4022">4022</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="local col2 decl" id="1322SCDesc" title='SCDesc' data-type='const llvm::MCSchedClassDesc *' data-ref="1322SCDesc">SCDesc</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager::SM" title='llvm::ResourceManager::SM' data-ref="llvm::ResourceManager::SM">SM</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel17getSchedClassDescEj" title='llvm::MCSchedModel::getSchedClassDesc' data-ref="_ZNK4llvm12MCSchedModel17getSchedClassDescEj">getSchedClassDesc</a>(<a class="local col1 ref" href="#1321InsnClass" title='InsnClass' data-ref="1321InsnClass">InsnClass</a>);</td></tr>
<tr><th id="4023">4023</th><td>  <b>if</b> (!<a class="local col2 ref" href="#1322SCDesc" title='SCDesc' data-ref="1322SCDesc">SCDesc</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm16MCSchedClassDesc7isValidEv" title='llvm::MCSchedClassDesc::isValid' data-ref="_ZNK4llvm16MCSchedClassDesc7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="4024">4024</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { dbgs() &lt;&lt; &quot;No valid Schedule Class Desc for schedClass!\n&quot;; dbgs() &lt;&lt; &quot;isPseduo:&quot; &lt;&lt; MID-&gt;isPseudo() &lt;&lt; &quot;\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="4025">4025</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"No valid Schedule Class Desc for schedClass!\n"</q>;</td></tr>
<tr><th id="4026">4026</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"isPseduo:"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col0 ref" href="#1320MID" title='MID' data-ref="1320MID">MID</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8isPseudoEv" title='llvm::MCInstrDesc::isPseudo' data-ref="_ZNK4llvm11MCInstrDesc8isPseudoEv">isPseudo</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="4027">4027</th><td>    });</td></tr>
<tr><th id="4028">4028</th><td>    <b>return</b>;</td></tr>
<tr><th id="4029">4029</th><td>  }</td></tr>
<tr><th id="4030">4030</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry" title='llvm::MCWriteProcResEntry' data-ref="llvm::MCWriteProcResEntry">MCWriteProcResEntry</a> &amp;<dfn class="local col3 decl" id="1323PRE" title='PRE' data-type='const llvm::MCWriteProcResEntry &amp;' data-ref="1323PRE">PRE</dfn> :</td></tr>
<tr><th id="4031">4031</th><td>       <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager::STI" title='llvm::ResourceManager::STI' data-ref="llvm::ResourceManager::STI">STI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo20getWriteProcResBeginEPKNS_16MCSchedClassDescE" title='llvm::MCSubtargetInfo::getWriteProcResBegin' data-ref="_ZNK4llvm15MCSubtargetInfo20getWriteProcResBeginEPKNS_16MCSchedClassDescE">getWriteProcResBegin</a>(<a class="local col2 ref" href="#1322SCDesc" title='SCDesc' data-ref="1322SCDesc">SCDesc</a>),</td></tr>
<tr><th id="4032">4032</th><td>                  <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager::STI" title='llvm::ResourceManager::STI' data-ref="llvm::ResourceManager::STI">STI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo18getWriteProcResEndEPKNS_16MCSchedClassDescE" title='llvm::MCSubtargetInfo::getWriteProcResEnd' data-ref="_ZNK4llvm15MCSubtargetInfo18getWriteProcResEndEPKNS_16MCSchedClassDescE">getWriteProcResEnd</a>(<a class="local col2 ref" href="#1322SCDesc" title='SCDesc' data-ref="1322SCDesc">SCDesc</a>))) {</td></tr>
<tr><th id="4033">4033</th><td>    <b>if</b> (!<a class="local col3 ref" href="#1323PRE" title='PRE' data-ref="1323PRE">PRE</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::Cycles" title='llvm::MCWriteProcResEntry::Cycles' data-ref="llvm::MCWriteProcResEntry::Cycles">Cycles</a>)</td></tr>
<tr><th id="4034">4034</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4035">4035</th><td>    ++<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager::ProcResourceCount" title='llvm::ResourceManager::ProcResourceCount' data-ref="llvm::ResourceManager::ProcResourceCount">ProcResourceCount</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#1323PRE" title='PRE' data-ref="1323PRE">PRE</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a>]</a>;</td></tr>
<tr><th id="4036">4036</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { const MCProcResourceDesc *ProcResource = SM.getProcResource(PRE.ProcResourceIdx); dbgs() &lt;&lt; format(&quot; %16s(%2d): Count: %2d, NumUnits:%2d, Cycles:%2d\n&quot;, ProcResource-&gt;Name, PRE.ProcResourceIdx, ProcResourceCount[PRE.ProcResourceIdx], ProcResource-&gt;NumUnits, PRE.Cycles); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="4037">4037</th><td>      <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc" title='llvm::MCProcResourceDesc' data-ref="llvm::MCProcResourceDesc">MCProcResourceDesc</a> *<dfn class="local col4 decl" id="1324ProcResource" title='ProcResource' data-type='const llvm::MCProcResourceDesc *' data-ref="1324ProcResource">ProcResource</dfn> =</td></tr>
<tr><th id="4038">4038</th><td>          <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager::SM" title='llvm::ResourceManager::SM' data-ref="llvm::ResourceManager::SM">SM</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel15getProcResourceEj" title='llvm::MCSchedModel::getProcResource' data-ref="_ZNK4llvm12MCSchedModel15getProcResourceEj">getProcResource</a>(<a class="local col3 ref" href="#1323PRE" title='PRE' data-ref="1323PRE">PRE</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a>);</td></tr>
<tr><th id="4039">4039</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/Support/Format.h.html#_ZN4llvm6formatEPKcDpRKT_" title='llvm::format' data-ref="_ZN4llvm6formatEPKcDpRKT_">format</a>(<q>" %16s(%2d): Count: %2d, NumUnits:%2d, Cycles:%2d\n"</q>,</td></tr>
<tr><th id="4040">4040</th><td>                       <a class="local col4 ref" href="#4036" title='ProcResource' data-ref="1324ProcResource">ProcResource</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc::Name" title='llvm::MCProcResourceDesc::Name' data-ref="llvm::MCProcResourceDesc::Name">Name</a>, <a class="local col3 ref" href="#1323PRE" title='PRE' data-ref="1323PRE">PRE</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a>,</td></tr>
<tr><th id="4041">4041</th><td>                       <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager::ProcResourceCount" title='llvm::ResourceManager::ProcResourceCount' data-ref="llvm::ResourceManager::ProcResourceCount">ProcResourceCount</a>[<a class="local col3 ref" href="#1323PRE" title='PRE' data-ref="1323PRE">PRE</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a>],</td></tr>
<tr><th id="4042">4042</th><td>                       <a class="local col4 ref" href="#4036" title='ProcResource' data-ref="1324ProcResource">ProcResource</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc::NumUnits" title='llvm::MCProcResourceDesc::NumUnits' data-ref="llvm::MCProcResourceDesc::NumUnits">NumUnits</a>, <a class="local col3 ref" href="#1323PRE" title='PRE' data-ref="1323PRE">PRE</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::Cycles" title='llvm::MCWriteProcResEntry::Cycles' data-ref="llvm::MCWriteProcResEntry::Cycles">Cycles</a>);</td></tr>
<tr><th id="4043">4043</th><td>    });</td></tr>
<tr><th id="4044">4044</th><td>  }</td></tr>
<tr><th id="4045">4045</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pipeliner&quot;)) { { dbgs() &lt;&lt; &quot;reserveResources: done!\n\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({ <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"reserveResources: done!\n\n"</q>; });</td></tr>
<tr><th id="4046">4046</th><td>}</td></tr>
<tr><th id="4047">4047</th><td></td></tr>
<tr><th id="4048">4048</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager" title='llvm::ResourceManager' data-ref="llvm::ResourceManager">ResourceManager</a>::<dfn class="decl def" id="_ZNK4llvm15ResourceManager19canReserveResourcesERKNS_12MachineInstrE" title='llvm::ResourceManager::canReserveResources' data-ref="_ZNK4llvm15ResourceManager19canReserveResourcesERKNS_12MachineInstrE">canReserveResources</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1325MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1325MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4049">4049</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm15ResourceManager19canReserveResourcesEPKNS_11MCInstrDescE" title='llvm::ResourceManager::canReserveResources' data-ref="_ZNK4llvm15ResourceManager19canReserveResourcesEPKNS_11MCInstrDescE">canReserveResources</a>(&amp;<a class="local col5 ref" href="#1325MI" title='MI' data-ref="1325MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>());</td></tr>
<tr><th id="4050">4050</th><td>}</td></tr>
<tr><th id="4051">4051</th><td></td></tr>
<tr><th id="4052">4052</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager" title='llvm::ResourceManager' data-ref="llvm::ResourceManager">ResourceManager</a>::<dfn class="decl def" id="_ZN4llvm15ResourceManager16reserveResourcesERKNS_12MachineInstrE" title='llvm::ResourceManager::reserveResources' data-ref="_ZN4llvm15ResourceManager16reserveResourcesERKNS_12MachineInstrE">reserveResources</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1326MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1326MI">MI</dfn>) {</td></tr>
<tr><th id="4053">4053</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm15ResourceManager16reserveResourcesEPKNS_11MCInstrDescE" title='llvm::ResourceManager::reserveResources' data-ref="_ZN4llvm15ResourceManager16reserveResourcesEPKNS_11MCInstrDescE">reserveResources</a>(&amp;<a class="local col6 ref" href="#1326MI" title='MI' data-ref="1326MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>());</td></tr>
<tr><th id="4054">4054</th><td>}</td></tr>
<tr><th id="4055">4055</th><td></td></tr>
<tr><th id="4056">4056</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager" title='llvm::ResourceManager' data-ref="llvm::ResourceManager">ResourceManager</a>::<dfn class="decl def" id="_ZN4llvm15ResourceManager14clearResourcesEv" title='llvm::ResourceManager::clearResources' data-ref="_ZN4llvm15ResourceManager14clearResourcesEv">clearResources</dfn>() {</td></tr>
<tr><th id="4057">4057</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager::UseDFA" title='llvm::ResourceManager::UseDFA' data-ref="llvm::ResourceManager::UseDFA">UseDFA</a>)</td></tr>
<tr><th id="4058">4058</th><td>    <b>return</b> <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager::DFAResources" title='llvm::ResourceManager::DFAResources' data-ref="llvm::ResourceManager::DFAResources">DFAResources</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer14clearResourcesEv" title='llvm::DFAPacketizer::clearResources' data-ref="_ZN4llvm13DFAPacketizer14clearResourcesEv">clearResources</a>();</td></tr>
<tr><th id="4059">4059</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt4fillT_S_RKT0_" title='std::fill' data-ref="_ZSt4fillT_S_RKT0_">fill</a>(<a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager::ProcResourceCount" title='llvm::ResourceManager::ProcResourceCount' data-ref="llvm::ResourceManager::ProcResourceCount">ProcResourceCount</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="member" href="../../include/llvm/CodeGen/MachinePipeliner.h.html#llvm::ResourceManager::ProcResourceCount" title='llvm::ResourceManager::ProcResourceCount' data-ref="llvm::ResourceManager::ProcResourceCount">ProcResourceCount</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(), <var>0</var>);</td></tr>
<tr><th id="4060">4060</th><td>}</td></tr>
<tr><th id="4061">4061</th><td></td></tr>
<tr><th id="4062">4062</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
