`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  4 2025 00:50:23 CST (Jun  3 2025 16:50:23 UTC)

module dut_Equal_7Ux7U_1U_4(in2, in1, out1);
  input [6:0] in2, in1;
  output out1;
  wire [6:0] in2, in1;
  wire out1;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  NOR4X1 g76(.A (n_6), .B (n_0), .C (n_3), .D (n_7), .Y (out1));
  NAND4XL g77(.A (n_5), .B (n_2), .C (n_4), .D (n_1), .Y (n_7));
  XOR2XL g82(.A (in2[3]), .B (in1[3]), .Y (n_6));
  XNOR2X1 g83(.A (in2[0]), .B (in1[0]), .Y (n_5));
  XNOR2X1 g78(.A (in2[6]), .B (in1[6]), .Y (n_4));
  XOR2XL g81(.A (in2[1]), .B (in1[1]), .Y (n_3));
  XNOR2X1 g84(.A (in2[4]), .B (in1[4]), .Y (n_2));
  XNOR2X1 g80(.A (in2[5]), .B (in1[5]), .Y (n_1));
  XOR2XL g79(.A (in2[2]), .B (in1[2]), .Y (n_0));
endmodule


