/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sub_ubus.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 9:50p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:05:50 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_sub_ubus.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 9:50p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_SUB_UBUS_H__
#define BCHP_SUB_UBUS_H__

/***************************************************************************
 *SUB_UBUS - BNM UBUS Control Registers
 ***************************************************************************/
#define BCHP_SUB_UBUS_STATUS                     0x04880000 /* MBDMA Status */
#define BCHP_SUB_UBUS_TOKENCACHECTL              0x04880004 /* Token Allocation and Free Cache Control */
#define BCHP_SUB_UBUS_TOKENADDRESS               0x04880008 /* Free Pool Manager Token allocation/free address */
#define BCHP_SUB_UBUS_GLOBALCTL                  0x0488000c /* LAN MsgID and token allocation limit */
#define BCHP_SUB_UBUS_BUFFERBASE                 0x04880010 /* Free pool buffer base address */
#define BCHP_SUB_UBUS_BUFFERSIZE                 0x04880014 /* Free pool buffer size */
#define BCHP_SUB_UBUS_RXCHANERR                  0x04880018 /* Rxdma channel error indicators */
#define BCHP_SUB_UBUS_RXCHANERRMASK              0x0488001c /* Interrupt mask for rxdma channel error */
#define BCHP_SUB_UBUS_BACKPRESSCTL               0x04880020 /* Token allocation low and not low thresholds */
#define BCHP_SUB_UBUS_DIAGOUT                    0x04880024 /* Current diag output value */
#define BCHP_SUB_UBUS_DIAGCOMPARE                0x04880028 /* Compare value for Diag interrupt */
#define BCHP_SUB_UBUS_DIAGMASK                   0x0488002c /* Diag compare mask for Diag interrupt */
#define BCHP_SUB_UBUS_CAPTURESTATUS              0x04880030 /* Capture status flags for ubus capture trigger */
#define BCHP_SUB_UBUS_CAPTUREMASK                0x04880034 /* Capture mask for ubus capture trigger */
#define BCHP_SUB_UBUS_CHANCONTROL_00             0x04880040 /* Channel 0 Rx control */
#define BCHP_SUB_UBUS_LANMSGADDRESS0             0x04880044 /* Target for LAN RX message for channel 0 */
#define BCHP_SUB_UBUS_CHANCONTROL_01             0x04880060 /* Channel 1 Tx control */
#define BCHP_SUB_UBUS_LANMSGADDRESS1             0x04880064 /* Target address for TX STATUS message for channel 1 */
#define BCHP_SUB_UBUS_CHANCONTROL2_01            0x04880068 /* Channel 1 Tx control register 2 */
#define BCHP_SUB_UBUS_TO_BNM_MAILBOX_0           0x0488006c /* Mailbox to BNM 0 */
#define BCHP_SUB_UBUS_TO_BNM_MAILBOX_1           0x04880070 /* Mailbox to BNM 1 */
#define BCHP_SUB_UBUS_TO_BNM_MAILBOX_2           0x04880074 /* Mailbox to BNM 2 */
#define BCHP_SUB_UBUS_TO_BNM_MAILBOX_3           0x04880078 /* Mailbox to BNM 3 */
#define BCHP_SUB_UBUS_FRM_BNM_MAILBOX_0          0x0488007c /* Mailbox from BNM 0 */
#define BCHP_SUB_UBUS_FRM_BNM_MAILBOX_1          0x04880080 /* Mailbox from BNM 1 */
#define BCHP_SUB_UBUS_FRM_BNM_MAILBOX_2          0x04880084 /* Mailbox from BNM 2 */
#define BCHP_SUB_UBUS_FRM_BNM_MAILBOX_3          0x04880088 /* Mailbox from BNM 3 */
#define BCHP_SUB_UBUS_BRIDGE_CONTROL             0x0488008c /* Bridge Control */
#define BCHP_SUB_UBUS_DMA_CONTROL                0x04880090 /* DMA Control */
#define BCHP_SUB_UBUS_UBUS_DEV_TIMEOUT0          0x04880094 /* UBUS Device Timeout 0 */
#define BCHP_SUB_UBUS_UBUS_DEV_TIMEOUT1          0x04880098 /* UBUS Device Timeout 1 */
#define BCHP_SUB_UBUS_UBUS_TOT_TOKENS            0x0488009c /* Total Tokens Passed */
#define BCHP_SUB_UBUS_UBUS_TOT_MSD_TOKENS        0x048800a0 /* Total Tokens Dropped */
#define BCHP_SUB_UBUS_LANTXMSGFIFO01             0x04880500 /* LAN TX message FIFO for channel 01 */
#define BCHP_SUB_UBUS_LANTXMSGFIFO02             0x04880508 /* LAN TX message FIFO for channel 02 */

/***************************************************************************
 *STATUS - MBDMA Status
 ***************************************************************************/
/* SUB_UBUS :: STATUS :: GBL_INTR_MASK [31:31] */
#define BCHP_SUB_UBUS_STATUS_GBL_INTR_MASK_MASK                    0x80000000
#define BCHP_SUB_UBUS_STATUS_GBL_INTR_MASK_SHIFT                   31

/* SUB_UBUS :: STATUS :: INTR_MASK [30:16] */
#define BCHP_SUB_UBUS_STATUS_INTR_MASK_MASK                        0x7fff0000
#define BCHP_SUB_UBUS_STATUS_INTR_MASK_SHIFT                       16

/* SUB_UBUS :: STATUS :: reserved0 [15:15] */
#define BCHP_SUB_UBUS_STATUS_reserved0_MASK                        0x00008000
#define BCHP_SUB_UBUS_STATUS_reserved0_SHIFT                       15

/* SUB_UBUS :: STATUS :: TX_MSG_ERROR [14:14] */
#define BCHP_SUB_UBUS_STATUS_TX_MSG_ERROR_MASK                     0x00004000
#define BCHP_SUB_UBUS_STATUS_TX_MSG_ERROR_SHIFT                    14

/* SUB_UBUS :: STATUS :: MBX_TO_BNM_INTR [13:10] */
#define BCHP_SUB_UBUS_STATUS_MBX_TO_BNM_INTR_MASK                  0x00003c00
#define BCHP_SUB_UBUS_STATUS_MBX_TO_BNM_INTR_SHIFT                 10

/* SUB_UBUS :: STATUS :: TX_MSGQ_OVERFLOW [09:09] */
#define BCHP_SUB_UBUS_STATUS_TX_MSGQ_OVERFLOW_MASK                 0x00000200
#define BCHP_SUB_UBUS_STATUS_TX_MSGQ_OVERFLOW_SHIFT                9

/* SUB_UBUS :: STATUS :: INVALID_TX_MSG_INTR [08:08] */
#define BCHP_SUB_UBUS_STATUS_INVALID_TX_MSG_INTR_MASK              0x00000100
#define BCHP_SUB_UBUS_STATUS_INVALID_TX_MSG_INTR_SHIFT             8

/* SUB_UBUS :: STATUS :: DIAG_INTR [07:07] */
#define BCHP_SUB_UBUS_STATUS_DIAG_INTR_MASK                        0x00000080
#define BCHP_SUB_UBUS_STATUS_DIAG_INTR_SHIFT                       7

/* SUB_UBUS :: STATUS :: UBUS_ERROR [06:06] */
#define BCHP_SUB_UBUS_STATUS_UBUS_ERROR_MASK                       0x00000040
#define BCHP_SUB_UBUS_STATUS_UBUS_ERROR_SHIFT                      6

/* SUB_UBUS :: STATUS :: TOKEN_RD_ERROR [05:05] */
#define BCHP_SUB_UBUS_STATUS_TOKEN_RD_ERROR_MASK                   0x00000020
#define BCHP_SUB_UBUS_STATUS_TOKEN_RD_ERROR_SHIFT                  5

/* SUB_UBUS :: STATUS :: INVALID_TOKEN [04:04] */
#define BCHP_SUB_UBUS_STATUS_INVALID_TOKEN_MASK                    0x00000010
#define BCHP_SUB_UBUS_STATUS_INVALID_TOKEN_SHIFT                   4

/* SUB_UBUS :: STATUS :: ALLOC_FIFO_EMPTY [03:03] */
#define BCHP_SUB_UBUS_STATUS_ALLOC_FIFO_EMPTY_MASK                 0x00000008
#define BCHP_SUB_UBUS_STATUS_ALLOC_FIFO_EMPTY_SHIFT                3

/* SUB_UBUS :: STATUS :: ALLOC_FIFO_FULL [02:02] */
#define BCHP_SUB_UBUS_STATUS_ALLOC_FIFO_FULL_MASK                  0x00000004
#define BCHP_SUB_UBUS_STATUS_ALLOC_FIFO_FULL_SHIFT                 2

/* SUB_UBUS :: STATUS :: FREE_FIFO_EMPTY [01:01] */
#define BCHP_SUB_UBUS_STATUS_FREE_FIFO_EMPTY_MASK                  0x00000002
#define BCHP_SUB_UBUS_STATUS_FREE_FIFO_EMPTY_SHIFT                 1

/* SUB_UBUS :: STATUS :: FREE_FIFO_FULL [00:00] */
#define BCHP_SUB_UBUS_STATUS_FREE_FIFO_FULL_MASK                   0x00000001
#define BCHP_SUB_UBUS_STATUS_FREE_FIFO_FULL_SHIFT                  0

/***************************************************************************
 *TOKENCACHECTL - Token Allocation and Free Cache Control
 ***************************************************************************/
/* SUB_UBUS :: TOKENCACHECTL :: ALLOC_ENABLE [31:31] */
#define BCHP_SUB_UBUS_TOKENCACHECTL_ALLOC_ENABLE_MASK              0x80000000
#define BCHP_SUB_UBUS_TOKENCACHECTL_ALLOC_ENABLE_SHIFT             31

/* SUB_UBUS :: TOKENCACHECTL :: reserved0 [30:29] */
#define BCHP_SUB_UBUS_TOKENCACHECTL_reserved0_MASK                 0x60000000
#define BCHP_SUB_UBUS_TOKENCACHECTL_reserved0_SHIFT                29

/* SUB_UBUS :: TOKENCACHECTL :: ALLOC_MAX_BURST [28:24] */
#define BCHP_SUB_UBUS_TOKENCACHECTL_ALLOC_MAX_BURST_MASK           0x1f000000
#define BCHP_SUB_UBUS_TOKENCACHECTL_ALLOC_MAX_BURST_SHIFT          24

/* SUB_UBUS :: TOKENCACHECTL :: ALLOC_THRESH [23:16] */
#define BCHP_SUB_UBUS_TOKENCACHECTL_ALLOC_THRESH_MASK              0x00ff0000
#define BCHP_SUB_UBUS_TOKENCACHECTL_ALLOC_THRESH_SHIFT             16

/* SUB_UBUS :: TOKENCACHECTL :: FREE_ENABLE [15:15] */
#define BCHP_SUB_UBUS_TOKENCACHECTL_FREE_ENABLE_MASK               0x00008000
#define BCHP_SUB_UBUS_TOKENCACHECTL_FREE_ENABLE_SHIFT              15

/* SUB_UBUS :: TOKENCACHECTL :: reserved1 [14:13] */
#define BCHP_SUB_UBUS_TOKENCACHECTL_reserved1_MASK                 0x00006000
#define BCHP_SUB_UBUS_TOKENCACHECTL_reserved1_SHIFT                13

/* SUB_UBUS :: TOKENCACHECTL :: FREE_MAX_BURST [12:08] */
#define BCHP_SUB_UBUS_TOKENCACHECTL_FREE_MAX_BURST_MASK            0x00001f00
#define BCHP_SUB_UBUS_TOKENCACHECTL_FREE_MAX_BURST_SHIFT           8

/* SUB_UBUS :: TOKENCACHECTL :: FREE_THRESH [07:00] */
#define BCHP_SUB_UBUS_TOKENCACHECTL_FREE_THRESH_MASK               0x000000ff
#define BCHP_SUB_UBUS_TOKENCACHECTL_FREE_THRESH_SHIFT              0

/***************************************************************************
 *TOKENADDRESS - Free Pool Manager Token allocation/free address
 ***************************************************************************/
/* SUB_UBUS :: TOKENADDRESS :: ADDRESS [31:00] */
#define BCHP_SUB_UBUS_TOKENADDRESS_ADDRESS_MASK                    0xffffffff
#define BCHP_SUB_UBUS_TOKENADDRESS_ADDRESS_SHIFT                   0

/***************************************************************************
 *GLOBALCTL - LAN MsgID and token allocation limit
 ***************************************************************************/
/* SUB_UBUS :: GLOBALCTL :: ALLOC_LIMIT [31:24] */
#define BCHP_SUB_UBUS_GLOBALCTL_ALLOC_LIMIT_MASK                   0xff000000
#define BCHP_SUB_UBUS_GLOBALCTL_ALLOC_LIMIT_SHIFT                  24

/* SUB_UBUS :: GLOBALCTL :: FLUSH_CACHE [23:23] */
#define BCHP_SUB_UBUS_GLOBALCTL_FLUSH_CACHE_MASK                   0x00800000
#define BCHP_SUB_UBUS_GLOBALCTL_FLUSH_CACHE_SHIFT                  23

/* SUB_UBUS :: GLOBALCTL :: reserved0 [22:22] */
#define BCHP_SUB_UBUS_GLOBALCTL_reserved0_MASK                     0x00400000
#define BCHP_SUB_UBUS_GLOBALCTL_reserved0_SHIFT                    22

/* SUB_UBUS :: GLOBALCTL :: TOP_ARB_CTL [21:20] */
#define BCHP_SUB_UBUS_GLOBALCTL_TOP_ARB_CTL_MASK                   0x00300000
#define BCHP_SUB_UBUS_GLOBALCTL_TOP_ARB_CTL_SHIFT                  20

/* SUB_UBUS :: GLOBALCTL :: RX_ARB_CTL [19:18] */
#define BCHP_SUB_UBUS_GLOBALCTL_RX_ARB_CTL_MASK                    0x000c0000
#define BCHP_SUB_UBUS_GLOBALCTL_RX_ARB_CTL_SHIFT                   18

/* SUB_UBUS :: GLOBALCTL :: TX_ARB_CTL [17:16] */
#define BCHP_SUB_UBUS_GLOBALCTL_TX_ARB_CTL_MASK                    0x00030000
#define BCHP_SUB_UBUS_GLOBALCTL_TX_ARB_CTL_SHIFT                   16

/* SUB_UBUS :: GLOBALCTL :: reserved1 [15:12] */
#define BCHP_SUB_UBUS_GLOBALCTL_reserved1_MASK                     0x0000f000
#define BCHP_SUB_UBUS_GLOBALCTL_reserved1_SHIFT                    12

/* SUB_UBUS :: GLOBALCTL :: LAN_TX_MSG_ID_3W [11:06] */
#define BCHP_SUB_UBUS_GLOBALCTL_LAN_TX_MSG_ID_3W_MASK              0x00000fc0
#define BCHP_SUB_UBUS_GLOBALCTL_LAN_TX_MSG_ID_3W_SHIFT             6

/* SUB_UBUS :: GLOBALCTL :: LAN_TX_MSG_ID_2W [05:00] */
#define BCHP_SUB_UBUS_GLOBALCTL_LAN_TX_MSG_ID_2W_MASK              0x0000003f
#define BCHP_SUB_UBUS_GLOBALCTL_LAN_TX_MSG_ID_2W_SHIFT             0

/***************************************************************************
 *BUFFERBASE - Free pool buffer base address
 ***************************************************************************/
/* SUB_UBUS :: BUFFERBASE :: BUFF_BASE [31:00] */
#define BCHP_SUB_UBUS_BUFFERBASE_BUFF_BASE_MASK                    0xffffffff
#define BCHP_SUB_UBUS_BUFFERBASE_BUFF_BASE_SHIFT                   0

/***************************************************************************
 *BUFFERSIZE - Free pool buffer size
 ***************************************************************************/
/* SUB_UBUS :: BUFFERSIZE :: reserved0 [31:03] */
#define BCHP_SUB_UBUS_BUFFERSIZE_reserved0_MASK                    0xfffffff8
#define BCHP_SUB_UBUS_BUFFERSIZE_reserved0_SHIFT                   3

/* SUB_UBUS :: BUFFERSIZE :: BUFF_SIZE [02:00] */
#define BCHP_SUB_UBUS_BUFFERSIZE_BUFF_SIZE_MASK                    0x00000007
#define BCHP_SUB_UBUS_BUFFERSIZE_BUFF_SIZE_SHIFT                   0

/***************************************************************************
 *RXCHANERR - Rxdma channel error indicators
 ***************************************************************************/
/* SUB_UBUS :: RXCHANERR :: reserved0 [31:01] */
#define BCHP_SUB_UBUS_RXCHANERR_reserved0_MASK                     0xfffffffe
#define BCHP_SUB_UBUS_RXCHANERR_reserved0_SHIFT                    1

/* SUB_UBUS :: RXCHANERR :: RXCHANERR [00:00] */
#define BCHP_SUB_UBUS_RXCHANERR_RXCHANERR_MASK                     0x00000001
#define BCHP_SUB_UBUS_RXCHANERR_RXCHANERR_SHIFT                    0

/***************************************************************************
 *RXCHANERRMASK - Interrupt mask for rxdma channel error
 ***************************************************************************/
/* SUB_UBUS :: RXCHANERRMASK :: reserved0 [31:01] */
#define BCHP_SUB_UBUS_RXCHANERRMASK_reserved0_MASK                 0xfffffffe
#define BCHP_SUB_UBUS_RXCHANERRMASK_reserved0_SHIFT                1

/* SUB_UBUS :: RXCHANERRMASK :: RXCHANERRMASK [00:00] */
#define BCHP_SUB_UBUS_RXCHANERRMASK_RXCHANERRMASK_MASK             0x00000001
#define BCHP_SUB_UBUS_RXCHANERRMASK_RXCHANERRMASK_SHIFT            0

/***************************************************************************
 *BACKPRESSCTL - Token allocation low and not low thresholds
 ***************************************************************************/
/* SUB_UBUS :: BACKPRESSCTL :: reserved0 [31:16] */
#define BCHP_SUB_UBUS_BACKPRESSCTL_reserved0_MASK                  0xffff0000
#define BCHP_SUB_UBUS_BACKPRESSCTL_reserved0_SHIFT                 16

/* SUB_UBUS :: BACKPRESSCTL :: ALLOCNOTLOW [15:08] */
#define BCHP_SUB_UBUS_BACKPRESSCTL_ALLOCNOTLOW_MASK                0x0000ff00
#define BCHP_SUB_UBUS_BACKPRESSCTL_ALLOCNOTLOW_SHIFT               8

/* SUB_UBUS :: BACKPRESSCTL :: ALLOCLOW [07:00] */
#define BCHP_SUB_UBUS_BACKPRESSCTL_ALLOCLOW_MASK                   0x000000ff
#define BCHP_SUB_UBUS_BACKPRESSCTL_ALLOCLOW_SHIFT                  0

/***************************************************************************
 *DIAGOUT - Current diag output value
 ***************************************************************************/
/* SUB_UBUS :: DIAGOUT :: DIAGOUT [31:00] */
#define BCHP_SUB_UBUS_DIAGOUT_DIAGOUT_MASK                         0xffffffff
#define BCHP_SUB_UBUS_DIAGOUT_DIAGOUT_SHIFT                        0

/***************************************************************************
 *DIAGCOMPARE - Compare value for Diag interrupt
 ***************************************************************************/
/* SUB_UBUS :: DIAGCOMPARE :: DIAGCOMPARE [31:00] */
#define BCHP_SUB_UBUS_DIAGCOMPARE_DIAGCOMPARE_MASK                 0xffffffff
#define BCHP_SUB_UBUS_DIAGCOMPARE_DIAGCOMPARE_SHIFT                0

/***************************************************************************
 *DIAGMASK - Diag compare mask for Diag interrupt
 ***************************************************************************/
/* SUB_UBUS :: DIAGMASK :: DIAGMASK [31:00] */
#define BCHP_SUB_UBUS_DIAGMASK_DIAGMASK_MASK                       0xffffffff
#define BCHP_SUB_UBUS_DIAGMASK_DIAGMASK_SHIFT                      0

/***************************************************************************
 *CAPTURESTATUS - Capture status flags for ubus capture trigger
 ***************************************************************************/
/* SUB_UBUS :: CAPTURESTATUS :: reserved0 [31:05] */
#define BCHP_SUB_UBUS_CAPTURESTATUS_reserved0_MASK                 0xffffffe0
#define BCHP_SUB_UBUS_CAPTURESTATUS_reserved0_SHIFT                5

/* SUB_UBUS :: CAPTURESTATUS :: DIAG_MATCH [04:04] */
#define BCHP_SUB_UBUS_CAPTURESTATUS_DIAG_MATCH_MASK                0x00000010
#define BCHP_SUB_UBUS_CAPTURESTATUS_DIAG_MATCH_SHIFT               4

/* SUB_UBUS :: CAPTURESTATUS :: INVALID_MSG [03:03] */
#define BCHP_SUB_UBUS_CAPTURESTATUS_INVALID_MSG_MASK               0x00000008
#define BCHP_SUB_UBUS_CAPTURESTATUS_INVALID_MSG_SHIFT              3

/* SUB_UBUS :: CAPTURESTATUS :: MSGQ_OVERFLOW [02:02] */
#define BCHP_SUB_UBUS_CAPTURESTATUS_MSGQ_OVERFLOW_MASK             0x00000004
#define BCHP_SUB_UBUS_CAPTURESTATUS_MSGQ_OVERFLOW_SHIFT            2

/* SUB_UBUS :: CAPTURESTATUS :: TOKEN_RD_ERROR [01:01] */
#define BCHP_SUB_UBUS_CAPTURESTATUS_TOKEN_RD_ERROR_MASK            0x00000002
#define BCHP_SUB_UBUS_CAPTURESTATUS_TOKEN_RD_ERROR_SHIFT           1

/* SUB_UBUS :: CAPTURESTATUS :: INVALID_TOKEN [00:00] */
#define BCHP_SUB_UBUS_CAPTURESTATUS_INVALID_TOKEN_MASK             0x00000001
#define BCHP_SUB_UBUS_CAPTURESTATUS_INVALID_TOKEN_SHIFT            0

/***************************************************************************
 *CAPTUREMASK - Capture mask for ubus capture trigger
 ***************************************************************************/
/* SUB_UBUS :: CAPTUREMASK :: reserved0 [31:05] */
#define BCHP_SUB_UBUS_CAPTUREMASK_reserved0_MASK                   0xffffffe0
#define BCHP_SUB_UBUS_CAPTUREMASK_reserved0_SHIFT                  5

/* SUB_UBUS :: CAPTUREMASK :: DIAG_MATCH_MASK [04:04] */
#define BCHP_SUB_UBUS_CAPTUREMASK_DIAG_MATCH_MASK_MASK             0x00000010
#define BCHP_SUB_UBUS_CAPTUREMASK_DIAG_MATCH_MASK_SHIFT            4

/* SUB_UBUS :: CAPTUREMASK :: INVALID_MSG_MASK [03:03] */
#define BCHP_SUB_UBUS_CAPTUREMASK_INVALID_MSG_MASK_MASK            0x00000008
#define BCHP_SUB_UBUS_CAPTUREMASK_INVALID_MSG_MASK_SHIFT           3

/* SUB_UBUS :: CAPTUREMASK :: MSGQ_OVERFLOW_MASK [02:02] */
#define BCHP_SUB_UBUS_CAPTUREMASK_MSGQ_OVERFLOW_MASK_MASK          0x00000004
#define BCHP_SUB_UBUS_CAPTUREMASK_MSGQ_OVERFLOW_MASK_SHIFT         2

/* SUB_UBUS :: CAPTUREMASK :: TOKEN_RD_ERROR_MASK [01:01] */
#define BCHP_SUB_UBUS_CAPTUREMASK_TOKEN_RD_ERROR_MASK_MASK         0x00000002
#define BCHP_SUB_UBUS_CAPTUREMASK_TOKEN_RD_ERROR_MASK_SHIFT        1

/* SUB_UBUS :: CAPTUREMASK :: INVALID_TOKEN_MASK [00:00] */
#define BCHP_SUB_UBUS_CAPTUREMASK_INVALID_TOKEN_MASK_MASK          0x00000001
#define BCHP_SUB_UBUS_CAPTUREMASK_INVALID_TOKEN_MASK_SHIFT         0

/***************************************************************************
 *CHANCONTROL_00 - Channel 0 Rx control
 ***************************************************************************/
/* SUB_UBUS :: CHANCONTROL_00 :: START_STOP_FLUSH [31:30] */
#define BCHP_SUB_UBUS_CHANCONTROL_00_START_STOP_FLUSH_MASK         0xc0000000
#define BCHP_SUB_UBUS_CHANCONTROL_00_START_STOP_FLUSH_SHIFT        30

/* SUB_UBUS :: CHANCONTROL_00 :: EAV_MODE [29:29] */
#define BCHP_SUB_UBUS_CHANCONTROL_00_EAV_MODE_MASK                 0x20000000
#define BCHP_SUB_UBUS_CHANCONTROL_00_EAV_MODE_SHIFT                29

/* SUB_UBUS :: CHANCONTROL_00 :: MAX_BURST [28:20] */
#define BCHP_SUB_UBUS_CHANCONTROL_00_MAX_BURST_MASK                0x1ff00000
#define BCHP_SUB_UBUS_CHANCONTROL_00_MAX_BURST_SHIFT               20

/* SUB_UBUS :: CHANCONTROL_00 :: ADDR_FORWARD [19:19] */
#define BCHP_SUB_UBUS_CHANCONTROL_00_ADDR_FORWARD_MASK             0x00080000
#define BCHP_SUB_UBUS_CHANCONTROL_00_ADDR_FORWARD_SHIFT            19

/* SUB_UBUS :: CHANCONTROL_00 :: ERR_FORWARD [18:18] */
#define BCHP_SUB_UBUS_CHANCONTROL_00_ERR_FORWARD_MASK              0x00040000
#define BCHP_SUB_UBUS_CHANCONTROL_00_ERR_FORWARD_SHIFT             18

/* SUB_UBUS :: CHANCONTROL_00 :: MSG_ID [17:12] */
#define BCHP_SUB_UBUS_CHANCONTROL_00_MSG_ID_MASK                   0x0003f000
#define BCHP_SUB_UBUS_CHANCONTROL_00_MSG_ID_SHIFT                  12

/* SUB_UBUS :: CHANCONTROL_00 :: MAC_ID [11:08] */
#define BCHP_SUB_UBUS_CHANCONTROL_00_MAC_ID_MASK                   0x00000f00
#define BCHP_SUB_UBUS_CHANCONTROL_00_MAC_ID_SHIFT                  8

/* SUB_UBUS :: CHANCONTROL_00 :: QOS [07:04] */
#define BCHP_SUB_UBUS_CHANCONTROL_00_QOS_MASK                      0x000000f0
#define BCHP_SUB_UBUS_CHANCONTROL_00_QOS_SHIFT                     4

/* SUB_UBUS :: CHANCONTROL_00 :: reserved0 [03:00] */
#define BCHP_SUB_UBUS_CHANCONTROL_00_reserved0_MASK                0x0000000f
#define BCHP_SUB_UBUS_CHANCONTROL_00_reserved0_SHIFT               0

/***************************************************************************
 *LANMSGADDRESS0 - Target for LAN RX message for channel 0
 ***************************************************************************/
/* SUB_UBUS :: LANMSGADDRESS0 :: ADDRESS [31:00] */
#define BCHP_SUB_UBUS_LANMSGADDRESS0_ADDRESS_MASK                  0xffffffff
#define BCHP_SUB_UBUS_LANMSGADDRESS0_ADDRESS_SHIFT                 0

/***************************************************************************
 *CHANCONTROL_01 - Channel 1 Tx control
 ***************************************************************************/
/* SUB_UBUS :: CHANCONTROL_01 :: START_STOP_FLUSH [31:30] */
#define BCHP_SUB_UBUS_CHANCONTROL_01_START_STOP_FLUSH_MASK         0xc0000000
#define BCHP_SUB_UBUS_CHANCONTROL_01_START_STOP_FLUSH_SHIFT        30

/* SUB_UBUS :: CHANCONTROL_01 :: EAV_MODE [29:29] */
#define BCHP_SUB_UBUS_CHANCONTROL_01_EAV_MODE_MASK                 0x20000000
#define BCHP_SUB_UBUS_CHANCONTROL_01_EAV_MODE_SHIFT                29

/* SUB_UBUS :: CHANCONTROL_01 :: MAX_BURST [28:20] */
#define BCHP_SUB_UBUS_CHANCONTROL_01_MAX_BURST_MASK                0x1ff00000
#define BCHP_SUB_UBUS_CHANCONTROL_01_MAX_BURST_SHIFT               20

/* SUB_UBUS :: CHANCONTROL_01 :: reserved0 [19:15] */
#define BCHP_SUB_UBUS_CHANCONTROL_01_reserved0_MASK                0x000f8000
#define BCHP_SUB_UBUS_CHANCONTROL_01_reserved0_SHIFT               15

/* SUB_UBUS :: CHANCONTROL_01 :: TX_STAT_ON_ERROR [14:14] */
#define BCHP_SUB_UBUS_CHANCONTROL_01_TX_STAT_ON_ERROR_MASK         0x00004000
#define BCHP_SUB_UBUS_CHANCONTROL_01_TX_STAT_ON_ERROR_SHIFT        14

/* SUB_UBUS :: CHANCONTROL_01 :: MSG_ID [13:08] */
#define BCHP_SUB_UBUS_CHANCONTROL_01_MSG_ID_MASK                   0x00003f00
#define BCHP_SUB_UBUS_CHANCONTROL_01_MSG_ID_SHIFT                  8

/* SUB_UBUS :: CHANCONTROL_01 :: MAC_ID [07:04] */
#define BCHP_SUB_UBUS_CHANCONTROL_01_MAC_ID_MASK                   0x000000f0
#define BCHP_SUB_UBUS_CHANCONTROL_01_MAC_ID_SHIFT                  4

/* SUB_UBUS :: CHANCONTROL_01 :: MAX_REQS [03:00] */
#define BCHP_SUB_UBUS_CHANCONTROL_01_MAX_REQS_MASK                 0x0000000f
#define BCHP_SUB_UBUS_CHANCONTROL_01_MAX_REQS_SHIFT                0

/***************************************************************************
 *LANMSGADDRESS1 - Target address for TX STATUS message for channel 1
 ***************************************************************************/
/* SUB_UBUS :: LANMSGADDRESS1 :: ADDRESS [31:00] */
#define BCHP_SUB_UBUS_LANMSGADDRESS1_ADDRESS_MASK                  0xffffffff
#define BCHP_SUB_UBUS_LANMSGADDRESS1_ADDRESS_SHIFT                 0

/***************************************************************************
 *CHANCONTROL2_01 - Channel 1 Tx control register 2
 ***************************************************************************/
/* SUB_UBUS :: CHANCONTROL2_01 :: reserved0 [31:17] */
#define BCHP_SUB_UBUS_CHANCONTROL2_01_reserved0_MASK               0xfffe0000
#define BCHP_SUB_UBUS_CHANCONTROL2_01_reserved0_SHIFT              17

/* SUB_UBUS :: CHANCONTROL2_01 :: TX_MSGQ_OVERFLOW [16:16] */
#define BCHP_SUB_UBUS_CHANCONTROL2_01_TX_MSGQ_OVERFLOW_MASK        0x00010000
#define BCHP_SUB_UBUS_CHANCONTROL2_01_TX_MSGQ_OVERFLOW_SHIFT       16

/* SUB_UBUS :: CHANCONTROL2_01 :: TX_MSGQ_DEPTH [15:08] */
#define BCHP_SUB_UBUS_CHANCONTROL2_01_TX_MSGQ_DEPTH_MASK           0x0000ff00
#define BCHP_SUB_UBUS_CHANCONTROL2_01_TX_MSGQ_DEPTH_SHIFT          8

/* SUB_UBUS :: CHANCONTROL2_01 :: TX_MSGQ_NEAR_FULL_LEVEL [07:00] */
#define BCHP_SUB_UBUS_CHANCONTROL2_01_TX_MSGQ_NEAR_FULL_LEVEL_MASK 0x000000ff
#define BCHP_SUB_UBUS_CHANCONTROL2_01_TX_MSGQ_NEAR_FULL_LEVEL_SHIFT 0

/***************************************************************************
 *TO_BNM_MAILBOX_0 - Mailbox to BNM 0
 ***************************************************************************/
/* SUB_UBUS :: TO_BNM_MAILBOX_0 :: MAILBOX_VALUE [31:00] */
#define BCHP_SUB_UBUS_TO_BNM_MAILBOX_0_MAILBOX_VALUE_MASK          0xffffffff
#define BCHP_SUB_UBUS_TO_BNM_MAILBOX_0_MAILBOX_VALUE_SHIFT         0

/***************************************************************************
 *TO_BNM_MAILBOX_1 - Mailbox to BNM 1
 ***************************************************************************/
/* SUB_UBUS :: TO_BNM_MAILBOX_1 :: MAILBOX_VALUE [31:00] */
#define BCHP_SUB_UBUS_TO_BNM_MAILBOX_1_MAILBOX_VALUE_MASK          0xffffffff
#define BCHP_SUB_UBUS_TO_BNM_MAILBOX_1_MAILBOX_VALUE_SHIFT         0

/***************************************************************************
 *TO_BNM_MAILBOX_2 - Mailbox to BNM 2
 ***************************************************************************/
/* SUB_UBUS :: TO_BNM_MAILBOX_2 :: MAILBOX_VALUE [31:00] */
#define BCHP_SUB_UBUS_TO_BNM_MAILBOX_2_MAILBOX_VALUE_MASK          0xffffffff
#define BCHP_SUB_UBUS_TO_BNM_MAILBOX_2_MAILBOX_VALUE_SHIFT         0

/***************************************************************************
 *TO_BNM_MAILBOX_3 - Mailbox to BNM 3
 ***************************************************************************/
/* SUB_UBUS :: TO_BNM_MAILBOX_3 :: MAILBOX_VALUE [31:00] */
#define BCHP_SUB_UBUS_TO_BNM_MAILBOX_3_MAILBOX_VALUE_MASK          0xffffffff
#define BCHP_SUB_UBUS_TO_BNM_MAILBOX_3_MAILBOX_VALUE_SHIFT         0

/***************************************************************************
 *FRM_BNM_MAILBOX_0 - Mailbox from BNM 0
 ***************************************************************************/
/* SUB_UBUS :: FRM_BNM_MAILBOX_0 :: MAILBOX_VALUE [31:00] */
#define BCHP_SUB_UBUS_FRM_BNM_MAILBOX_0_MAILBOX_VALUE_MASK         0xffffffff
#define BCHP_SUB_UBUS_FRM_BNM_MAILBOX_0_MAILBOX_VALUE_SHIFT        0

/***************************************************************************
 *FRM_BNM_MAILBOX_1 - Mailbox from BNM 1
 ***************************************************************************/
/* SUB_UBUS :: FRM_BNM_MAILBOX_1 :: MAILBOX_VALUE [31:00] */
#define BCHP_SUB_UBUS_FRM_BNM_MAILBOX_1_MAILBOX_VALUE_MASK         0xffffffff
#define BCHP_SUB_UBUS_FRM_BNM_MAILBOX_1_MAILBOX_VALUE_SHIFT        0

/***************************************************************************
 *FRM_BNM_MAILBOX_2 - Mailbox from BNM 2
 ***************************************************************************/
/* SUB_UBUS :: FRM_BNM_MAILBOX_2 :: MAILBOX_VALUE [31:00] */
#define BCHP_SUB_UBUS_FRM_BNM_MAILBOX_2_MAILBOX_VALUE_MASK         0xffffffff
#define BCHP_SUB_UBUS_FRM_BNM_MAILBOX_2_MAILBOX_VALUE_SHIFT        0

/***************************************************************************
 *FRM_BNM_MAILBOX_3 - Mailbox from BNM 3
 ***************************************************************************/
/* SUB_UBUS :: FRM_BNM_MAILBOX_3 :: MAILBOX_VALUE [31:00] */
#define BCHP_SUB_UBUS_FRM_BNM_MAILBOX_3_MAILBOX_VALUE_MASK         0xffffffff
#define BCHP_SUB_UBUS_FRM_BNM_MAILBOX_3_MAILBOX_VALUE_SHIFT        0

/***************************************************************************
 *BRIDGE_CONTROL - Bridge Control
 ***************************************************************************/
/* SUB_UBUS :: BRIDGE_CONTROL :: RT_BOOT_RESET [31:31] */
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_RT_BOOT_RESET_MASK            0x80000000
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_RT_BOOT_RESET_SHIFT           31

/* SUB_UBUS :: BRIDGE_CONTROL :: RT_DATA_RESET [30:30] */
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_RT_DATA_RESET_MASK            0x40000000
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_RT_DATA_RESET_SHIFT           30

/* SUB_UBUS :: BRIDGE_CONTROL :: RT_DDR_RESET [29:29] */
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_RT_DDR_RESET_MASK             0x20000000
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_RT_DDR_RESET_SHIFT            29

/* SUB_UBUS :: BRIDGE_CONTROL :: RT_MIPS_LLMB_RESET [28:28] */
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_RT_MIPS_LLMB_RESET_MASK       0x10000000
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_RT_MIPS_LLMB_RESET_SHIFT      28

/* SUB_UBUS :: BRIDGE_CONTROL :: reserved0 [27:25] */
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_reserved0_MASK                0x0e000000
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_reserved0_SHIFT               25

/* SUB_UBUS :: BRIDGE_CONTROL :: SCB_RESET [24:24] */
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_SCB_RESET_MASK                0x01000000
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_SCB_RESET_SHIFT               24

/* SUB_UBUS :: BRIDGE_CONTROL :: BOOT_STAT_RX_RESET [23:23] */
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_BOOT_STAT_RX_RESET_MASK       0x00800000
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_BOOT_STAT_RX_RESET_SHIFT      23

/* SUB_UBUS :: BRIDGE_CONTROL :: BOOT_STAT_TX_RESET [22:22] */
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_BOOT_STAT_TX_RESET_MASK       0x00400000
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_BOOT_STAT_TX_RESET_SHIFT      22

/* SUB_UBUS :: BRIDGE_CONTROL :: DDR_STAT_RX_RESET [21:21] */
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_DDR_STAT_RX_RESET_MASK        0x00200000
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_DDR_STAT_RX_RESET_SHIFT       21

/* SUB_UBUS :: BRIDGE_CONTROL :: DDR_STAT_TX_RESET [20:20] */
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_DDR_STAT_TX_RESET_MASK        0x00100000
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_DDR_STAT_TX_RESET_SHIFT       20

/* SUB_UBUS :: BRIDGE_CONTROL :: DATA_STAT_RX_RESET [19:19] */
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_DATA_STAT_RX_RESET_MASK       0x00080000
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_DATA_STAT_RX_RESET_SHIFT      19

/* SUB_UBUS :: BRIDGE_CONTROL :: DATA_STAT_TX_RESET [18:18] */
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_DATA_STAT_TX_RESET_MASK       0x00040000
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_DATA_STAT_TX_RESET_SHIFT      18

/* SUB_UBUS :: BRIDGE_CONTROL :: MIPS_LLMB_STAT_RX_RESET [17:17] */
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_MIPS_LLMB_STAT_RX_RESET_MASK  0x00020000
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_MIPS_LLMB_STAT_RX_RESET_SHIFT 17

/* SUB_UBUS :: BRIDGE_CONTROL :: MIPS_LLMB_STAT_TX_RESET [16:16] */
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_MIPS_LLMB_STAT_TX_RESET_MASK  0x00010000
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_MIPS_LLMB_STAT_TX_RESET_SHIFT 16

/* SUB_UBUS :: BRIDGE_CONTROL :: GISB_ACCESS_CNTL [15:14] */
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_GISB_ACCESS_CNTL_MASK         0x0000c000
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_GISB_ACCESS_CNTL_SHIFT        14

/* SUB_UBUS :: BRIDGE_CONTROL :: reserved1 [13:00] */
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_reserved1_MASK                0x00003fff
#define BCHP_SUB_UBUS_BRIDGE_CONTROL_reserved1_SHIFT               0

/***************************************************************************
 *DMA_CONTROL - DMA Control
 ***************************************************************************/
/* SUB_UBUS :: DMA_CONTROL :: DMA_CONTROL [31:00] */
#define BCHP_SUB_UBUS_DMA_CONTROL_DMA_CONTROL_MASK                 0xffffffff
#define BCHP_SUB_UBUS_DMA_CONTROL_DMA_CONTROL_SHIFT                0

/***************************************************************************
 *UBUS_DEV_TIMEOUT0 - UBUS Device Timeout 0
 ***************************************************************************/
/* SUB_UBUS :: UBUS_DEV_TIMEOUT0 :: DATA_UBUS_SLAVE_TIMEOUT [31:16] */
#define BCHP_SUB_UBUS_UBUS_DEV_TIMEOUT0_DATA_UBUS_SLAVE_TIMEOUT_MASK 0xffff0000
#define BCHP_SUB_UBUS_UBUS_DEV_TIMEOUT0_DATA_UBUS_SLAVE_TIMEOUT_SHIFT 16

/* SUB_UBUS :: UBUS_DEV_TIMEOUT0 :: DDR_UBUS_SLAVE_TIMEOUT [15:00] */
#define BCHP_SUB_UBUS_UBUS_DEV_TIMEOUT0_DDR_UBUS_SLAVE_TIMEOUT_MASK 0x0000ffff
#define BCHP_SUB_UBUS_UBUS_DEV_TIMEOUT0_DDR_UBUS_SLAVE_TIMEOUT_SHIFT 0

/***************************************************************************
 *UBUS_DEV_TIMEOUT1 - UBUS Device Timeout 1
 ***************************************************************************/
/* SUB_UBUS :: UBUS_DEV_TIMEOUT1 :: reserved0 [31:16] */
#define BCHP_SUB_UBUS_UBUS_DEV_TIMEOUT1_reserved0_MASK             0xffff0000
#define BCHP_SUB_UBUS_UBUS_DEV_TIMEOUT1_reserved0_SHIFT            16

/* SUB_UBUS :: UBUS_DEV_TIMEOUT1 :: SHRD_UBUS_SLAVE_TIMEOUT [15:00] */
#define BCHP_SUB_UBUS_UBUS_DEV_TIMEOUT1_SHRD_UBUS_SLAVE_TIMEOUT_MASK 0x0000ffff
#define BCHP_SUB_UBUS_UBUS_DEV_TIMEOUT1_SHRD_UBUS_SLAVE_TIMEOUT_SHIFT 0

/***************************************************************************
 *UBUS_TOT_TOKENS - Total Tokens Passed
 ***************************************************************************/
/* SUB_UBUS :: UBUS_TOT_TOKENS :: TOT_NUM_TOKENS [31:00] */
#define BCHP_SUB_UBUS_UBUS_TOT_TOKENS_TOT_NUM_TOKENS_MASK          0xffffffff
#define BCHP_SUB_UBUS_UBUS_TOT_TOKENS_TOT_NUM_TOKENS_SHIFT         0

/***************************************************************************
 *UBUS_TOT_MSD_TOKENS - Total Tokens Dropped
 ***************************************************************************/
/* SUB_UBUS :: UBUS_TOT_MSD_TOKENS :: TOT_NUM_MSD_TOKENS [31:00] */
#define BCHP_SUB_UBUS_UBUS_TOT_MSD_TOKENS_TOT_NUM_MSD_TOKENS_MASK  0xffffffff
#define BCHP_SUB_UBUS_UBUS_TOT_MSD_TOKENS_TOT_NUM_MSD_TOKENS_SHIFT 0

/***************************************************************************
 *LANTXMSGFIFO01 - LAN TX message FIFO for channel 01
 ***************************************************************************/
/* SUB_UBUS :: LANTXMSGFIFO01 :: LANTXFIFOMSG [31:00] */
#define BCHP_SUB_UBUS_LANTXMSGFIFO01_LANTXFIFOMSG_MASK             0xffffffff
#define BCHP_SUB_UBUS_LANTXMSGFIFO01_LANTXFIFOMSG_SHIFT            0

/***************************************************************************
 *LANTXMSGFIFO02 - LAN TX message FIFO for channel 02
 ***************************************************************************/
/* SUB_UBUS :: LANTXMSGFIFO02 :: LANTXFIFOMSG [31:00] */
#define BCHP_SUB_UBUS_LANTXMSGFIFO02_LANTXFIFOMSG_MASK             0xffffffff
#define BCHP_SUB_UBUS_LANTXMSGFIFO02_LANTXFIFOMSG_SHIFT            0

#endif /* #ifndef BCHP_SUB_UBUS_H__ */

/* End of File */
