v 20151122 2
C 21100 18400 0 0 0 title-C.sym
C 24600 32500 1 0 0 7402-2.sym
{
T 25000 33400 5 10 1 1 0 0 1
refdes=U104
}
C 24600 27300 1 0 0 7410-1.sym
{
T 25000 28200 5 10 1 1 0 0 1
refdes=U101
T 24600 27300 5 10 0 0 0 0 1
slot=2
}
C 26700 28100 1 0 0 7400-2.sym
{
T 27100 29000 5 10 1 1 0 0 1
refdes=U102
}
C 29400 25800 1 0 0 74107-1.sym
{
T 29400 25800 5 10 0 0 0 0 1
slot=2
T 30200 27800 5 10 1 1 0 0 1
refdes=U103
}
N 26200 28800 26700 28800 4
N 26200 28400 26700 28400 4
N 26200 28800 26200 29400 4
N 26200 29400 25900 29400 4
N 26200 28400 26200 27800 4
N 26200 27800 25900 27800 4
C 24600 28900 1 0 0 7410-1.sym
{
T 25000 29800 5 10 1 1 0 0 1
refdes=U101
}
C 24600 25500 1 0 0 7400-1.sym
{
T 25000 26400 5 10 1 1 0 0 1
refdes=U102
T 24600 25500 5 10 0 0 0 0 1
slot=3
}
N 26200 25400 26700 25400 4
N 26200 25000 26700 25000 4
N 26200 25400 26200 26000 4
N 26200 26000 25900 26000 4
N 26200 25000 26200 24400 4
N 26200 24400 25900 24400 4
C 24600 23900 1 0 0 7400-1.sym
{
T 24600 23900 5 10 0 0 0 0 1
slot=4
T 25000 24800 5 10 1 1 0 0 1
refdes=U102
}
C 26700 24700 1 0 0 7400-2.sym
{
T 27100 25600 5 10 1 1 0 0 1
refdes=U102
T 26700 24700 5 10 0 0 0 0 1
slot=2
}
N 28000 28600 28400 28600 4
N 28400 28600 28400 27400 4
N 28400 26400 28400 25200 4
C 24600 31500 1 0 0 7402-2.sym
{
T 25500 31500 5 10 1 1 0 0 1
refdes=U104
T 24600 31500 5 10 0 0 0 0 1
slot=2
}
C 29400 31400 1 0 0 74107-1.sym
{
T 30300 33400 5 10 1 1 0 0 1
refdes=U103
}
N 24600 31800 23000 31800 4
{
T 23100 31900 5 10 1 1 0 0 1
netname=B-L
}
N 24600 32200 23000 32200 4
{
T 23100 32300 5 10 1 1 0 0 1
netname=C-L
}
N 24600 32800 23000 32800 4
{
T 23100 32900 5 10 1 1 0 0 1
netname=B-H
}
N 24600 33200 23000 33200 4
{
T 23100 33300 5 10 1 1 0 0 1
netname=C-L
}
N 24600 29400 23000 29400 4
{
T 23100 29500 5 10 1 1 0 0 1
netname=B-L
}
N 24600 29800 23000 29800 4
{
T 23100 29900 5 10 1 1 0 0 1
netname=D-L
}
N 24600 29000 23000 29000 4
{
T 23100 29100 5 10 1 1 0 0 1
netname=A-L
}
N 24600 24200 23000 24200 4
{
T 23100 24300 5 10 1 1 0 0 1
netname=B-L
}
N 24600 24600 23000 24600 4
{
T 23100 24700 5 10 1 1 0 0 1
netname=D-H
}
N 24600 25800 23000 25800 4
{
T 23100 25900 5 10 1 1 0 0 1
netname=B-H
}
N 24600 26200 23000 26200 4
{
T 23100 26300 5 10 1 1 0 0 1
netname=D-L
}
N 24600 27800 23000 27800 4
{
T 23100 27900 5 10 1 1 0 0 1
netname=B-H
}
N 24600 28200 23000 28200 4
{
T 23100 28300 5 10 1 1 0 0 1
netname=D-H
}
N 24600 27400 23000 27400 4
{
T 23100 27500 5 10 1 1 0 0 1
netname=A-L
}
N 32600 32000 31000 32000 4
{
T 32200 32100 5 10 1 1 0 0 1
netname=D-L
}
N 32600 33000 31000 33000 4
{
T 32200 33100 5 10 1 1 0 0 1
netname=D-H
}
N 32600 26400 31000 26400 4
{
T 32200 26500 5 10 1 1 0 0 1
netname=C-L
}
N 32600 27400 31000 27400 4
{
T 32200 27500 5 10 1 1 0 0 1
netname=C-H
}
N 28000 25200 28400 25200 4
N 28400 26400 29400 26400 4
N 28400 27400 29400 27400 4
N 25900 32000 29400 32000 4
N 25900 33000 29400 33000 4
N 29400 32500 28900 32500 4
N 28900 32500 28900 23100 4
N 29400 26900 28900 26900 4
N 30200 25800 30200 25200 4
N 30200 31400 30200 30800 4
C 24300 32800 1 0 0 decon-1.sym
C 24300 29800 1 0 0 decon-1.sym
C 24300 29400 1 0 0 decon-1.sym
C 24300 29000 1 0 0 decon-1.sym
C 24300 27400 1 0 0 decon-1.sym
C 24300 26200 1 0 0 decon-1.sym
C 24300 24200 1 0 0 decon-1.sym
N 30200 25200 29200 25200 4
{
T 29200 25300 5 10 1 1 0 0 1
netname=RESET-L
}
N 30200 30800 29200 30800 4
{
T 29200 30900 5 10 1 1 0 0 1
netname=RESET-L
}
C 34800 32500 1 0 0 7402-2.sym
{
T 35200 33400 5 10 1 1 0 0 1
refdes=U104
T 34800 32500 5 10 0 0 0 0 1
slot=3
}
C 34800 27300 1 0 0 7410-1.sym
{
T 35200 28200 5 10 1 1 0 0 1
refdes=U201
T 34800 27300 5 10 0 0 0 0 1
slot=2
}
C 36900 28100 1 0 0 7400-2.sym
{
T 37200 29000 5 10 1 1 0 0 1
refdes=U202
}
C 39600 25800 1 0 0 74107-1.sym
{
T 39600 25800 5 10 0 0 0 0 1
slot=2
T 40400 27800 5 10 1 1 0 0 1
refdes=U203
}
N 36400 28800 36900 28800 4
N 36400 28400 36900 28400 4
N 36400 28800 36400 29400 4
N 36400 29400 36100 29400 4
N 36400 28400 36400 27800 4
N 36400 27800 36100 27800 4
C 34800 28900 1 0 0 7410-1.sym
{
T 35200 29800 5 10 1 1 0 0 1
refdes=U201
}
C 34800 25500 1 0 0 7400-1.sym
{
T 35100 26400 5 10 1 1 0 0 1
refdes=U202
T 34800 25500 5 10 0 0 0 0 1
slot=3
}
N 36400 25400 36900 25400 4
N 36400 25000 36900 25000 4
N 36400 25400 36400 26000 4
N 36400 26000 36100 26000 4
N 36400 25000 36400 24400 4
N 36400 24400 36100 24400 4
C 34800 23900 1 0 0 7400-1.sym
{
T 35100 24800 5 10 1 1 0 0 1
refdes=U202
T 34800 23900 5 10 0 0 0 0 1
slot=4
}
C 36900 24700 1 0 0 7400-2.sym
{
T 37200 25600 5 10 1 1 0 0 1
refdes=U202
T 36900 24700 5 10 0 0 0 0 1
slot=2
}
N 38200 28600 38600 28600 4
N 38600 28600 38600 27400 4
N 38600 26400 38600 25200 4
C 34800 31500 1 0 0 7402-2.sym
{
T 35800 31600 5 10 1 1 0 0 1
refdes=U104
T 34800 31500 5 10 0 0 0 0 1
slot=4
}
C 39600 31400 1 0 0 74107-1.sym
{
T 40400 33400 5 10 1 1 0 0 1
refdes=U203
}
N 34800 31800 33200 31800 4
{
T 33300 31900 5 10 1 1 0 0 1
netname=A-L
}
N 34800 32200 33200 32200 4
{
T 33300 32300 5 10 1 1 0 0 1
netname=D-H
}
N 34800 32800 33200 32800 4
{
T 33300 32900 5 10 1 1 0 0 1
netname=A-L
}
N 34800 33200 33200 33200 4
{
T 33300 33300 5 10 1 1 0 0 1
netname=D-L
}
N 34800 29400 33200 29400 4
{
T 33300 29500 5 10 1 1 0 0 1
netname=D-H
}
N 34800 29800 33200 29800 4
{
T 33300 29900 5 10 1 1 0 0 1
netname=B-L
}
N 34800 29000 33200 29000 4
{
T 33300 29100 5 10 1 1 0 0 1
netname=C-L
}
N 34800 24200 33200 24200 4
{
T 33300 24300 5 10 1 1 0 0 1
netname=B-H
}
N 34800 24600 33200 24600 4
{
T 33300 24700 5 10 1 1 0 0 1
netname=D-H
}
N 34800 25800 33200 25800 4
{
T 33300 25900 5 10 1 1 0 0 1
netname=B-L
}
N 34800 26200 33200 26200 4
{
T 33300 26300 5 10 1 1 0 0 1
netname=D-L
}
N 34800 27800 33200 27800 4
{
T 33300 27900 5 10 1 1 0 0 1
netname=D-L
}
N 34800 28200 33200 28200 4
{
T 33300 28300 5 10 1 1 0 0 1
netname=B-H
}
N 34800 27400 33200 27400 4
{
T 33300 27500 5 10 1 1 0 0 1
netname=C-L
}
N 42500 32000 41200 32000 4
{
T 42400 32100 5 10 1 1 0 0 1
netname=B-L
}
N 42500 33000 41200 33000 4
{
T 42400 33100 5 10 1 1 0 0 1
netname=B-H
}
N 42500 26400 41200 26400 4
{
T 42400 26500 5 10 1 1 0 0 1
netname=A-L
}
N 42500 27400 41200 27400 4
{
T 42400 27500 5 10 1 1 0 0 1
netname=A-H
}
N 38200 25200 38600 25200 4
N 38600 26400 39600 26400 4
N 38600 27400 39600 27400 4
N 36100 32000 39600 32000 4
N 36100 33000 39600 33000 4
N 39600 32500 39100 32500 4
N 39100 32500 39100 23100 4
N 39600 26900 39100 26900 4
N 40400 25800 40400 25200 4
N 40400 31400 40400 30800 4
C 34500 32200 1 0 0 decon-1.sym
C 34500 29800 1 0 0 decon-1.sym
C 34500 29000 1 0 0 decon-1.sym
C 34500 27400 1 0 0 decon-1.sym
C 34500 26200 1 0 0 decon-1.sym
N 40400 25200 39400 25200 4
{
T 39400 25300 5 10 1 1 0 0 1
netname=RESET-L
}
N 40400 30800 39400 30800 4
{
T 39400 30900 5 10 1 1 0 0 1
netname=RESET-L
}
C 34500 27800 1 0 0 decon-1.sym
C 34500 25800 1 0 0 decon-1.sym
C 23200 22600 1 0 0 osc-1.sym
{
T 23200 23500 5 10 1 1 0 0 1
refdes=U204
}
N 24400 23100 39100 23100 4
{
T 24600 23200 5 10 1 1 0 0 1
netname=CLK-L
}
T 37800 19900 9 20 1 0 0 0 1
4-BIT GREY COUNTER
T 40600 19000 9 10 1 0 0 0 1
Ales V. Hvezda
T 40500 19300 9 10 1 0 0 0 1
1
T 36500 19300 9 10 1 0 0 0 1
grey_counter_1.sch
T 37100 19000 9 10 1 0 0 0 1
1
T 38500 19000 9 10 1 0 0 0 1
1
T 22300 19400 9 10 1 0 0 0 1
This grey counter counts the following sequence: 4 12 8 9 11 10 14 6 2 9 1 0 
