{"resetacc": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": 0, "base_addr": 1}, "test1": {"access": "r", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "100", "base_addr": 2}, "qdrvfreqsel": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "3", "base_addr": 3}, "rdrvfreqsel": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "3", "base_addr": 4}, "rdlofreqsel": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "3", "base_addr": 5}, "start": {"access": "rw", "addr_width": 0, "data_width": 1, "sign": "unsigned", "init": "0", "base_addr": 6}, "nshot": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0", "base_addr": 7}, "busy": {"access": "r", "addr_width": 0, "data_width": 4, "sign": "unsigned", "init": "0", "base_addr": 8}, "lastshotdone": {"access": "r", "addr_width": 0, "data_width": 1, "sign": "unsigned", "init": "0", "base_addr": 9}, "shotcnt": {"access": "r", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0", "base_addr": 10}, "addr_accbuf0": {"access": "r", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0", "base_addr": 11}, "addr_accbuf1": {"access": "r", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0", "base_addr": 12}, "addr_accbuf2": {"access": "r", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0", "base_addr": 13}, "addr_accbuf3": {"access": "r", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0", "base_addr": 14}, "test": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0", "base_addr": 24}, "reset_bram_read": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": 0, "base_addr": 25}, "bramsel": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0", "base_addr": 26}, "amp": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "32000", "base_addr": 27}, "dacsel": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "3", "base_addr": 29}}