# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.0 Build 132 02/25/2009 SJ Web Edition
# Date created = 19:04:51  November 14, 2016
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_spi_de0_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C16F484C6
set_global_assignment -name TOP_LEVEL_ENTITY test_spi_de0
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 9.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:04:51  NOVEMBER 14, 2016"
set_global_assignment -name LAST_QUARTUS_VERSION 9.0
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name SEARCH_PATH ../../../../ipcores/jtag_wbm_bridge/syn/altera/
set_global_assignment -name SEARCH_PATH ../../../../ipcores/
set_global_assignment -name SEARCH_PATH ipcores/avs_wbm_bridge/src/
set_global_assignment -name SEARCH_PATH ipcores/jtag_wbm_bridge/syn/altera/
set_global_assignment -name SEARCH_PATH ipcores/wb_register/src/
set_global_assignment -name SEARCH_PATH src/
set_global_assignment -name SEARCH_PATH test/
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS ON
set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL ON
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_E3 -to SW[7]
set_location_assignment PIN_H7 -to SW[6]
set_location_assignment PIN_J7 -to SW[5]
set_location_assignment PIN_G5 -to SW[4]
set_location_assignment PIN_G4 -to SW[3]
set_location_assignment PIN_H6 -to SW[2]
set_location_assignment PIN_H5 -to SW[1]
set_location_assignment PIN_J6 -to SW[0]
set_location_assignment PIN_F13 -to display0[6]
set_location_assignment PIN_F12 -to display0[5]
set_location_assignment PIN_G12 -to display0[4]
set_location_assignment PIN_H13 -to display0[3]
set_location_assignment PIN_H12 -to display0[2]
set_location_assignment PIN_F11 -to display0[1]
set_location_assignment PIN_E11 -to display0[0]
set_location_assignment PIN_A15 -to display1[6]
set_location_assignment PIN_E14 -to display1[5]
set_location_assignment PIN_B14 -to display1[4]
set_location_assignment PIN_A14 -to display1[3]
set_location_assignment PIN_C13 -to display1[2]
set_location_assignment PIN_B13 -to display1[1]
set_location_assignment PIN_A13 -to display1[0]
set_location_assignment PIN_F14 -to display2[6]
set_location_assignment PIN_B17 -to display2[5]
set_location_assignment PIN_A17 -to display2[4]
set_location_assignment PIN_E15 -to display2[3]
set_location_assignment PIN_B16 -to display2[2]
set_location_assignment PIN_A16 -to display2[1]
set_location_assignment PIN_D15 -to display2[0]
set_location_assignment PIN_G15 -to display3[6]
set_location_assignment PIN_D19 -to display3[5]
set_location_assignment PIN_C19 -to display3[4]
set_location_assignment PIN_B19 -to display3[3]
set_location_assignment PIN_A19 -to display3[2]
set_location_assignment PIN_F15 -to display3[1]
set_location_assignment PIN_B18 -to display3[0]
set_location_assignment PIN_D2 -to m_reset
set_location_assignment PIN_G21 -to m_clk
set_location_assignment PIN_AA20 -to spi1_miso_i
set_location_assignment PIN_AB20 -to spi1_mosi_o
set_location_assignment PIN_AB19 -to spi1_sck_o
set_location_assignment PIN_AA18 -to spi1_ssel_o
set_location_assignment PIN_AB16 -to slave1_miso_o
set_location_assignment PIN_AA16 -to slave1_mosi_i
set_location_assignment PIN_AB15 -to slave1_sck_i
set_location_assignment PIN_AB14 -to slave1_ssel_i
set_global_assignment -name MISC_FILE "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_de0.dpf"
set_location_assignment PIN_B1 -to FULL_LED9
set_location_assignment PIN_B2 -to EMPTY_LED8
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE test_spi_de0_boton.vwf
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name VHDL_FILE rebot_elim.vhd
set_global_assignment -name VHDL_FILE hex27seg.vhd
set_global_assignment -name VHDL_FILE gen_pulso.vhd
set_global_assignment -name VHDL_FILE test_spi_de0.vhd
set_global_assignment -name VHDL_FILE test_spi_side.vhd
set_global_assignment -name VHDL_FILE test_spi_slaves.vhd
set_global_assignment -name VHDL_FILE ../../src/spi_master_slave/spi_master.vhd
set_global_assignment -name VHDL_FILE ../../src/spi_master_slave/spi_slave.vhd
set_global_assignment -name VHDL_FILE ../../src/maquina_control/Maquina_de_control.vhd
set_global_assignment -name VHDL_FILE ../../src/interconnect/interconnect.vhd
set_global_assignment -name QIP_FILE fifo_test_1.qip
set_global_assignment -name VECTOR_WAVEFORM_FILE test_spi_de0_boton.vwf
set_location_assignment PIN_F1 -to boton2_set
set_location_assignment PIN_G3 -to boton1_reset
set_location_assignment PIN_AB17 -to dbg_read_fifo_1