============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  06:02:24 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                    Type         Fanout Load Slew Delay Arrival   
                               (Domain)             (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
async_fifo_i
  rptr_empty_inst
    rbin_reg[0]/clk                                         0    +0       0 R 
    rbin_reg[0]/q      (u)  unmapped_d_flop      10 19.0    0   +91      91 R 
  rptr_empty_inst/raddr[0] 
  fifomem_inst/raddr[0] 
    mux_mem[raddr]_33_28/ctl[0] 
      g8/sel0                                                    +0      91   
      g8/z             (u)  unmapped_bmux16       1  0.8    0   +70     162 R 
    mux_mem[raddr]_33_28/z[0] 
  fifomem_inst/rdata[0] 
async_fifo_i/rdata[0] 
read_if_rdata[0]            interconnect                    0    +0     162 R 
                            out port                             +0     162 R 
(fp.sdc_line_36_324_1)      ext delay                          +500     662 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 async                                           R 
------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : async_fifo_i/rptr_empty_inst/rbin_reg[0]/clk
End-point    : read_if_rdata[0]

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  06:02:24 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                    Type         Fanout Load Slew Delay Arrival   
                               (Domain)             (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                 launch                                        0 R 
(fp.sdc_line_33_106_1)      ext delay                          +500     500 R 
write_if_we            (u)  in port               1  1.9    0    +0     500 R 
g64/in_1                                                         +0     500   
g64/z                  (u)  unmapped_and2         3  5.7    0   +13     513 R 
async_fifo_i/winc 
  wptr_full_inst/winc 
    g12/in_0                                                     +0     513   
    g12/z              (u)  unmapped_and2         2  3.8    0   +12     525 R 
    add_35_28/B[0] 
      g2/in_1                                                    +0     525   
      g2/z             (u)  unmapped_nand2        1  1.9    0   +10     535 F 
      g39/in_0                                                   +0     535   
      g39/z            (u)  unmapped_not          2  3.8    0    +8     543 R 
      g15/in_0                                                   +0     543   
      g15/z            (u)  unmapped_nand2        1  1.9    0   +10     553 F 
      g16/in_1                                                   +0     553   
      g16/z            (u)  unmapped_nand2        3  5.7    0   +13     566 R 
      g22/in_0                                                   +0     566   
      g22/z            (u)  unmapped_nand2        1  1.9    0   +10     576 F 
      g23/in_1                                                   +0     576   
      g23/z            (u)  unmapped_nand2        1  1.9    0   +10     586 R 
      g35/in_0                                                   +0     586   
      g35/z            (u)  unmapped_xnor2        4  7.6    0   +25     611 R 
    add_35_28/Z[3] 
    add_37_37/A[3] 
      g41/in_0                                                   +0     611   
      g41/z            (u)  unmapped_not          2  3.8    0    +8     619 F 
      g20/in_1                                                   +0     619   
      g20/z            (u)  unmapped_nor2         1  1.9    0   +10     629 R 
      g24/in_0                                                   +0     629   
      g24/z            (u)  unmapped_nand2        1  1.9    0   +10     639 F 
      g48/in_0                                                   +0     639   
      g48/z            (u)  unmapped_not          1  1.9    0    +7     646 R 
      g37/in_0                                                   +0     646   
      g37/z            (u)  unmapped_xnor2        2  3.8    0   +23     669 R 
    add_37_37/Z[4] 
    g22/in_0                                                     +0     669   
    g22/z              (u)  unmapped_xor2         1  1.9    0   +21     690 R 
    g33/in_0                                                     +0     690   
    g33/z              (u)  unmapped_xnor2        1  1.9    0   +21     710 R 
    g35/in_3                                                     +0     710   
    g35/z              (u)  unmapped_nand4        1  1.9    0   +22     732 F 
    g37/in_0                                                     +0     732   
    g37/z              (u)  unmapped_nor2         1  1.9    0   +10     742 R 
    awfull_reg/d            unmapped_d_flop                      +0     742   
    awfull_reg/clk          setup                           0   +23     765 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                    2000 R 
------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1235ps 
Start-point  : write_if_we
End-point    : async_fifo_i/wptr_full_inst/awfull_reg/d

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  06:02:24 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                    Type         Fanout Load Slew Delay Arrival   
                               (Domain)             (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                 launch                                        0 R 
async_fifo_i
  fifomem_inst
    mem_reg[15][0]/clk                                      0    +0       0 R 
    mem_reg[15][0]/q   (u)  unmapped_d_flop       1  1.9    0   +82      82 R 
    mux_mem[raddr]_33_28/in_15[0] 
      g8/data15                                                  +0      82   
      g8/z             (u)  unmapped_bmux16       1  0.8    0   +70     152 R 
    mux_mem[raddr]_33_28/z[0] 
  fifomem_inst/rdata[0] 
async_fifo_i/rdata[0] 
read_if_rdata[0]            interconnect                    0    +0     152 R 
                            out port                             +0     152 R 
(fp.sdc_line_36_324_1)      ext delay                          +500     652 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                    2000 R 
------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1348ps 
Start-point  : async_fifo_i/fifomem_inst/mem_reg[15][0]/clk
End-point    : read_if_rdata[0]

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  06:02:24 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Pin                  Type         Fanout Load Slew Delay Arrival   
                           (Domain)             (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)             launch                                        0 R 
async_fifo_i
  wptr_full_inst
    wfull_reg/clk                                       0    +0       0 R 
    wfull_reg/q    (u)  unmapped_d_flop       3  5.7    0   +85      85 F 
    g4/A[0] 
      g5/in_0                                                +0      85   
      g5/z         (u)  unmapped_not          1  1.9    0    +7      91 R 
    g4/Z[0] 
    g12/in_1                                                 +0      91   
    g12/z          (u)  unmapped_and2         2  3.8    0   +12     103 R 
    add_35_28/B[0] 
      g2/in_1                                                +0     103   
      g2/z         (u)  unmapped_nand2        1  1.9    0   +10     113 F 
      g39/in_0                                               +0     113   
      g39/z        (u)  unmapped_not          2  3.8    0    +8     122 R 
      g15/in_0                                               +0     122   
      g15/z        (u)  unmapped_nand2        1  1.9    0   +10     132 F 
      g16/in_1                                               +0     132   
      g16/z        (u)  unmapped_nand2        3  5.7    0   +13     144 R 
      g22/in_0                                               +0     144   
      g22/z        (u)  unmapped_nand2        1  1.9    0   +10     154 F 
      g23/in_1                                               +0     154   
      g23/z        (u)  unmapped_nand2        1  1.9    0   +10     164 R 
      g35/in_0                                               +0     164   
      g35/z        (u)  unmapped_xnor2        4  7.6    0   +25     189 R 
    add_35_28/Z[3] 
    add_37_37/A[3] 
      g41/in_0                                               +0     189   
      g41/z        (u)  unmapped_not          2  3.8    0    +8     198 F 
      g20/in_1                                               +0     198   
      g20/z        (u)  unmapped_nor2         1  1.9    0   +10     208 R 
      g24/in_0                                               +0     208   
      g24/z        (u)  unmapped_nand2        1  1.9    0   +10     218 F 
      g48/in_0                                               +0     218   
      g48/z        (u)  unmapped_not          1  1.9    0    +7     224 R 
      g37/in_0                                               +0     224   
      g37/z        (u)  unmapped_xnor2        2  3.8    0   +23     247 R 
    add_37_37/Z[4] 
    g22/in_0                                                 +0     247   
    g22/z          (u)  unmapped_xor2         1  1.9    0   +21     268 R 
    g33/in_0                                                 +0     268   
    g33/z          (u)  unmapped_xnor2        1  1.9    0   +21     289 R 
    g35/in_3                                                 +0     289   
    g35/z          (u)  unmapped_nand4        1  1.9    0   +22     310 F 
    g37/in_0                                                 +0     310   
    g37/z          (u)  unmapped_nor2         1  1.9    0   +10     320 R 
    awfull_reg/d        unmapped_d_flop                      +0     320   
    awfull_reg/clk      setup                           0   +23     344 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                    2000 R 
--------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    1656ps 
Start-point  : async_fifo_i/wptr_full_inst/wfull_reg/clk
End-point    : async_fifo_i/wptr_full_inst/awfull_reg/d

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  06:02:24 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                   Type        Fanout Load Slew Delay Arrival   
                              (Domain)            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)                 launch                                      0 R 
(fp.sdc_line_33_106_1)      ext delay                        +500     500 R 
write_if_we            (u)  in port             1  1.9    0    +0     500 R 
g64/in_1                                                       +0     500   
g64/z                  (u)  unmapped_and2       3  5.7    0   +13     513 R 
g66/in_0                                                       +0     513   
g66/z                  (u)  unmapped_and2       1  1.9    0   +10     523 R 
g68/in_0                                                       +0     523   
g68/z                  (u)  unmapped_and2       5  8.4    0   +14     537 R 
write_if_gnt                interconnect                  0    +0     537 R 
                            out port                           +0     537 R 
(fp.sdc_line_36_325_1)      ext delay                        +500    1037 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                  2000 R 
----------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     963ps 
Start-point  : write_if_we
End-point    : write_if_gnt

(u) : Net has unmapped pin(s).

