verilog work "C:/Users/architdate/Documents/mojo/fpgaAdder/work/planAhead/fpgaAdder/fpgaAdder.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/architdate/Documents/mojo/fpgaAdder/work/planAhead/fpgaAdder/fpgaAdder.srcs/sources_1/imports/verilog/mojo_top_0.v"
