\doxysection{RCC\+\_\+\+PLLInit\+Type\+Def Struct Reference}
\label{struct_r_c_c___p_l_l_init_type_def}\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}


RCC PLL configuration structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ PLLState}
\item 
uint32\+\_\+t \textbf{ PLLSource}
\item 
uint32\+\_\+t \textbf{ PLLM}
\item 
uint32\+\_\+t \textbf{ PLLN}
\item 
uint32\+\_\+t \textbf{ PLLP}
\item 
uint32\+\_\+t \textbf{ PLLQ}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RCC PLL configuration structure definition. 

Definition at line 65 of file stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h.



\doxysubsection{Field Documentation}
\mbox{\label{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLM@{PLLM}}
\index{PLLM@{PLLM}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{PLLM}
{\footnotesize\ttfamily uint32\+\_\+t PLLM}

PLLM\+: Division factor for PLL VCO input clock. This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 63 ~\newline
 

Definition at line 73 of file stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h.

\mbox{\label{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLN@{PLLN}}
\index{PLLN@{PLLN}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{PLLN}
{\footnotesize\ttfamily uint32\+\_\+t PLLN}

PLLN\+: Multiplication factor for PLL VCO output clock. This parameter must be a number between Min\+\_\+\+Data = 50 and Max\+\_\+\+Data = 432 except for STM32\+F411xE devices where the Min\+\_\+\+Data = 192 

Definition at line 76 of file stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h.

\mbox{\label{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLP@{PLLP}}
\index{PLLP@{PLLP}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{PLLP}
{\footnotesize\ttfamily uint32\+\_\+t PLLP}

PLLP\+: Division factor for main system clock (SYSCLK). This parameter must be a value of \doxyref{PLLP Clock Divider}{p.}{group___r_c_c___p_l_l_p___clock___divider} ~\newline
 

Definition at line 80 of file stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h.

\mbox{\label{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLQ@{PLLQ}}
\index{PLLQ@{PLLQ}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{PLLQ}
{\footnotesize\ttfamily uint32\+\_\+t PLLQ}

PLLQ\+: Division factor for OTG FS, SDIO and RNG clocks. This parameter must be a number between Min\+\_\+\+Data = 4 and Max\+\_\+\+Data = 15 ~\newline
 

Definition at line 83 of file stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h.

\mbox{\label{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLSource@{PLLSource}}
\index{PLLSource@{PLLSource}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{PLLSource}
{\footnotesize\ttfamily uint32\+\_\+t PLLSource}

RCC\+\_\+\+PLLSource\+: PLL entry clock source. This parameter must be a value of \doxyref{PLL Clock Source}{p.}{group___r_c_c___p_l_l___clock___source} ~\newline
 

Definition at line 70 of file stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h.

\mbox{\label{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLState@{PLLState}}
\index{PLLState@{PLLState}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{PLLState}
{\footnotesize\ttfamily uint32\+\_\+t PLLState}

The new state of the PLL. This parameter can be a value of \doxyref{PLL Config}{p.}{group___r_c_c___p_l_l___config} ~\newline
 

Definition at line 67 of file stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
system/include/stm32f4-\/hal/\textbf{ stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}\end{DoxyCompactItemize}
