// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _exp_generic_double_s_HH_
#define _exp_generic_double_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "GELU_mul_72ns_13seOg.h"
#include "GELU_mac_muladd_1fYi.h"
#include "exp_generic_doublbkb.h"
#include "exp_generic_doublcud.h"
#include "exp_generic_doubldEe.h"

namespace ap_rtl {

struct exp_generic_double_s : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > x;
    sc_out< sc_lv<64> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    exp_generic_double_s(sc_module_name name);
    SC_HAS_PROCESS(exp_generic_double_s);

    ~exp_generic_double_s();

    sc_trace_file* mVcdFile;

    exp_generic_doublbkb* table_exp_Z1_array_s_U;
    exp_generic_doublcud* table_f_Z3_array_V_U;
    exp_generic_doubldEe* table_f_Z2_array_V_U;
    GELU_mul_72ns_13seOg<1,2,72,13,84>* GELU_mul_72ns_13seOg_U1;
    GELU_mac_muladd_1fYi<1,1,16,16,19,31>* GELU_mac_muladd_1fYi_U2;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > table_exp_Z1_array_s_address0;
    sc_signal< sc_logic > table_exp_Z1_array_s_ce0;
    sc_signal< sc_lv<58> > table_exp_Z1_array_s_q0;
    sc_signal< sc_lv<8> > table_f_Z3_array_V_address0;
    sc_signal< sc_logic > table_f_Z3_array_V_ce0;
    sc_signal< sc_lv<26> > table_f_Z3_array_V_q0;
    sc_signal< sc_lv<8> > table_f_Z3_array_V_address1;
    sc_signal< sc_logic > table_f_Z3_array_V_ce1;
    sc_signal< sc_lv<26> > table_f_Z3_array_V_q1;
    sc_signal< sc_lv<8> > table_f_Z2_array_V_address0;
    sc_signal< sc_logic > table_f_Z2_array_V_ce0;
    sc_signal< sc_lv<42> > table_f_Z2_array_V_q0;
    sc_signal< sc_lv<1> > p_Result_23_fu_265_p3;
    sc_signal< sc_lv<1> > p_Result_23_reg_1189;
    sc_signal< sc_lv<1> > p_Result_23_reg_1189_pp0_iter1_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1189_pp0_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1189_pp0_iter3_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1189_pp0_iter4_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1189_pp0_iter5_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1189_pp0_iter6_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1189_pp0_iter7_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1189_pp0_iter8_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1189_pp0_iter9_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1189_pp0_iter10_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1189_pp0_iter11_reg;
    sc_signal< sc_lv<1> > not_demorgan_fu_299_p2;
    sc_signal< sc_lv<1> > not_demorgan_reg_1196;
    sc_signal< sc_lv<1> > not_demorgan_reg_1196_pp0_iter1_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1196_pp0_iter2_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1196_pp0_iter3_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1196_pp0_iter4_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1196_pp0_iter5_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1196_pp0_iter6_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1196_pp0_iter7_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1196_pp0_iter8_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1196_pp0_iter9_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1196_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_4_i_fu_311_p2;
    sc_signal< sc_lv<1> > tmp_4_i_reg_1202;
    sc_signal< sc_lv<1> > tmp_4_i_reg_1202_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_4_i_reg_1202_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_4_i_reg_1202_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_4_i_reg_1202_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_4_i_reg_1202_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_4_i_reg_1202_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_4_i_reg_1202_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_4_i_reg_1202_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_4_i_reg_1202_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_4_i_reg_1202_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_4_i_reg_1202_pp0_iter11_reg;
    sc_signal< sc_lv<71> > m_frac_l_V_2_cast_fu_357_p1;
    sc_signal< sc_lv<71> > m_frac_l_V_2_cast_reg_1209;
    sc_signal< sc_lv<1> > isNeg_fu_361_p3;
    sc_signal< sc_lv<1> > isNeg_reg_1214;
    sc_signal< sc_lv<32> > m_exp_1_cast_fu_387_p1;
    sc_signal< sc_lv<32> > m_exp_1_cast_reg_1219;
    sc_signal< sc_lv<71> > r_V_13_fu_415_p3;
    sc_signal< sc_lv<71> > r_V_13_reg_1224;
    sc_signal< sc_lv<71> > r_V_13_reg_1224_pp0_iter1_reg;
    sc_signal< sc_lv<71> > r_V_13_reg_1224_pp0_iter2_reg;
    sc_signal< sc_lv<71> > r_V_13_reg_1224_pp0_iter3_reg;
    sc_signal< sc_lv<64> > m_fix_l_V_reg_1229;
    sc_signal< sc_lv<16> > m_fix_hi_V_reg_1235;
    sc_signal< sc_lv<1> > p_Result_24_reg_1240;
    sc_signal< sc_lv<1> > tmp_23_fu_451_p2;
    sc_signal< sc_lv<1> > tmp_23_reg_1245;
    sc_signal< sc_lv<1> > tmp_23_reg_1245_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_23_reg_1245_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_23_reg_1245_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_23_reg_1245_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_23_reg_1245_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_23_reg_1245_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_23_reg_1245_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_23_reg_1245_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_23_reg_1245_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_23_reg_1245_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_1253;
    sc_signal< sc_lv<1> > tmp_47_reg_1253_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_1253_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_1253_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_1253_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_1253_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_1253_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_1253_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_1253_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_1253_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_1253_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_47_reg_1253_pp0_iter11_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_fu_531_p3;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1259;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1259_pp0_iter2_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1259_pp0_iter3_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1259_pp0_iter4_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1259_pp0_iter5_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1259_pp0_iter6_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1259_pp0_iter7_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1259_pp0_iter8_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1259_pp0_iter9_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1259_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_25_fu_554_p2;
    sc_signal< sc_lv<1> > tmp_25_reg_1266;
    sc_signal< sc_lv<1> > tmp_25_reg_1266_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_25_reg_1266_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_25_reg_1266_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_25_reg_1266_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_25_reg_1266_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_25_reg_1266_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_25_reg_1266_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_25_reg_1266_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_25_reg_1266_pp0_iter10_reg;
    sc_signal< sc_lv<71> > tmp_2_reg_1276;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1281;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1281_pp0_iter5_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1281_pp0_iter6_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1281_pp0_iter7_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1286;
    sc_signal< sc_lv<8> > Z2_V_reg_1286_pp0_iter5_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1286_pp0_iter6_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1286_pp0_iter7_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1286_pp0_iter8_reg;
    sc_signal< sc_lv<8> > Z3_V_fu_618_p4;
    sc_signal< sc_lv<8> > Z3_V_reg_1293;
    sc_signal< sc_lv<8> > Z3_V_reg_1293_pp0_iter5_reg;
    sc_signal< sc_lv<35> > Z4_V_fu_628_p1;
    sc_signal< sc_lv<35> > Z4_V_reg_1298;
    sc_signal< sc_lv<36> > ret_V_5_fu_669_p2;
    sc_signal< sc_lv<36> > ret_V_5_reg_1313;
    sc_signal< sc_lv<36> > ret_V_5_reg_1313_pp0_iter6_reg;
    sc_signal< sc_lv<26> > p_Val2_19_reg_1319;
    sc_signal< sc_lv<43> > tmp_1_i1_fu_675_p4;
    sc_signal< sc_lv<43> > tmp_1_i1_reg_1324;
    sc_signal< sc_lv<20> > tmp_3_reg_1329;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_fu_725_p2;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_reg_1339;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_reg_1339_pp0_iter8_reg;
    sc_signal< sc_lv<40> > tmp_4_reg_1345;
    sc_signal< sc_lv<40> > tmp_4_reg_1345_pp0_iter8_reg;
    sc_signal< sc_lv<36> > tmp_5_reg_1356;
    sc_signal< sc_lv<58> > exp_Z1_V_reg_1361;
    sc_signal< sc_lv<50> > exp_Z1P_m_1_V_reg_1366;
    sc_signal< sc_lv<50> > exp_Z1_hi_V_reg_1371;
    sc_signal< sc_lv<59> > ret_V_7_fu_831_p2;
    sc_signal< sc_lv<59> > ret_V_7_reg_1376;
    sc_signal< sc_lv<100> > r_V_18_fu_843_p2;
    sc_signal< sc_lv<100> > r_V_18_reg_1381;
    sc_signal< sc_lv<58> > tmp_44_fu_849_p1;
    sc_signal< sc_lv<58> > tmp_44_reg_1387;
    sc_signal< sc_lv<1> > sel_tmp1_fu_985_p2;
    sc_signal< sc_lv<1> > sel_tmp1_reg_1392;
    sc_signal< sc_lv<1> > sel_tmp9_fu_1017_p2;
    sc_signal< sc_lv<1> > sel_tmp9_reg_1398;
    sc_signal< sc_lv<1> > tmp13_fu_1051_p2;
    sc_signal< sc_lv<1> > tmp13_reg_1404;
    sc_signal< sc_lv<64> > tmp_32_fu_1074_p3;
    sc_signal< sc_lv<64> > tmp_32_reg_1409;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > tmp_16_i_fu_642_p1;
    sc_signal< sc_lv<64> > tmp_17_i_fu_647_p1;
    sc_signal< sc_lv<64> > tmp_23_i_fu_706_p1;
    sc_signal< sc_lv<64> > tmp_19_fu_741_p1;
    sc_signal< sc_lv<64> > p_Val2_s_fu_261_p1;
    sc_signal< sc_lv<11> > tmp_V_fu_273_p4;
    sc_signal< sc_lv<52> > tmp_V_3_fu_283_p1;
    sc_signal< sc_lv<1> > tmp_i_fu_287_p2;
    sc_signal< sc_lv<1> > tmp_1_i_fu_293_p2;
    sc_signal< sc_lv<1> > tmp_3_i_fu_305_p2;
    sc_signal< sc_lv<12> > tmp_i1_cast_fu_317_p1;
    sc_signal< sc_lv<54> > p_Result_s_fu_327_p3;
    sc_signal< sc_lv<54> > e_frac_V_fu_335_p2;
    sc_signal< sc_lv<54> > tmp_1_fu_341_p3;
    sc_signal< sc_lv<61> > m_frac_l_V_fu_349_p3;
    sc_signal< sc_lv<12> > m_exp_fu_321_p2;
    sc_signal< sc_lv<11> > tmp_s_fu_369_p2;
    sc_signal< sc_lv<12> > tmp_cast_fu_375_p1;
    sc_signal< sc_lv<12> > m_exp_2_fu_379_p3;
    sc_signal< sc_lv<61> > tmp_13_cast_fu_395_p1;
    sc_signal< sc_lv<61> > r_V_fu_399_p2;
    sc_signal< sc_lv<71> > tmp_13_fu_391_p1;
    sc_signal< sc_lv<71> > r_V_cast_fu_405_p1;
    sc_signal< sc_lv<71> > r_V_1_fu_409_p2;
    sc_signal< sc_lv<64> > tmp_14_fu_465_p1;
    sc_signal< sc_lv<19> > rhs_V_fu_481_p3;
    sc_signal< sc_lv<31> > grp_fu_1178_p3;
    sc_signal< sc_lv<18> > tmp_42_fu_508_p1;
    sc_signal< sc_lv<13> > tmp_15_fu_492_p4;
    sc_signal< sc_lv<1> > tmp_16_fu_511_p2;
    sc_signal< sc_lv<13> > tmp_17_fu_517_p2;
    sc_signal< sc_lv<1> > p_Result_16_fu_501_p3;
    sc_signal< sc_lv<13> > tmp_18_fu_523_p3;
    sc_signal< sc_lv<64> > r_V_3_fu_468_p2;
    sc_signal< sc_lv<64> > r_V_4_fu_473_p2;
    sc_signal< sc_lv<64> > tmp_8_fu_539_p3;
    sc_signal< sc_lv<71> > tmp_24_fu_546_p3;
    sc_signal< sc_lv<72> > grp_fu_562_p0;
    sc_signal< sc_lv<84> > grp_fu_562_p2;
    sc_signal< sc_lv<72> > rhs_V_1_fu_581_p3;
    sc_signal< sc_lv<73> > lhs_V_fu_578_p1;
    sc_signal< sc_lv<73> > rhs_V_3_cast_fu_588_p1;
    sc_signal< sc_lv<73> > ret_V_4_fu_592_p2;
    sc_signal< sc_lv<8> > Z4_ind_V_fu_632_p4;
    sc_signal< sc_lv<10> > f_Z4_V_fu_652_p4;
    sc_signal< sc_lv<36> > rhs_V_2_fu_665_p1;
    sc_signal< sc_lv<36> > lhs_V_1_fu_662_p1;
    sc_signal< sc_lv<36> > r_V_16_fu_690_p0;
    sc_signal< sc_lv<43> > r_V_16_fu_690_p1;
    sc_signal< sc_lv<79> > r_V_16_fu_690_p2;
    sc_signal< sc_lv<36> > tmp_21_i_cast_fu_713_p1;
    sc_signal< sc_lv<36> > tmp_fu_716_p2;
    sc_signal< sc_lv<44> > ret_V_6_fu_710_p1;
    sc_signal< sc_lv<44> > tmp_cast_31_fu_721_p1;
    sc_signal< sc_lv<49> > tmp_24_i_fu_745_p4;
    sc_signal< sc_lv<44> > r_V_17_fu_760_p0;
    sc_signal< sc_lv<49> > r_V_17_fu_760_p1;
    sc_signal< sc_lv<93> > r_V_17_fu_760_p2;
    sc_signal< sc_lv<51> > lhs_V_2_fu_776_p5;
    sc_signal< sc_lv<44> > tmp_27_i_cast_fu_790_p1;
    sc_signal< sc_lv<44> > tmp6_fu_793_p2;
    sc_signal< sc_lv<52> > lhs_V_7_cast_fu_786_p1;
    sc_signal< sc_lv<52> > tmp51_cast_fu_798_p1;
    sc_signal< sc_lv<52> > exp_Z1P_m_1_l_V_fu_802_p2;
    sc_signal< sc_lv<59> > lhs_V_3_fu_828_p1;
    sc_signal< sc_lv<50> > r_V_18_fu_843_p0;
    sc_signal< sc_lv<50> > r_V_18_fu_843_p1;
    sc_signal< sc_lv<108> > rhs_V_5_cast_fu_865_p1;
    sc_signal< sc_lv<108> > lhs_V_4_fu_858_p3;
    sc_signal< sc_lv<107> > tmp_22_fu_871_p3;
    sc_signal< sc_lv<107> > tmp_21_fu_868_p1;
    sc_signal< sc_lv<107> > ret_V_20_cast_fu_884_p2;
    sc_signal< sc_lv<1> > tmp_45_fu_890_p3;
    sc_signal< sc_lv<13> > r_exp_V_fu_898_p2;
    sc_signal< sc_lv<13> > r_exp_V_2_fu_903_p3;
    sc_signal< sc_lv<3> > tmp_46_fu_910_p4;
    sc_signal< sc_lv<1> > icmp_fu_920_p2;
    sc_signal< sc_lv<108> > ret_V_8_fu_878_p2;
    sc_signal< sc_lv<52> > tmp_27_fu_937_p4;
    sc_signal< sc_lv<52> > tmp_28_fu_947_p4;
    sc_signal< sc_lv<11> > tmp_48_fu_965_p1;
    sc_signal< sc_lv<11> > out_exp_V_fu_969_p2;
    sc_signal< sc_lv<52> > tmp_V_4_fu_957_p3;
    sc_signal< sc_lv<1> > not_Val2_i_fu_853_p2;
    sc_signal< sc_lv<1> > tmp9_fu_990_p2;
    sc_signal< sc_lv<1> > or_cond_fu_926_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_1006_p2;
    sc_signal< sc_lv<1> > sel_tmp5_fu_1001_p2;
    sc_signal< sc_lv<1> > sel_tmp8_fu_1011_p2;
    sc_signal< sc_lv<1> > sel_tmp11_fu_1023_p2;
    sc_signal< sc_lv<1> > sel_tmp44_demorgan_fu_1034_p2;
    sc_signal< sc_lv<1> > sel_tmp12_fu_1029_p2;
    sc_signal< sc_lv<1> > sel_tmp13_fu_1039_p2;
    sc_signal< sc_lv<1> > tmp_26_fu_931_p2;
    sc_signal< sc_lv<1> > sel_tmp14_fu_1045_p2;
    sc_signal< sc_lv<64> > p_Result_25_fu_975_p4;
    sc_signal< sc_lv<1> > sel_tmp2_fu_996_p2;
    sc_signal< sc_lv<1> > tmp_31_fu_1069_p2;
    sc_signal< sc_lv<64> > tmp_30_fu_1061_p3;
    sc_signal< sc_lv<64> > tmp_29_fu_1057_p1;
    sc_signal< sc_lv<1> > x_is_ninf_fu_1082_p2;
    sc_signal< sc_lv<1> > tmp_4_i_not_fu_1096_p2;
    sc_signal< sc_lv<1> > sel_tmp3_fu_1106_p2;
    sc_signal< sc_lv<1> > tmp10_fu_1112_p2;
    sc_signal< sc_lv<1> > sel_tmp_fu_1101_p2;
    sc_signal< sc_lv<1> > rev_fu_1086_p2;
    sc_signal< sc_lv<1> > tmp11_fu_1123_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_1117_p2;
    sc_signal< sc_lv<1> > sel_tmp10_fu_1128_p2;
    sc_signal< sc_lv<1> > sel_tmp7_fu_1091_p2;
    sc_signal< sc_lv<1> > tmp_34_fu_1146_p2;
    sc_signal< sc_lv<64> > tmp_33_fu_1138_p3;
    sc_signal< sc_lv<1> > tmp12_fu_1134_p2;
    sc_signal< sc_lv<1> > sel_tmp15_fu_1159_p2;
    sc_signal< sc_lv<1> > tmp_36_fu_1164_p2;
    sc_signal< sc_lv<64> > tmp_35_fu_1152_p3;
    sc_signal< sc_lv<16> > grp_fu_1178_p0;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to11;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<79> > r_V_16_fu_690_p00;
    sc_signal< sc_lv<79> > r_V_16_fu_690_p10;
    sc_signal< sc_lv<93> > r_V_17_fu_760_p00;
    sc_signal< sc_lv<93> > r_V_17_fu_760_p10;
    sc_signal< sc_lv<100> > r_V_18_fu_843_p00;
    sc_signal< sc_lv<100> > r_V_18_fu_843_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<12> ap_const_lv12_C01;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<11> ap_const_lv11_3FF;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<84> ap_const_lv84_58B90BFBE8E7BCD5E4;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_53;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_5C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<59> ap_const_lv59_10;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<49> ap_const_lv49_0;
    static const sc_lv<32> ap_const_lv32_6A;
    static const sc_lv<13> ap_const_lv13_1FFF;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<13> ap_const_lv13_1C02;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_69;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<64> ap_const_lv64_7FF0000000000000;
    static const sc_lv<64> ap_const_lv64_7FFFFFFFFFFFFFFF;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<31> ap_const_lv31_5C55;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Z3_V_fu_618_p4();
    void thread_Z4_V_fu_628_p1();
    void thread_Z4_ind_V_fu_632_p4();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to11();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_e_frac_V_fu_335_p2();
    void thread_exp_Z1P_m_1_l_V_fu_802_p2();
    void thread_exp_Z2P_m_1_V_fu_725_p2();
    void thread_f_Z4_V_fu_652_p4();
    void thread_grp_fu_1178_p0();
    void thread_grp_fu_562_p0();
    void thread_icmp_fu_920_p2();
    void thread_isNeg_fu_361_p3();
    void thread_lhs_V_1_fu_662_p1();
    void thread_lhs_V_2_fu_776_p5();
    void thread_lhs_V_3_fu_828_p1();
    void thread_lhs_V_4_fu_858_p3();
    void thread_lhs_V_7_cast_fu_786_p1();
    void thread_lhs_V_fu_578_p1();
    void thread_m_exp_1_cast_fu_387_p1();
    void thread_m_exp_2_fu_379_p3();
    void thread_m_exp_fu_321_p2();
    void thread_m_frac_l_V_2_cast_fu_357_p1();
    void thread_m_frac_l_V_fu_349_p3();
    void thread_not_Val2_i_fu_853_p2();
    void thread_not_demorgan_fu_299_p2();
    void thread_or_cond_fu_926_p2();
    void thread_out_exp_V_fu_969_p2();
    void thread_p_Result_16_fu_501_p3();
    void thread_p_Result_23_fu_265_p3();
    void thread_p_Result_25_fu_975_p4();
    void thread_p_Result_s_fu_327_p3();
    void thread_p_Val2_s_fu_261_p1();
    void thread_r_V_13_fu_415_p3();
    void thread_r_V_16_fu_690_p0();
    void thread_r_V_16_fu_690_p00();
    void thread_r_V_16_fu_690_p1();
    void thread_r_V_16_fu_690_p10();
    void thread_r_V_16_fu_690_p2();
    void thread_r_V_17_fu_760_p0();
    void thread_r_V_17_fu_760_p00();
    void thread_r_V_17_fu_760_p1();
    void thread_r_V_17_fu_760_p10();
    void thread_r_V_17_fu_760_p2();
    void thread_r_V_18_fu_843_p0();
    void thread_r_V_18_fu_843_p00();
    void thread_r_V_18_fu_843_p1();
    void thread_r_V_18_fu_843_p10();
    void thread_r_V_18_fu_843_p2();
    void thread_r_V_1_fu_409_p2();
    void thread_r_V_3_fu_468_p2();
    void thread_r_V_4_fu_473_p2();
    void thread_r_V_cast_fu_405_p1();
    void thread_r_V_fu_399_p2();
    void thread_r_exp_V_2_fu_903_p3();
    void thread_r_exp_V_3_fu_531_p3();
    void thread_r_exp_V_fu_898_p2();
    void thread_ret_V_20_cast_fu_884_p2();
    void thread_ret_V_4_fu_592_p2();
    void thread_ret_V_5_fu_669_p2();
    void thread_ret_V_6_fu_710_p1();
    void thread_ret_V_7_fu_831_p2();
    void thread_ret_V_8_fu_878_p2();
    void thread_rev_fu_1086_p2();
    void thread_rhs_V_1_fu_581_p3();
    void thread_rhs_V_2_fu_665_p1();
    void thread_rhs_V_3_cast_fu_588_p1();
    void thread_rhs_V_5_cast_fu_865_p1();
    void thread_rhs_V_fu_481_p3();
    void thread_sel_tmp10_fu_1128_p2();
    void thread_sel_tmp11_fu_1023_p2();
    void thread_sel_tmp12_fu_1029_p2();
    void thread_sel_tmp13_fu_1039_p2();
    void thread_sel_tmp14_fu_1045_p2();
    void thread_sel_tmp15_fu_1159_p2();
    void thread_sel_tmp1_fu_985_p2();
    void thread_sel_tmp2_fu_996_p2();
    void thread_sel_tmp3_fu_1106_p2();
    void thread_sel_tmp44_demorgan_fu_1034_p2();
    void thread_sel_tmp4_fu_1117_p2();
    void thread_sel_tmp5_fu_1001_p2();
    void thread_sel_tmp6_fu_1006_p2();
    void thread_sel_tmp7_fu_1091_p2();
    void thread_sel_tmp8_fu_1011_p2();
    void thread_sel_tmp9_fu_1017_p2();
    void thread_sel_tmp_fu_1101_p2();
    void thread_table_exp_Z1_array_s_address0();
    void thread_table_exp_Z1_array_s_ce0();
    void thread_table_f_Z2_array_V_address0();
    void thread_table_f_Z2_array_V_ce0();
    void thread_table_f_Z3_array_V_address0();
    void thread_table_f_Z3_array_V_address1();
    void thread_table_f_Z3_array_V_ce0();
    void thread_table_f_Z3_array_V_ce1();
    void thread_tmp10_fu_1112_p2();
    void thread_tmp11_fu_1123_p2();
    void thread_tmp12_fu_1134_p2();
    void thread_tmp13_fu_1051_p2();
    void thread_tmp51_cast_fu_798_p1();
    void thread_tmp6_fu_793_p2();
    void thread_tmp9_fu_990_p2();
    void thread_tmp_13_cast_fu_395_p1();
    void thread_tmp_13_fu_391_p1();
    void thread_tmp_14_fu_465_p1();
    void thread_tmp_15_fu_492_p4();
    void thread_tmp_16_fu_511_p2();
    void thread_tmp_16_i_fu_642_p1();
    void thread_tmp_17_fu_517_p2();
    void thread_tmp_17_i_fu_647_p1();
    void thread_tmp_18_fu_523_p3();
    void thread_tmp_19_fu_741_p1();
    void thread_tmp_1_fu_341_p3();
    void thread_tmp_1_i1_fu_675_p4();
    void thread_tmp_1_i_fu_293_p2();
    void thread_tmp_21_fu_868_p1();
    void thread_tmp_21_i_cast_fu_713_p1();
    void thread_tmp_22_fu_871_p3();
    void thread_tmp_23_fu_451_p2();
    void thread_tmp_23_i_fu_706_p1();
    void thread_tmp_24_fu_546_p3();
    void thread_tmp_24_i_fu_745_p4();
    void thread_tmp_25_fu_554_p2();
    void thread_tmp_26_fu_931_p2();
    void thread_tmp_27_fu_937_p4();
    void thread_tmp_27_i_cast_fu_790_p1();
    void thread_tmp_28_fu_947_p4();
    void thread_tmp_29_fu_1057_p1();
    void thread_tmp_30_fu_1061_p3();
    void thread_tmp_31_fu_1069_p2();
    void thread_tmp_32_fu_1074_p3();
    void thread_tmp_33_fu_1138_p3();
    void thread_tmp_34_fu_1146_p2();
    void thread_tmp_35_fu_1152_p3();
    void thread_tmp_36_fu_1164_p2();
    void thread_tmp_3_i_fu_305_p2();
    void thread_tmp_42_fu_508_p1();
    void thread_tmp_44_fu_849_p1();
    void thread_tmp_45_fu_890_p3();
    void thread_tmp_46_fu_910_p4();
    void thread_tmp_48_fu_965_p1();
    void thread_tmp_4_i_fu_311_p2();
    void thread_tmp_4_i_not_fu_1096_p2();
    void thread_tmp_8_fu_539_p3();
    void thread_tmp_V_3_fu_283_p1();
    void thread_tmp_V_4_fu_957_p3();
    void thread_tmp_V_fu_273_p4();
    void thread_tmp_cast_31_fu_721_p1();
    void thread_tmp_cast_fu_375_p1();
    void thread_tmp_fu_716_p2();
    void thread_tmp_i1_cast_fu_317_p1();
    void thread_tmp_i_fu_287_p2();
    void thread_tmp_s_fu_369_p2();
    void thread_x_is_ninf_fu_1082_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
