{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641270735134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641270735140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 04 12:32:15 2022 " "Processing started: Tue Jan 04 12:32:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641270735140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270735140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270735140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641270735976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641270735977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "save_ram.sv 3 3 " "Found 3 design units, including 3 entities, in source file save_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 save " "Found entity 1: save" {  } { { "save_ram.sv" "" { Text "D:/ECE385/Final_project/save_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744206 ""} { "Info" "ISGN_ENTITY_NAME" "2 SAVE_RAM " "Found entity 2: SAVE_RAM" {  } { { "save_ram.sv" "" { Text "D:/ECE385/Final_project/save_ram.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744206 ""} { "Info" "ISGN_ENTITY_NAME" "3 SAVED_RAM " "Found entity 3: SAVED_RAM" {  } { { "save_ram.sv" "" { Text "D:/ECE385/Final_project/save_ram.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_killer_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2_killer_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 killerFSM " "Found entity 1: killerFSM" {  } { { "2_killer_FSM.sv" "" { Text "D:/ECE385/Final_project/2_killer_FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/lab8_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/lab8_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc " "Found entity 1: lab8_soc" {  } { { "lab8_soc/synthesis/lab8_soc.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/lab8_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab8_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_irq_mapper " "Found entity 1: lab8_soc_irq_mapper" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0 " "Found entity 1: lab8_soc_mm_interconnect_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744241 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641270744255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641270744255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_003_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744256 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_003 " "Found entity 2: lab8_soc_mm_interconnect_0_router_003" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641270744258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641270744258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744258 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_002 " "Found entity 2: lab8_soc_mm_interconnect_0_router_002" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641270744260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641270744260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_001_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744261 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_001 " "Found entity 2: lab8_soc_mm_interconnect_0_router_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641270744262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641270744262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744263 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router " "Found entity 2: lab8_soc_mm_interconnect_0_router" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sysid_qsys_0 " "Found entity 1: lab8_soc_sysid_qsys_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab8_soc_sdram_pll_dffpipe_l2c" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744283 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab8_soc_sdram_pll_stdsync_sv6" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744283 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_sdram_pll_altpll_lqa2 " "Found entity 3: lab8_soc_sdram_pll_altpll_lqa2" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744283 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_sdram_pll " "Found entity 4: lab8_soc_sdram_pll" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sdram_input_efifo_module " "Found entity 1: lab8_soc_sdram_input_efifo_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744286 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_sdram " "Found entity 2: lab8_soc_sdram" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_data " "Found entity 1: lab8_soc_otg_hpi_data" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_cs " "Found entity 1: lab8_soc_otg_hpi_cs" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_address " "Found entity 1: lab8_soc_otg_hpi_address" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_onchip_memory2_0 " "Found entity 1: lab8_soc_onchip_memory2_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0 " "Found entity 1: lab8_soc_nios2_gen2_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab8_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab8_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab8_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab8_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab8_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab8_soc_nios2_gen2_0_cpu " "Found entity 21: lab8_soc_nios2_gen2_0_cpu" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_keycode " "Found entity 1: lab8_soc_keycode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_keycode.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab8_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744330 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab8_soc_jtag_uart_0_scfifo_w" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744330 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab8_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744330 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab8_soc_jtag_uart_0_scfifo_r" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744330 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_jtag_uart_0 " "Found entity 5: lab8_soc_jtag_uart_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1_kid_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file 1_kid_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kid_FSM " "Found entity 1: kid_FSM" {  } { { "1_kid_FSM.sv" "" { Text "D:/ECE385/Final_project/1_kid_FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "0_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file 0_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "0_FSM.sv" "" { Text "D:/ECE385/Final_project/0_FSM.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startpage_ram.sv 2 2 " "Found 2 design units, including 2 entities, in source file startpage_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 startpage " "Found entity 1: startpage" {  } { { "startpage_ram.sv" "" { Text "D:/ECE385/Final_project/startpage_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744338 ""} { "Info" "ISGN_ENTITY_NAME" "2 startpage_RAM " "Found entity 2: startpage_RAM" {  } { { "startpage_ram.sv" "" { Text "D:/ECE385/Final_project/startpage_ram.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kill.sv 1 1 " "Found 1 design units, including 1 entities, in source file kill.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kill " "Found entity 1: kill" {  } { { "kill.sv" "" { Text "D:/ECE385/Final_project/kill.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "killer_ram.sv 5 5 " "Found 5 design units, including 5 entities, in source file killer_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 killer " "Found entity 1: killer" {  } { { "killer_ram.sv" "" { Text "D:/ECE385/Final_project/killer_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744346 ""} { "Info" "ISGN_ENTITY_NAME" "2 KILLER_ROM " "Found entity 2: KILLER_ROM" {  } { { "killer_ram.sv" "" { Text "D:/ECE385/Final_project/killer_ram.sv" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744346 ""} { "Info" "ISGN_ENTITY_NAME" "3 KILLER_D_ROM " "Found entity 3: KILLER_D_ROM" {  } { { "killer_ram.sv" "" { Text "D:/ECE385/Final_project/killer_ram.sv" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744346 ""} { "Info" "ISGN_ENTITY_NAME" "4 KILLER_R_ROM " "Found entity 4: KILLER_R_ROM" {  } { { "killer_ram.sv" "" { Text "D:/ECE385/Final_project/killer_ram.sv" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744346 ""} { "Info" "ISGN_ENTITY_NAME" "5 KILLER_L_ROM " "Found entity 5: KILLER_L_ROM" {  } { { "killer_ram.sv" "" { Text "D:/ECE385/Final_project/killer_ram.sv" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision.sv 1 1 " "Found 1 design units, including 1 entities, in source file collision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "collision.sv" "" { Text "D:/ECE385/Final_project/collision.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ground_ram.sv 3 3 " "Found 3 design units, including 3 entities, in source file ground_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ground " "Found entity 1: ground" {  } { { "ground_ram.sv" "" { Text "D:/ECE385/Final_project/ground_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744354 ""} { "Info" "ISGN_ENTITY_NAME" "2 ground_RAM " "Found entity 2: ground_RAM" {  } { { "ground_ram.sv" "" { Text "D:/ECE385/Final_project/ground_ram.sv" 504 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744354 ""} { "Info" "ISGN_ENTITY_NAME" "3 nograss_RAM " "Found entity 3: nograss_RAM" {  } { { "ground_ram.sv" "" { Text "D:/ECE385/Final_project/ground_ram.sv" 530 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kid.sv 1 1 " "Found 1 design units, including 1 entities, in source file kid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kid_logic " "Found entity 1: kid_logic" {  } { { "kid.sv" "" { Text "D:/ECE385/Final_project/kid.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kid_ram.sv 18 18 " "Found 18 design units, including 18 entities, in source file kid_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kid " "Found entity 1: kid" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744370 ""} { "Info" "ISGN_ENTITY_NAME" "2 KID_RAM " "Found entity 2: KID_RAM" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744370 ""} { "Info" "ISGN_ENTITY_NAME" "3 KID_R1_RAM " "Found entity 3: KID_R1_RAM" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744370 ""} { "Info" "ISGN_ENTITY_NAME" "4 KID_R2_RAM " "Found entity 4: KID_R2_RAM" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744370 ""} { "Info" "ISGN_ENTITY_NAME" "5 KID_R3_RAM " "Found entity 5: KID_R3_RAM" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744370 ""} { "Info" "ISGN_ENTITY_NAME" "6 KID_L_RAM " "Found entity 6: KID_L_RAM" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744370 ""} { "Info" "ISGN_ENTITY_NAME" "7 KID_L1_RAM " "Found entity 7: KID_L1_RAM" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744370 ""} { "Info" "ISGN_ENTITY_NAME" "8 KID_L2_RAM " "Found entity 8: KID_L2_RAM" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744370 ""} { "Info" "ISGN_ENTITY_NAME" "9 KID_L3_RAM " "Found entity 9: KID_L3_RAM" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744370 ""} { "Info" "ISGN_ENTITY_NAME" "10 KID_JR_RAM " "Found entity 10: KID_JR_RAM" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744370 ""} { "Info" "ISGN_ENTITY_NAME" "11 KID_JL_RAM " "Found entity 11: KID_JL_RAM" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744370 ""} { "Info" "ISGN_ENTITY_NAME" "12 KID_JR1_RAM " "Found entity 12: KID_JR1_RAM" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744370 ""} { "Info" "ISGN_ENTITY_NAME" "13 KID_JL1_RAM " "Found entity 13: KID_JL1_RAM" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744370 ""} { "Info" "ISGN_ENTITY_NAME" "14 KID_FR_RAM " "Found entity 14: KID_FR_RAM" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744370 ""} { "Info" "ISGN_ENTITY_NAME" "15 KID_FL_RAM " "Found entity 15: KID_FL_RAM" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744370 ""} { "Info" "ISGN_ENTITY_NAME" "16 KID_FR1_RAM " "Found entity 16: KID_FR1_RAM" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 456 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744370 ""} { "Info" "ISGN_ENTITY_NAME" "17 KID_FL1_RAM " "Found entity 17: KID_FL1_RAM" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 480 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744370 ""} { "Info" "ISGN_ENTITY_NAME" "18 KID_DIE_RAM " "Found entity 18: KID_DIE_RAM" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background_ram.sv 2 2 " "Found 2 design units, including 2 entities, in source file background_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background_ram.sv" "" { Text "D:/ECE385/Final_project/background_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744374 ""} { "Info" "ISGN_ENTITY_NAME" "2 background_RAM " "Found entity 2: background_RAM" {  } { { "background_ram.sv" "" { Text "D:/ECE385/Final_project/background_ram.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "D:/ECE385/Final_project/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "D:/ECE385/Final_project/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "D:/ECE385/Final_project/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744383 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "D:/ECE385/Final_project/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1641270744385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/ECE385/Final_project/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "D:/ECE385/Final_project/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744388 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 ball.sv(89) " "Verilog HDL Expression warning at ball.sv(89): truncated literal to match 4 bits" {  } { { "ball.sv" "" { Text "D:/ECE385/Final_project/ball.sv" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1641270744389 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 ball.sv(97) " "Verilog HDL Expression warning at ball.sv(97): truncated literal to match 4 bits" {  } { { "ball.sv" "" { Text "D:/ECE385/Final_project/ball.sv" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1641270744390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "D:/ECE385/Final_project/ball.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744391 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab8_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1641270744406 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab8_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1641270744406 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab8_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1641270744406 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab8_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1641270744408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8 " "Elaborating entity \"lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641270744591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "lab8.sv" "hpi_io_inst" { Text "D:/ECE385/Final_project/lab8.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270744658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc lab8_soc:nios_system " "Elaborating entity \"lab8_soc\" for hierarchy \"lab8_soc:nios_system\"" {  } { { "lab8.sv" "nios_system" { Text "D:/ECE385/Final_project/lab8.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270744665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_jtag_uart_0 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab8_soc_jtag_uart_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "jtag_uart_0" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/lab8_soc.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270744700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_jtag_uart_0_scfifo_w lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab8_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "the_lab8_soc_jtag_uart_0_scfifo_w" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270744710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "wfifo" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270744899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270744904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270744904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270744904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270744904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270744904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270744904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270744904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270744904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270744904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270744904 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270744904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/ECE385/Final_project/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus/quartus_file/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270744953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/ECE385/Final_project/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/ECE385/Final_project/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270744973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/ECE385/Final_project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270744990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270744990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/ECE385/Final_project/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270744993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/ECE385/Final_project/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270745038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270745038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/ECE385/Final_project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270745041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270745089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270745089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/ECE385/Final_project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270745092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/ECE385/Final_project/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270745140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270745140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/ECE385/Final_project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270745142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_jtag_uart_0_scfifo_r lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab8_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "the_lab8_soc_jtag_uart_0_scfifo_r" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270745159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "lab8_soc_jtag_uart_0_alt_jtag_atlantic" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270745420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270745443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270745443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270745443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270745443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270745443 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270745443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/quartus/quartus_file/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270745930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/quartus_file/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_keycode lab8_soc:nios_system\|lab8_soc_keycode:keycode " "Elaborating entity \"lab8_soc_keycode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_keycode:keycode\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "keycode" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/lab8_soc.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0 lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab8_soc_nios2_gen2_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "nios2_gen2_0" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/lab8_soc.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" "cpu" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_test_bench lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_test_bench:the_lab8_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_test_bench:the_lab8_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_test_bench" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_register_bank_a_module lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "lab8_soc_nios2_gen2_0_cpu_register_bank_a" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746268 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270746268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270746323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270746323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus_file/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_register_bank_b_module lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "lab8_soc_nios2_gen2_0_cpu_register_bank_b" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746428 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270746428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_break lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_im lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_ocimem lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746636 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270746636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270746690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270746690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus_file/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_debug_slave_tck lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab8_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746815 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270746815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/quartus/quartus_file/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746818 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/quartus/quartus_file/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/quartus/quartus_file/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/quartus_file/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_onchip_memory2_0 lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab8_soc_onchip_memory2_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "onchip_memory2_0" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/lab8_soc.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" "the_altsyncram" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab8_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab8_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270746871 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270746871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sqg1 " "Found entity 1: altsyncram_sqg1" {  } { { "db/altsyncram_sqg1.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_sqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270746925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270746925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sqg1 lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sqg1:auto_generated " "Elaborating entity \"altsyncram_sqg1\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus_file/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270746927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_otg_hpi_address lab8_soc:nios_system\|lab8_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"lab8_soc_otg_hpi_address\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "otg_hpi_address" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/lab8_soc.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_otg_hpi_cs lab8_soc:nios_system\|lab8_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"lab8_soc_otg_hpi_cs\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "otg_hpi_cs" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/lab8_soc.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_otg_hpi_data lab8_soc:nios_system\|lab8_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"lab8_soc_otg_hpi_data\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "otg_hpi_data" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/lab8_soc.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram lab8_soc:nios_system\|lab8_soc_sdram:sdram " "Elaborating entity \"lab8_soc_sdram\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram:sdram\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "sdram" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/lab8_soc.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_input_efifo_module lab8_soc:nios_system\|lab8_soc_sdram:sdram\|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module " "Elaborating entity \"lab8_soc_sdram_input_efifo_module\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram:sdram\|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "the_lab8_soc_sdram_input_efifo_module" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_pll lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab8_soc_sdram_pll\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "sdram_pll" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/lab8_soc.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_pll_stdsync_sv6 lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab8_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "stdsync2" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_pll_dffpipe_l2c lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_stdsync_sv6:stdsync2\|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab8_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_stdsync_sv6:stdsync2\|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "dffpipe3" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_pll_altpll_lqa2 lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"lab8_soc_sdram_pll_altpll_lqa2\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "sd1" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sysid_qsys_0 lab8_soc:nios_system\|lab8_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab8_soc_sysid_qsys_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "sysid_qsys_0" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/lab8_soc.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab8_soc_mm_interconnect_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "mm_interconnect_0" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/lab8_soc.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 3016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab8_soc_mm_interconnect_0_router\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router:router\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "router" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_default_decode lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router:router\|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router:router\|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "router_001" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_001_default_decode lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_001:router_001\|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_001:router_001\|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_002 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_002\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "router_002" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270747992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_002_default_decode lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_002:router_002\|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_002:router_002\|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_003 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_003\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "router_003" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_003_default_decode lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_003:router_003\|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_003:router_003\|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_cmd_demux lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab8_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "cmd_demux" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_cmd_demux_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_cmd_mux lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab8_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "cmd_mux" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_cmd_mux_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_rsp_demux lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab8_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "rsp_demux" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_rsp_demux_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_rsp_mux lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab8_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "rsp_mux" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 5039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_rsp_mux_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 5080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "crosser" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 5114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_avalon_st_adapter lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab8_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 5245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_irq_mapper lab8_soc:nios_system\|lab8_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab8_soc_irq_mapper\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_irq_mapper:irq_mapper\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "irq_mapper" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/lab8_soc.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab8_soc:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "rst_controller" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/lab8_soc.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab8_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab8_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab8_soc:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "rst_controller_001" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/lab8_soc.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab8_soc:nios_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller_002\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "rst_controller_002" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/lab8_soc.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "lab8.sv" "vga_clk_instance" { Text "D:/ECE385/Final_project/lab8.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "D:/ECE385/Final_project/vga_clk.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "D:/ECE385/Final_project/vga_clk.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270748518 ""}  } { { "vga_clk.v" "" { Text "D:/ECE385/Final_project/vga_clk.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270748518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/ECE385/Final_project/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270748570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270748570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus/quartus_file/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "lab8.sv" "vga_controller_instance" { Text "D:/ECE385/Final_project/lab8.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:ball_instance " "Elaborating entity \"ball\" for hierarchy \"ball:ball_instance\"" {  } { { "lab8.sv" "ball_instance" { Text "D:/ECE385/Final_project/lab8.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSM " "Elaborating entity \"FSM\" for hierarchy \"FSM:FSM\"" {  } { { "lab8.sv" "FSM" { Text "D:/ECE385/Final_project/lab8.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startpage startpage:startpage_ram " "Elaborating entity \"startpage\" for hierarchy \"startpage:startpage_ram\"" {  } { { "lab8.sv" "startpage_ram" { Text "D:/ECE385/Final_project/lab8.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 startpage_ram.sv(13) " "Verilog HDL assignment warning at startpage_ram.sv(13): truncated value with size 32 to match size of target (19)" {  } { { "startpage_ram.sv" "" { Text "D:/ECE385/Final_project/startpage_ram.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270748603 "|lab8|startpage:startpage_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startpage_RAM startpage:startpage_ram\|startpage_RAM:startpage_RAM " "Elaborating entity \"startpage_RAM\" for hierarchy \"startpage:startpage_ram\|startpage_RAM:startpage_RAM\"" {  } { { "startpage_ram.sv" "startpage_RAM" { Text "D:/ECE385/Final_project/startpage_ram.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270748609 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 startpage_ram.sv(36) " "Net \"mem.data_a\" at startpage_ram.sv(36) has no driver or initial value, using a default initial value '0'" {  } { { "startpage_ram.sv" "" { Text "D:/ECE385/Final_project/startpage_ram.sv" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270766251 "|lab8|startpage:startpage_ram|startpage_RAM:startpage_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 startpage_ram.sv(36) " "Net \"mem.waddr_a\" at startpage_ram.sv(36) has no driver or initial value, using a default initial value '0'" {  } { { "startpage_ram.sv" "" { Text "D:/ECE385/Final_project/startpage_ram.sv" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270766251 "|lab8|startpage:startpage_ram|startpage_RAM:startpage_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 startpage_ram.sv(36) " "Net \"mem.we_a\" at startpage_ram.sv(36) has no driver or initial value, using a default initial value '0'" {  } { { "startpage_ram.sv" "" { Text "D:/ECE385/Final_project/startpage_ram.sv" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270766252 "|lab8|startpage:startpage_ram|startpage_RAM:startpage_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background background:background_ram " "Elaborating entity \"background\" for hierarchy \"background:background_ram\"" {  } { { "lab8.sv" "background_ram" { Text "D:/ECE385/Final_project/lab8.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270766279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 background_ram.sv(13) " "Verilog HDL assignment warning at background_ram.sv(13): truncated value with size 32 to match size of target (19)" {  } { { "background_ram.sv" "" { Text "D:/ECE385/Final_project/background_ram.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270766280 "|lab8|background:background_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_RAM background:background_ram\|background_RAM:background_RAM " "Elaborating entity \"background_RAM\" for hierarchy \"background:background_ram\|background_RAM:background_RAM\"" {  } { { "background_ram.sv" "background_RAM" { Text "D:/ECE385/Final_project/background_ram.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270766285 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 background_ram.sv(36) " "Net \"mem.data_a\" at background_ram.sv(36) has no driver or initial value, using a default initial value '0'" {  } { { "background_ram.sv" "" { Text "D:/ECE385/Final_project/background_ram.sv" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783796 "|lab8|background:background_ram|background_RAM:background_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 background_ram.sv(36) " "Net \"mem.waddr_a\" at background_ram.sv(36) has no driver or initial value, using a default initial value '0'" {  } { { "background_ram.sv" "" { Text "D:/ECE385/Final_project/background_ram.sv" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783796 "|lab8|background:background_ram|background_RAM:background_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 background_ram.sv(36) " "Net \"mem.we_a\" at background_ram.sv(36) has no driver or initial value, using a default initial value '0'" {  } { { "background_ram.sv" "" { Text "D:/ECE385/Final_project/background_ram.sv" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783797 "|lab8|background:background_ram|background_RAM:background_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kid_logic kid_logic:kid_l " "Elaborating entity \"kid_logic\" for hierarchy \"kid_logic:kid_l\"" {  } { { "lab8.sv" "kid_l" { Text "D:/ECE385/Final_project/lab8.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270783827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 kid.sv(70) " "Verilog HDL assignment warning at kid.sv(70): truncated value with size 10 to match size of target (6)" {  } { { "kid.sv" "" { Text "D:/ECE385/Final_project/kid.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270783827 "|lab8|kid_logic:kid_l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kid kid:kid_ram " "Elaborating entity \"kid\" for hierarchy \"kid:kid_ram\"" {  } { { "lab8.sv" "kid_ram" { Text "D:/ECE385/Final_project/lab8.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270783843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KID_RAM kid:kid_ram\|KID_RAM:KID_RAM " "Elaborating entity \"KID_RAM\" for hierarchy \"kid:kid_ram\|KID_RAM:KID_RAM\"" {  } { { "kid_ram.sv" "KID_RAM" { Text "D:/ECE385/Final_project/kid_ram.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270783860 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 kid_ram.sv(117) " "Net \"mem.data_a\" at kid_ram.sv(117) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 117 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783865 "|lab8|kid:kid_ram|KID_RAM:KID_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 kid_ram.sv(117) " "Net \"mem.waddr_a\" at kid_ram.sv(117) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 117 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783865 "|lab8|kid:kid_ram|KID_RAM:KID_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 kid_ram.sv(117) " "Net \"mem.we_a\" at kid_ram.sv(117) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 117 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783865 "|lab8|kid:kid_ram|KID_RAM:KID_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KID_R1_RAM kid:kid_ram\|KID_R1_RAM:KID_R1_RAM " "Elaborating entity \"KID_R1_RAM\" for hierarchy \"kid:kid_ram\|KID_R1_RAM:KID_R1_RAM\"" {  } { { "kid_ram.sv" "KID_R1_RAM" { Text "D:/ECE385/Final_project/kid_ram.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270783885 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 kid_ram.sv(142) " "Net \"mem.data_a\" at kid_ram.sv(142) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 142 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783890 "|lab8|kid:kid_ram|KID_R1_RAM:KID_R1_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 kid_ram.sv(142) " "Net \"mem.waddr_a\" at kid_ram.sv(142) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 142 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783890 "|lab8|kid:kid_ram|KID_R1_RAM:KID_R1_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 kid_ram.sv(142) " "Net \"mem.we_a\" at kid_ram.sv(142) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 142 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783890 "|lab8|kid:kid_ram|KID_R1_RAM:KID_R1_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KID_R2_RAM kid:kid_ram\|KID_R2_RAM:KID_R2_RAM " "Elaborating entity \"KID_R2_RAM\" for hierarchy \"kid:kid_ram\|KID_R2_RAM:KID_R2_RAM\"" {  } { { "kid_ram.sv" "KID_R2_RAM" { Text "D:/ECE385/Final_project/kid_ram.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270783909 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 kid_ram.sv(167) " "Net \"mem.data_a\" at kid_ram.sv(167) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 167 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783915 "|lab8|kid:kid_ram|KID_R2_RAM:KID_R2_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 kid_ram.sv(167) " "Net \"mem.waddr_a\" at kid_ram.sv(167) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 167 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783915 "|lab8|kid:kid_ram|KID_R2_RAM:KID_R2_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 kid_ram.sv(167) " "Net \"mem.we_a\" at kid_ram.sv(167) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 167 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783915 "|lab8|kid:kid_ram|KID_R2_RAM:KID_R2_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KID_R3_RAM kid:kid_ram\|KID_R3_RAM:KID_R3_RAM " "Elaborating entity \"KID_R3_RAM\" for hierarchy \"kid:kid_ram\|KID_R3_RAM:KID_R3_RAM\"" {  } { { "kid_ram.sv" "KID_R3_RAM" { Text "D:/ECE385/Final_project/kid_ram.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270783934 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 kid_ram.sv(192) " "Net \"mem.data_a\" at kid_ram.sv(192) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 192 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783939 "|lab8|kid:kid_ram|KID_R3_RAM:KID_R3_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 kid_ram.sv(192) " "Net \"mem.waddr_a\" at kid_ram.sv(192) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 192 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783940 "|lab8|kid:kid_ram|KID_R3_RAM:KID_R3_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 kid_ram.sv(192) " "Net \"mem.we_a\" at kid_ram.sv(192) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 192 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783940 "|lab8|kid:kid_ram|KID_R3_RAM:KID_R3_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KID_L_RAM kid:kid_ram\|KID_L_RAM:KID_L_RAM " "Elaborating entity \"KID_L_RAM\" for hierarchy \"kid:kid_ram\|KID_L_RAM:KID_L_RAM\"" {  } { { "kid_ram.sv" "KID_L_RAM" { Text "D:/ECE385/Final_project/kid_ram.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270783958 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 kid_ram.sv(216) " "Net \"mem.data_a\" at kid_ram.sv(216) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 216 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783964 "|lab8|kid:kid_ram|KID_L_RAM:KID_L_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 kid_ram.sv(216) " "Net \"mem.waddr_a\" at kid_ram.sv(216) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 216 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783964 "|lab8|kid:kid_ram|KID_L_RAM:KID_L_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 kid_ram.sv(216) " "Net \"mem.we_a\" at kid_ram.sv(216) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 216 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783964 "|lab8|kid:kid_ram|KID_L_RAM:KID_L_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KID_L1_RAM kid:kid_ram\|KID_L1_RAM:KID_L1_RAM " "Elaborating entity \"KID_L1_RAM\" for hierarchy \"kid:kid_ram\|KID_L1_RAM:KID_L1_RAM\"" {  } { { "kid_ram.sv" "KID_L1_RAM" { Text "D:/ECE385/Final_project/kid_ram.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270783983 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 kid_ram.sv(241) " "Net \"mem.data_a\" at kid_ram.sv(241) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 241 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783989 "|lab8|kid:kid_ram|KID_L1_RAM:KID_L1_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 kid_ram.sv(241) " "Net \"mem.waddr_a\" at kid_ram.sv(241) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 241 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783989 "|lab8|kid:kid_ram|KID_L1_RAM:KID_L1_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 kid_ram.sv(241) " "Net \"mem.we_a\" at kid_ram.sv(241) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 241 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270783989 "|lab8|kid:kid_ram|KID_L1_RAM:KID_L1_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KID_L2_RAM kid:kid_ram\|KID_L2_RAM:KID_L2_RAM " "Elaborating entity \"KID_L2_RAM\" for hierarchy \"kid:kid_ram\|KID_L2_RAM:KID_L2_RAM\"" {  } { { "kid_ram.sv" "KID_L2_RAM" { Text "D:/ECE385/Final_project/kid_ram.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270784008 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 kid_ram.sv(266) " "Net \"mem.data_a\" at kid_ram.sv(266) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 266 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784013 "|lab8|kid:kid_ram|KID_L2_RAM:KID_L2_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 kid_ram.sv(266) " "Net \"mem.waddr_a\" at kid_ram.sv(266) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 266 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784013 "|lab8|kid:kid_ram|KID_L2_RAM:KID_L2_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 kid_ram.sv(266) " "Net \"mem.we_a\" at kid_ram.sv(266) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 266 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784013 "|lab8|kid:kid_ram|KID_L2_RAM:KID_L2_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KID_L3_RAM kid:kid_ram\|KID_L3_RAM:KID_L3_RAM " "Elaborating entity \"KID_L3_RAM\" for hierarchy \"kid:kid_ram\|KID_L3_RAM:KID_L3_RAM\"" {  } { { "kid_ram.sv" "KID_L3_RAM" { Text "D:/ECE385/Final_project/kid_ram.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270784032 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 kid_ram.sv(290) " "Net \"mem.data_a\" at kid_ram.sv(290) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 290 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784037 "|lab8|kid:kid_ram|KID_L3_RAM:KID_L3_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 kid_ram.sv(290) " "Net \"mem.waddr_a\" at kid_ram.sv(290) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 290 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784038 "|lab8|kid:kid_ram|KID_L3_RAM:KID_L3_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 kid_ram.sv(290) " "Net \"mem.we_a\" at kid_ram.sv(290) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 290 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784038 "|lab8|kid:kid_ram|KID_L3_RAM:KID_L3_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KID_JR_RAM kid:kid_ram\|KID_JR_RAM:KID_JR_RAM " "Elaborating entity \"KID_JR_RAM\" for hierarchy \"kid:kid_ram\|KID_JR_RAM:KID_JR_RAM\"" {  } { { "kid_ram.sv" "KID_JR_RAM" { Text "D:/ECE385/Final_project/kid_ram.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270784056 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 kid_ram.sv(315) " "Net \"mem.data_a\" at kid_ram.sv(315) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 315 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784062 "|lab8|kid:kid_ram|KID_JR_RAM:KID_JR_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 kid_ram.sv(315) " "Net \"mem.waddr_a\" at kid_ram.sv(315) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 315 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784062 "|lab8|kid:kid_ram|KID_JR_RAM:KID_JR_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 kid_ram.sv(315) " "Net \"mem.we_a\" at kid_ram.sv(315) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 315 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784062 "|lab8|kid:kid_ram|KID_JR_RAM:KID_JR_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KID_JR1_RAM kid:kid_ram\|KID_JR1_RAM:KID_JR1_RAM " "Elaborating entity \"KID_JR1_RAM\" for hierarchy \"kid:kid_ram\|KID_JR1_RAM:KID_JR1_RAM\"" {  } { { "kid_ram.sv" "KID_JR1_RAM" { Text "D:/ECE385/Final_project/kid_ram.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270784082 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 kid_ram.sv(366) " "Net \"mem.data_a\" at kid_ram.sv(366) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 366 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784088 "|lab8|kid:kid_ram|KID_JR1_RAM:KID_JR1_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 kid_ram.sv(366) " "Net \"mem.waddr_a\" at kid_ram.sv(366) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 366 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784088 "|lab8|kid:kid_ram|KID_JR1_RAM:KID_JR1_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 kid_ram.sv(366) " "Net \"mem.we_a\" at kid_ram.sv(366) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 366 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784088 "|lab8|kid:kid_ram|KID_JR1_RAM:KID_JR1_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KID_FR_RAM kid:kid_ram\|KID_FR_RAM:KID_FR_RAM " "Elaborating entity \"KID_FR_RAM\" for hierarchy \"kid:kid_ram\|KID_FR_RAM:KID_FR_RAM\"" {  } { { "kid_ram.sv" "KID_FR_RAM" { Text "D:/ECE385/Final_project/kid_ram.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270784106 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 kid_ram.sv(416) " "Net \"mem.data_a\" at kid_ram.sv(416) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 416 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784112 "|lab8|kid:kid_ram|KID_FR_RAM:KID_FR_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 kid_ram.sv(416) " "Net \"mem.waddr_a\" at kid_ram.sv(416) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 416 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784112 "|lab8|kid:kid_ram|KID_FR_RAM:KID_FR_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 kid_ram.sv(416) " "Net \"mem.we_a\" at kid_ram.sv(416) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 416 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784112 "|lab8|kid:kid_ram|KID_FR_RAM:KID_FR_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KID_FR1_RAM kid:kid_ram\|KID_FR1_RAM:KID_FR1_RAM " "Elaborating entity \"KID_FR1_RAM\" for hierarchy \"kid:kid_ram\|KID_FR1_RAM:KID_FR1_RAM\"" {  } { { "kid_ram.sv" "KID_FR1_RAM" { Text "D:/ECE385/Final_project/kid_ram.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270784131 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 kid_ram.sv(466) " "Net \"mem.data_a\" at kid_ram.sv(466) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 466 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784137 "|lab8|kid:kid_ram|KID_FR1_RAM:KID_FR1_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 kid_ram.sv(466) " "Net \"mem.waddr_a\" at kid_ram.sv(466) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 466 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784137 "|lab8|kid:kid_ram|KID_FR1_RAM:KID_FR1_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 kid_ram.sv(466) " "Net \"mem.we_a\" at kid_ram.sv(466) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 466 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784137 "|lab8|kid:kid_ram|KID_FR1_RAM:KID_FR1_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KID_JL_RAM kid:kid_ram\|KID_JL_RAM:KID_JL_RAM " "Elaborating entity \"KID_JL_RAM\" for hierarchy \"kid:kid_ram\|KID_JL_RAM:KID_JL_RAM\"" {  } { { "kid_ram.sv" "KID_JL_RAM" { Text "D:/ECE385/Final_project/kid_ram.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270784156 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 kid_ram.sv(339) " "Net \"mem.data_a\" at kid_ram.sv(339) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 339 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784161 "|lab8|kid:kid_ram|KID_JL_RAM:KID_JL_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 kid_ram.sv(339) " "Net \"mem.waddr_a\" at kid_ram.sv(339) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 339 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784161 "|lab8|kid:kid_ram|KID_JL_RAM:KID_JL_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 kid_ram.sv(339) " "Net \"mem.we_a\" at kid_ram.sv(339) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 339 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784162 "|lab8|kid:kid_ram|KID_JL_RAM:KID_JL_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KID_JL1_RAM kid:kid_ram\|KID_JL1_RAM:KID_JL1_RAM " "Elaborating entity \"KID_JL1_RAM\" for hierarchy \"kid:kid_ram\|KID_JL1_RAM:KID_JL1_RAM\"" {  } { { "kid_ram.sv" "KID_JL1_RAM" { Text "D:/ECE385/Final_project/kid_ram.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270784180 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 kid_ram.sv(391) " "Net \"mem.data_a\" at kid_ram.sv(391) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 391 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784186 "|lab8|kid:kid_ram|KID_JL1_RAM:KID_JL1_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 kid_ram.sv(391) " "Net \"mem.waddr_a\" at kid_ram.sv(391) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 391 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784186 "|lab8|kid:kid_ram|KID_JL1_RAM:KID_JL1_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 kid_ram.sv(391) " "Net \"mem.we_a\" at kid_ram.sv(391) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 391 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784186 "|lab8|kid:kid_ram|KID_JL1_RAM:KID_JL1_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KID_FL_RAM kid:kid_ram\|KID_FL_RAM:KID_FL_RAM " "Elaborating entity \"KID_FL_RAM\" for hierarchy \"kid:kid_ram\|KID_FL_RAM:KID_FL_RAM\"" {  } { { "kid_ram.sv" "KID_FL_RAM" { Text "D:/ECE385/Final_project/kid_ram.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270784205 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 kid_ram.sv(441) " "Net \"mem.data_a\" at kid_ram.sv(441) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 441 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784211 "|lab8|kid:kid_ram|KID_FL_RAM:KID_FL_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 kid_ram.sv(441) " "Net \"mem.waddr_a\" at kid_ram.sv(441) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 441 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784211 "|lab8|kid:kid_ram|KID_FL_RAM:KID_FL_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 kid_ram.sv(441) " "Net \"mem.we_a\" at kid_ram.sv(441) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 441 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784211 "|lab8|kid:kid_ram|KID_FL_RAM:KID_FL_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KID_FL1_RAM kid:kid_ram\|KID_FL1_RAM:KID_FL1_RAM " "Elaborating entity \"KID_FL1_RAM\" for hierarchy \"kid:kid_ram\|KID_FL1_RAM:KID_FL1_RAM\"" {  } { { "kid_ram.sv" "KID_FL1_RAM" { Text "D:/ECE385/Final_project/kid_ram.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270784230 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 kid_ram.sv(490) " "Net \"mem.data_a\" at kid_ram.sv(490) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 490 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784235 "|lab8|kid:kid_ram|KID_FL1_RAM:KID_FL1_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 kid_ram.sv(490) " "Net \"mem.waddr_a\" at kid_ram.sv(490) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 490 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784235 "|lab8|kid:kid_ram|KID_FL1_RAM:KID_FL1_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 kid_ram.sv(490) " "Net \"mem.we_a\" at kid_ram.sv(490) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 490 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784235 "|lab8|kid:kid_ram|KID_FL1_RAM:KID_FL1_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KID_DIE_RAM kid:kid_ram\|KID_DIE_RAM:KID_DIE_RAM " "Elaborating entity \"KID_DIE_RAM\" for hierarchy \"kid:kid_ram\|KID_DIE_RAM:KID_DIE_RAM\"" {  } { { "kid_ram.sv" "KID_DIE_RAM" { Text "D:/ECE385/Final_project/kid_ram.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270784254 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 kid_ram.sv(515) " "Net \"mem.data_a\" at kid_ram.sv(515) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 515 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784260 "|lab8|kid:kid_ram|KID_DIE_RAM:KID_DIE_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 kid_ram.sv(515) " "Net \"mem.waddr_a\" at kid_ram.sv(515) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 515 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784260 "|lab8|kid:kid_ram|KID_DIE_RAM:KID_DIE_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 kid_ram.sv(515) " "Net \"mem.we_a\" at kid_ram.sv(515) has no driver or initial value, using a default initial value '0'" {  } { { "kid_ram.sv" "" { Text "D:/ECE385/Final_project/kid_ram.sv" 515 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784260 "|lab8|kid:kid_ram|KID_DIE_RAM:KID_DIE_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kid_FSM kid_FSM:kid_FSM " "Elaborating entity \"kid_FSM\" for hierarchy \"kid_FSM:kid_FSM\"" {  } { { "lab8.sv" "kid_FSM" { Text "D:/ECE385/Final_project/lab8.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270784286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ground ground:ground_ram " "Elaborating entity \"ground\" for hierarchy \"ground:ground_ram\"" {  } { { "lab8.sv" "ground_ram" { Text "D:/ECE385/Final_project/lab8.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270784311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ground_RAM ground:ground_ram\|ground_RAM:ground_RAM " "Elaborating entity \"ground_RAM\" for hierarchy \"ground:ground_ram\|ground_RAM:ground_RAM\"" {  } { { "ground_ram.sv" "ground_RAM" { Text "D:/ECE385/Final_project/ground_ram.sv" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270784590 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "899 0 899 ground_ram.sv(519) " "Verilog HDL warning at ground_ram.sv(519): number of words (899) in memory file does not match the number of elements in the address range \[0:899\]" {  } { { "ground_ram.sv" "" { Text "D:/ECE385/Final_project/ground_ram.sv" 519 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1641270784592 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(1) " "Verilog HDL assignment warning at ground.txt(1): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784592 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(2) " "Verilog HDL assignment warning at ground.txt(2): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784592 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(3) " "Verilog HDL assignment warning at ground.txt(3): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784592 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(4) " "Verilog HDL assignment warning at ground.txt(4): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784592 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(5) " "Verilog HDL assignment warning at ground.txt(5): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784592 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(6) " "Verilog HDL assignment warning at ground.txt(6): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784592 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(7) " "Verilog HDL assignment warning at ground.txt(7): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784592 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(8) " "Verilog HDL assignment warning at ground.txt(8): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784592 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(9) " "Verilog HDL assignment warning at ground.txt(9): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784592 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(10) " "Verilog HDL assignment warning at ground.txt(10): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784592 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(11) " "Verilog HDL assignment warning at ground.txt(11): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784592 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(12) " "Verilog HDL assignment warning at ground.txt(12): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784592 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(13) " "Verilog HDL assignment warning at ground.txt(13): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784592 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(14) " "Verilog HDL assignment warning at ground.txt(14): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784592 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(15) " "Verilog HDL assignment warning at ground.txt(15): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784592 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(16) " "Verilog HDL assignment warning at ground.txt(16): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784592 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(17) " "Verilog HDL assignment warning at ground.txt(17): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(18) " "Verilog HDL assignment warning at ground.txt(18): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(19) " "Verilog HDL assignment warning at ground.txt(19): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(20) " "Verilog HDL assignment warning at ground.txt(20): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(21) " "Verilog HDL assignment warning at ground.txt(21): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(22) " "Verilog HDL assignment warning at ground.txt(22): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(23) " "Verilog HDL assignment warning at ground.txt(23): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(24) " "Verilog HDL assignment warning at ground.txt(24): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(25) " "Verilog HDL assignment warning at ground.txt(25): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(26) " "Verilog HDL assignment warning at ground.txt(26): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(27) " "Verilog HDL assignment warning at ground.txt(27): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(28) " "Verilog HDL assignment warning at ground.txt(28): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(29) " "Verilog HDL assignment warning at ground.txt(29): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(30) " "Verilog HDL assignment warning at ground.txt(30): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(31) " "Verilog HDL assignment warning at ground.txt(31): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(32) " "Verilog HDL assignment warning at ground.txt(32): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(33) " "Verilog HDL assignment warning at ground.txt(33): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(34) " "Verilog HDL assignment warning at ground.txt(34): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(35) " "Verilog HDL assignment warning at ground.txt(35): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(36) " "Verilog HDL assignment warning at ground.txt(36): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(37) " "Verilog HDL assignment warning at ground.txt(37): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(38) " "Verilog HDL assignment warning at ground.txt(38): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(39) " "Verilog HDL assignment warning at ground.txt(39): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(40) " "Verilog HDL assignment warning at ground.txt(40): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(41) " "Verilog HDL assignment warning at ground.txt(41): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784593 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(42) " "Verilog HDL assignment warning at ground.txt(42): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(43) " "Verilog HDL assignment warning at ground.txt(43): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(44) " "Verilog HDL assignment warning at ground.txt(44): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(45) " "Verilog HDL assignment warning at ground.txt(45): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(46) " "Verilog HDL assignment warning at ground.txt(46): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(47) " "Verilog HDL assignment warning at ground.txt(47): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(48) " "Verilog HDL assignment warning at ground.txt(48): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(49) " "Verilog HDL assignment warning at ground.txt(49): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(50) " "Verilog HDL assignment warning at ground.txt(50): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(51) " "Verilog HDL assignment warning at ground.txt(51): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(52) " "Verilog HDL assignment warning at ground.txt(52): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(53) " "Verilog HDL assignment warning at ground.txt(53): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(54) " "Verilog HDL assignment warning at ground.txt(54): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(55) " "Verilog HDL assignment warning at ground.txt(55): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(56) " "Verilog HDL assignment warning at ground.txt(56): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(57) " "Verilog HDL assignment warning at ground.txt(57): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(58) " "Verilog HDL assignment warning at ground.txt(58): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(59) " "Verilog HDL assignment warning at ground.txt(59): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(60) " "Verilog HDL assignment warning at ground.txt(60): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(61) " "Verilog HDL assignment warning at ground.txt(61): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(62) " "Verilog HDL assignment warning at ground.txt(62): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(63) " "Verilog HDL assignment warning at ground.txt(63): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(64) " "Verilog HDL assignment warning at ground.txt(64): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(65) " "Verilog HDL assignment warning at ground.txt(65): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(66) " "Verilog HDL assignment warning at ground.txt(66): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(67) " "Verilog HDL assignment warning at ground.txt(67): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(68) " "Verilog HDL assignment warning at ground.txt(68): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784594 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(69) " "Verilog HDL assignment warning at ground.txt(69): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(70) " "Verilog HDL assignment warning at ground.txt(70): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(71) " "Verilog HDL assignment warning at ground.txt(71): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(72) " "Verilog HDL assignment warning at ground.txt(72): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(73) " "Verilog HDL assignment warning at ground.txt(73): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(74) " "Verilog HDL assignment warning at ground.txt(74): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(75) " "Verilog HDL assignment warning at ground.txt(75): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(76) " "Verilog HDL assignment warning at ground.txt(76): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(77) " "Verilog HDL assignment warning at ground.txt(77): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(78) " "Verilog HDL assignment warning at ground.txt(78): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(79) " "Verilog HDL assignment warning at ground.txt(79): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(80) " "Verilog HDL assignment warning at ground.txt(80): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(81) " "Verilog HDL assignment warning at ground.txt(81): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(82) " "Verilog HDL assignment warning at ground.txt(82): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(83) " "Verilog HDL assignment warning at ground.txt(83): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(84) " "Verilog HDL assignment warning at ground.txt(84): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(85) " "Verilog HDL assignment warning at ground.txt(85): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(86) " "Verilog HDL assignment warning at ground.txt(86): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(87) " "Verilog HDL assignment warning at ground.txt(87): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(88) " "Verilog HDL assignment warning at ground.txt(88): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(89) " "Verilog HDL assignment warning at ground.txt(89): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(90) " "Verilog HDL assignment warning at ground.txt(90): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(91) " "Verilog HDL assignment warning at ground.txt(91): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(92) " "Verilog HDL assignment warning at ground.txt(92): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(93) " "Verilog HDL assignment warning at ground.txt(93): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(94) " "Verilog HDL assignment warning at ground.txt(94): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784595 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(95) " "Verilog HDL assignment warning at ground.txt(95): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(96) " "Verilog HDL assignment warning at ground.txt(96): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(97) " "Verilog HDL assignment warning at ground.txt(97): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(98) " "Verilog HDL assignment warning at ground.txt(98): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(99) " "Verilog HDL assignment warning at ground.txt(99): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(100) " "Verilog HDL assignment warning at ground.txt(100): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(101) " "Verilog HDL assignment warning at ground.txt(101): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(102) " "Verilog HDL assignment warning at ground.txt(102): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(103) " "Verilog HDL assignment warning at ground.txt(103): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(104) " "Verilog HDL assignment warning at ground.txt(104): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(105) " "Verilog HDL assignment warning at ground.txt(105): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(106) " "Verilog HDL assignment warning at ground.txt(106): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(107) " "Verilog HDL assignment warning at ground.txt(107): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(108) " "Verilog HDL assignment warning at ground.txt(108): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(109) " "Verilog HDL assignment warning at ground.txt(109): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(110) " "Verilog HDL assignment warning at ground.txt(110): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(111) " "Verilog HDL assignment warning at ground.txt(111): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(112) " "Verilog HDL assignment warning at ground.txt(112): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(113) " "Verilog HDL assignment warning at ground.txt(113): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(114) " "Verilog HDL assignment warning at ground.txt(114): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(115) " "Verilog HDL assignment warning at ground.txt(115): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(116) " "Verilog HDL assignment warning at ground.txt(116): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(117) " "Verilog HDL assignment warning at ground.txt(117): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(118) " "Verilog HDL assignment warning at ground.txt(118): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(119) " "Verilog HDL assignment warning at ground.txt(119): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(120) " "Verilog HDL assignment warning at ground.txt(120): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784596 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(121) " "Verilog HDL assignment warning at ground.txt(121): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(122) " "Verilog HDL assignment warning at ground.txt(122): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(123) " "Verilog HDL assignment warning at ground.txt(123): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(124) " "Verilog HDL assignment warning at ground.txt(124): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(125) " "Verilog HDL assignment warning at ground.txt(125): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(126) " "Verilog HDL assignment warning at ground.txt(126): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(127) " "Verilog HDL assignment warning at ground.txt(127): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(128) " "Verilog HDL assignment warning at ground.txt(128): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(129) " "Verilog HDL assignment warning at ground.txt(129): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(130) " "Verilog HDL assignment warning at ground.txt(130): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(131) " "Verilog HDL assignment warning at ground.txt(131): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(132) " "Verilog HDL assignment warning at ground.txt(132): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(133) " "Verilog HDL assignment warning at ground.txt(133): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(134) " "Verilog HDL assignment warning at ground.txt(134): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(135) " "Verilog HDL assignment warning at ground.txt(135): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(136) " "Verilog HDL assignment warning at ground.txt(136): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(137) " "Verilog HDL assignment warning at ground.txt(137): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(138) " "Verilog HDL assignment warning at ground.txt(138): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(139) " "Verilog HDL assignment warning at ground.txt(139): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(140) " "Verilog HDL assignment warning at ground.txt(140): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(141) " "Verilog HDL assignment warning at ground.txt(141): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(142) " "Verilog HDL assignment warning at ground.txt(142): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(143) " "Verilog HDL assignment warning at ground.txt(143): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(144) " "Verilog HDL assignment warning at ground.txt(144): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(145) " "Verilog HDL assignment warning at ground.txt(145): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(146) " "Verilog HDL assignment warning at ground.txt(146): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784597 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(147) " "Verilog HDL assignment warning at ground.txt(147): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(148) " "Verilog HDL assignment warning at ground.txt(148): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(149) " "Verilog HDL assignment warning at ground.txt(149): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(150) " "Verilog HDL assignment warning at ground.txt(150): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(151) " "Verilog HDL assignment warning at ground.txt(151): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(152) " "Verilog HDL assignment warning at ground.txt(152): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(153) " "Verilog HDL assignment warning at ground.txt(153): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(154) " "Verilog HDL assignment warning at ground.txt(154): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(155) " "Verilog HDL assignment warning at ground.txt(155): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(156) " "Verilog HDL assignment warning at ground.txt(156): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(157) " "Verilog HDL assignment warning at ground.txt(157): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(158) " "Verilog HDL assignment warning at ground.txt(158): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(159) " "Verilog HDL assignment warning at ground.txt(159): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(160) " "Verilog HDL assignment warning at ground.txt(160): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(161) " "Verilog HDL assignment warning at ground.txt(161): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(162) " "Verilog HDL assignment warning at ground.txt(162): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(163) " "Verilog HDL assignment warning at ground.txt(163): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(164) " "Verilog HDL assignment warning at ground.txt(164): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(165) " "Verilog HDL assignment warning at ground.txt(165): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(166) " "Verilog HDL assignment warning at ground.txt(166): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(167) " "Verilog HDL assignment warning at ground.txt(167): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(168) " "Verilog HDL assignment warning at ground.txt(168): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(169) " "Verilog HDL assignment warning at ground.txt(169): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(170) " "Verilog HDL assignment warning at ground.txt(170): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784598 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(171) " "Verilog HDL assignment warning at ground.txt(171): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(172) " "Verilog HDL assignment warning at ground.txt(172): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(173) " "Verilog HDL assignment warning at ground.txt(173): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(174) " "Verilog HDL assignment warning at ground.txt(174): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(175) " "Verilog HDL assignment warning at ground.txt(175): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(176) " "Verilog HDL assignment warning at ground.txt(176): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(177) " "Verilog HDL assignment warning at ground.txt(177): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(178) " "Verilog HDL assignment warning at ground.txt(178): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(179) " "Verilog HDL assignment warning at ground.txt(179): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(180) " "Verilog HDL assignment warning at ground.txt(180): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(181) " "Verilog HDL assignment warning at ground.txt(181): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(182) " "Verilog HDL assignment warning at ground.txt(182): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(183) " "Verilog HDL assignment warning at ground.txt(183): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(184) " "Verilog HDL assignment warning at ground.txt(184): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(185) " "Verilog HDL assignment warning at ground.txt(185): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(186) " "Verilog HDL assignment warning at ground.txt(186): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(187) " "Verilog HDL assignment warning at ground.txt(187): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(188) " "Verilog HDL assignment warning at ground.txt(188): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(189) " "Verilog HDL assignment warning at ground.txt(189): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(190) " "Verilog HDL assignment warning at ground.txt(190): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(191) " "Verilog HDL assignment warning at ground.txt(191): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(192) " "Verilog HDL assignment warning at ground.txt(192): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(193) " "Verilog HDL assignment warning at ground.txt(193): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(194) " "Verilog HDL assignment warning at ground.txt(194): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784599 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(195) " "Verilog HDL assignment warning at ground.txt(195): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(196) " "Verilog HDL assignment warning at ground.txt(196): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(197) " "Verilog HDL assignment warning at ground.txt(197): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(198) " "Verilog HDL assignment warning at ground.txt(198): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(199) " "Verilog HDL assignment warning at ground.txt(199): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(200) " "Verilog HDL assignment warning at ground.txt(200): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(201) " "Verilog HDL assignment warning at ground.txt(201): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(202) " "Verilog HDL assignment warning at ground.txt(202): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(203) " "Verilog HDL assignment warning at ground.txt(203): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(204) " "Verilog HDL assignment warning at ground.txt(204): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(205) " "Verilog HDL assignment warning at ground.txt(205): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(206) " "Verilog HDL assignment warning at ground.txt(206): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(207) " "Verilog HDL assignment warning at ground.txt(207): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(208) " "Verilog HDL assignment warning at ground.txt(208): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(209) " "Verilog HDL assignment warning at ground.txt(209): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(210) " "Verilog HDL assignment warning at ground.txt(210): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(211) " "Verilog HDL assignment warning at ground.txt(211): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(212) " "Verilog HDL assignment warning at ground.txt(212): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(213) " "Verilog HDL assignment warning at ground.txt(213): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(214) " "Verilog HDL assignment warning at ground.txt(214): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(215) " "Verilog HDL assignment warning at ground.txt(215): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(216) " "Verilog HDL assignment warning at ground.txt(216): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(217) " "Verilog HDL assignment warning at ground.txt(217): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(218) " "Verilog HDL assignment warning at ground.txt(218): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(219) " "Verilog HDL assignment warning at ground.txt(219): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784600 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(220) " "Verilog HDL assignment warning at ground.txt(220): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(221) " "Verilog HDL assignment warning at ground.txt(221): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(222) " "Verilog HDL assignment warning at ground.txt(222): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(223) " "Verilog HDL assignment warning at ground.txt(223): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(224) " "Verilog HDL assignment warning at ground.txt(224): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(225) " "Verilog HDL assignment warning at ground.txt(225): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(226) " "Verilog HDL assignment warning at ground.txt(226): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(227) " "Verilog HDL assignment warning at ground.txt(227): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(228) " "Verilog HDL assignment warning at ground.txt(228): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(229) " "Verilog HDL assignment warning at ground.txt(229): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(230) " "Verilog HDL assignment warning at ground.txt(230): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(231) " "Verilog HDL assignment warning at ground.txt(231): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(232) " "Verilog HDL assignment warning at ground.txt(232): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(233) " "Verilog HDL assignment warning at ground.txt(233): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(234) " "Verilog HDL assignment warning at ground.txt(234): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(235) " "Verilog HDL assignment warning at ground.txt(235): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(236) " "Verilog HDL assignment warning at ground.txt(236): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(237) " "Verilog HDL assignment warning at ground.txt(237): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(238) " "Verilog HDL assignment warning at ground.txt(238): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(239) " "Verilog HDL assignment warning at ground.txt(239): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(240) " "Verilog HDL assignment warning at ground.txt(240): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(241) " "Verilog HDL assignment warning at ground.txt(241): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(242) " "Verilog HDL assignment warning at ground.txt(242): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(243) " "Verilog HDL assignment warning at ground.txt(243): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(244) " "Verilog HDL assignment warning at ground.txt(244): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784601 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(245) " "Verilog HDL assignment warning at ground.txt(245): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(246) " "Verilog HDL assignment warning at ground.txt(246): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(247) " "Verilog HDL assignment warning at ground.txt(247): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(248) " "Verilog HDL assignment warning at ground.txt(248): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(249) " "Verilog HDL assignment warning at ground.txt(249): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(250) " "Verilog HDL assignment warning at ground.txt(250): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(251) " "Verilog HDL assignment warning at ground.txt(251): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(252) " "Verilog HDL assignment warning at ground.txt(252): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(253) " "Verilog HDL assignment warning at ground.txt(253): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(254) " "Verilog HDL assignment warning at ground.txt(254): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(255) " "Verilog HDL assignment warning at ground.txt(255): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(256) " "Verilog HDL assignment warning at ground.txt(256): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(257) " "Verilog HDL assignment warning at ground.txt(257): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(258) " "Verilog HDL assignment warning at ground.txt(258): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(259) " "Verilog HDL assignment warning at ground.txt(259): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(260) " "Verilog HDL assignment warning at ground.txt(260): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(261) " "Verilog HDL assignment warning at ground.txt(261): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(262) " "Verilog HDL assignment warning at ground.txt(262): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(263) " "Verilog HDL assignment warning at ground.txt(263): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(264) " "Verilog HDL assignment warning at ground.txt(264): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(265) " "Verilog HDL assignment warning at ground.txt(265): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(266) " "Verilog HDL assignment warning at ground.txt(266): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(267) " "Verilog HDL assignment warning at ground.txt(267): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(268) " "Verilog HDL assignment warning at ground.txt(268): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(269) " "Verilog HDL assignment warning at ground.txt(269): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(270) " "Verilog HDL assignment warning at ground.txt(270): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784602 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(271) " "Verilog HDL assignment warning at ground.txt(271): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(272) " "Verilog HDL assignment warning at ground.txt(272): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(273) " "Verilog HDL assignment warning at ground.txt(273): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(274) " "Verilog HDL assignment warning at ground.txt(274): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(275) " "Verilog HDL assignment warning at ground.txt(275): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(276) " "Verilog HDL assignment warning at ground.txt(276): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(277) " "Verilog HDL assignment warning at ground.txt(277): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(278) " "Verilog HDL assignment warning at ground.txt(278): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(279) " "Verilog HDL assignment warning at ground.txt(279): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(280) " "Verilog HDL assignment warning at ground.txt(280): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(281) " "Verilog HDL assignment warning at ground.txt(281): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(282) " "Verilog HDL assignment warning at ground.txt(282): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(283) " "Verilog HDL assignment warning at ground.txt(283): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(284) " "Verilog HDL assignment warning at ground.txt(284): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(285) " "Verilog HDL assignment warning at ground.txt(285): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(286) " "Verilog HDL assignment warning at ground.txt(286): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(287) " "Verilog HDL assignment warning at ground.txt(287): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(288) " "Verilog HDL assignment warning at ground.txt(288): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(289) " "Verilog HDL assignment warning at ground.txt(289): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(290) " "Verilog HDL assignment warning at ground.txt(290): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(291) " "Verilog HDL assignment warning at ground.txt(291): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(292) " "Verilog HDL assignment warning at ground.txt(292): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(293) " "Verilog HDL assignment warning at ground.txt(293): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(294) " "Verilog HDL assignment warning at ground.txt(294): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(295) " "Verilog HDL assignment warning at ground.txt(295): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(296) " "Verilog HDL assignment warning at ground.txt(296): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784603 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(297) " "Verilog HDL assignment warning at ground.txt(297): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(298) " "Verilog HDL assignment warning at ground.txt(298): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(299) " "Verilog HDL assignment warning at ground.txt(299): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(300) " "Verilog HDL assignment warning at ground.txt(300): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(301) " "Verilog HDL assignment warning at ground.txt(301): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(302) " "Verilog HDL assignment warning at ground.txt(302): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(303) " "Verilog HDL assignment warning at ground.txt(303): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(304) " "Verilog HDL assignment warning at ground.txt(304): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(305) " "Verilog HDL assignment warning at ground.txt(305): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(306) " "Verilog HDL assignment warning at ground.txt(306): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(307) " "Verilog HDL assignment warning at ground.txt(307): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(308) " "Verilog HDL assignment warning at ground.txt(308): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(309) " "Verilog HDL assignment warning at ground.txt(309): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(310) " "Verilog HDL assignment warning at ground.txt(310): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(311) " "Verilog HDL assignment warning at ground.txt(311): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(312) " "Verilog HDL assignment warning at ground.txt(312): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(313) " "Verilog HDL assignment warning at ground.txt(313): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(314) " "Verilog HDL assignment warning at ground.txt(314): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(315) " "Verilog HDL assignment warning at ground.txt(315): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(316) " "Verilog HDL assignment warning at ground.txt(316): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(317) " "Verilog HDL assignment warning at ground.txt(317): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(318) " "Verilog HDL assignment warning at ground.txt(318): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(319) " "Verilog HDL assignment warning at ground.txt(319): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(320) " "Verilog HDL assignment warning at ground.txt(320): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(321) " "Verilog HDL assignment warning at ground.txt(321): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(322) " "Verilog HDL assignment warning at ground.txt(322): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784604 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(323) " "Verilog HDL assignment warning at ground.txt(323): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(324) " "Verilog HDL assignment warning at ground.txt(324): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(325) " "Verilog HDL assignment warning at ground.txt(325): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(326) " "Verilog HDL assignment warning at ground.txt(326): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(327) " "Verilog HDL assignment warning at ground.txt(327): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(328) " "Verilog HDL assignment warning at ground.txt(328): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(329) " "Verilog HDL assignment warning at ground.txt(329): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(330) " "Verilog HDL assignment warning at ground.txt(330): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(331) " "Verilog HDL assignment warning at ground.txt(331): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(332) " "Verilog HDL assignment warning at ground.txt(332): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(333) " "Verilog HDL assignment warning at ground.txt(333): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(334) " "Verilog HDL assignment warning at ground.txt(334): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(335) " "Verilog HDL assignment warning at ground.txt(335): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(336) " "Verilog HDL assignment warning at ground.txt(336): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(337) " "Verilog HDL assignment warning at ground.txt(337): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(338) " "Verilog HDL assignment warning at ground.txt(338): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(339) " "Verilog HDL assignment warning at ground.txt(339): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(340) " "Verilog HDL assignment warning at ground.txt(340): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(341) " "Verilog HDL assignment warning at ground.txt(341): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(342) " "Verilog HDL assignment warning at ground.txt(342): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(343) " "Verilog HDL assignment warning at ground.txt(343): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(344) " "Verilog HDL assignment warning at ground.txt(344): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(345) " "Verilog HDL assignment warning at ground.txt(345): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(346) " "Verilog HDL assignment warning at ground.txt(346): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(347) " "Verilog HDL assignment warning at ground.txt(347): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(348) " "Verilog HDL assignment warning at ground.txt(348): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784605 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(349) " "Verilog HDL assignment warning at ground.txt(349): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(350) " "Verilog HDL assignment warning at ground.txt(350): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(351) " "Verilog HDL assignment warning at ground.txt(351): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(352) " "Verilog HDL assignment warning at ground.txt(352): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(353) " "Verilog HDL assignment warning at ground.txt(353): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(354) " "Verilog HDL assignment warning at ground.txt(354): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(355) " "Verilog HDL assignment warning at ground.txt(355): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(356) " "Verilog HDL assignment warning at ground.txt(356): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(357) " "Verilog HDL assignment warning at ground.txt(357): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(358) " "Verilog HDL assignment warning at ground.txt(358): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(359) " "Verilog HDL assignment warning at ground.txt(359): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(360) " "Verilog HDL assignment warning at ground.txt(360): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(361) " "Verilog HDL assignment warning at ground.txt(361): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(362) " "Verilog HDL assignment warning at ground.txt(362): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(363) " "Verilog HDL assignment warning at ground.txt(363): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(364) " "Verilog HDL assignment warning at ground.txt(364): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(365) " "Verilog HDL assignment warning at ground.txt(365): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(366) " "Verilog HDL assignment warning at ground.txt(366): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(367) " "Verilog HDL assignment warning at ground.txt(367): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(368) " "Verilog HDL assignment warning at ground.txt(368): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(369) " "Verilog HDL assignment warning at ground.txt(369): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(370) " "Verilog HDL assignment warning at ground.txt(370): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(371) " "Verilog HDL assignment warning at ground.txt(371): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(372) " "Verilog HDL assignment warning at ground.txt(372): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(373) " "Verilog HDL assignment warning at ground.txt(373): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784606 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(374) " "Verilog HDL assignment warning at ground.txt(374): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(375) " "Verilog HDL assignment warning at ground.txt(375): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(376) " "Verilog HDL assignment warning at ground.txt(376): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(377) " "Verilog HDL assignment warning at ground.txt(377): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(378) " "Verilog HDL assignment warning at ground.txt(378): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(379) " "Verilog HDL assignment warning at ground.txt(379): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(380) " "Verilog HDL assignment warning at ground.txt(380): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(381) " "Verilog HDL assignment warning at ground.txt(381): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(382) " "Verilog HDL assignment warning at ground.txt(382): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(383) " "Verilog HDL assignment warning at ground.txt(383): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(384) " "Verilog HDL assignment warning at ground.txt(384): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(385) " "Verilog HDL assignment warning at ground.txt(385): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(386) " "Verilog HDL assignment warning at ground.txt(386): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(387) " "Verilog HDL assignment warning at ground.txt(387): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(388) " "Verilog HDL assignment warning at ground.txt(388): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(389) " "Verilog HDL assignment warning at ground.txt(389): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(390) " "Verilog HDL assignment warning at ground.txt(390): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(391) " "Verilog HDL assignment warning at ground.txt(391): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(392) " "Verilog HDL assignment warning at ground.txt(392): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(393) " "Verilog HDL assignment warning at ground.txt(393): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(394) " "Verilog HDL assignment warning at ground.txt(394): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(395) " "Verilog HDL assignment warning at ground.txt(395): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(396) " "Verilog HDL assignment warning at ground.txt(396): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(397) " "Verilog HDL assignment warning at ground.txt(397): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(398) " "Verilog HDL assignment warning at ground.txt(398): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784607 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(399) " "Verilog HDL assignment warning at ground.txt(399): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(400) " "Verilog HDL assignment warning at ground.txt(400): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(401) " "Verilog HDL assignment warning at ground.txt(401): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(402) " "Verilog HDL assignment warning at ground.txt(402): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(403) " "Verilog HDL assignment warning at ground.txt(403): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(404) " "Verilog HDL assignment warning at ground.txt(404): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(405) " "Verilog HDL assignment warning at ground.txt(405): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(406) " "Verilog HDL assignment warning at ground.txt(406): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(407) " "Verilog HDL assignment warning at ground.txt(407): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(408) " "Verilog HDL assignment warning at ground.txt(408): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(409) " "Verilog HDL assignment warning at ground.txt(409): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(410) " "Verilog HDL assignment warning at ground.txt(410): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(411) " "Verilog HDL assignment warning at ground.txt(411): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(412) " "Verilog HDL assignment warning at ground.txt(412): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(413) " "Verilog HDL assignment warning at ground.txt(413): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(414) " "Verilog HDL assignment warning at ground.txt(414): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(415) " "Verilog HDL assignment warning at ground.txt(415): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(416) " "Verilog HDL assignment warning at ground.txt(416): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(417) " "Verilog HDL assignment warning at ground.txt(417): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(418) " "Verilog HDL assignment warning at ground.txt(418): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(419) " "Verilog HDL assignment warning at ground.txt(419): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(420) " "Verilog HDL assignment warning at ground.txt(420): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(421) " "Verilog HDL assignment warning at ground.txt(421): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(422) " "Verilog HDL assignment warning at ground.txt(422): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(423) " "Verilog HDL assignment warning at ground.txt(423): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784608 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(424) " "Verilog HDL assignment warning at ground.txt(424): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(425) " "Verilog HDL assignment warning at ground.txt(425): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(426) " "Verilog HDL assignment warning at ground.txt(426): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(427) " "Verilog HDL assignment warning at ground.txt(427): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(428) " "Verilog HDL assignment warning at ground.txt(428): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(429) " "Verilog HDL assignment warning at ground.txt(429): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(430) " "Verilog HDL assignment warning at ground.txt(430): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(431) " "Verilog HDL assignment warning at ground.txt(431): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(432) " "Verilog HDL assignment warning at ground.txt(432): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(433) " "Verilog HDL assignment warning at ground.txt(433): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(434) " "Verilog HDL assignment warning at ground.txt(434): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(435) " "Verilog HDL assignment warning at ground.txt(435): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(436) " "Verilog HDL assignment warning at ground.txt(436): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(437) " "Verilog HDL assignment warning at ground.txt(437): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(438) " "Verilog HDL assignment warning at ground.txt(438): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(439) " "Verilog HDL assignment warning at ground.txt(439): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(440) " "Verilog HDL assignment warning at ground.txt(440): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(441) " "Verilog HDL assignment warning at ground.txt(441): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(442) " "Verilog HDL assignment warning at ground.txt(442): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(443) " "Verilog HDL assignment warning at ground.txt(443): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(444) " "Verilog HDL assignment warning at ground.txt(444): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(445) " "Verilog HDL assignment warning at ground.txt(445): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(446) " "Verilog HDL assignment warning at ground.txt(446): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784609 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(447) " "Verilog HDL assignment warning at ground.txt(447): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(448) " "Verilog HDL assignment warning at ground.txt(448): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(449) " "Verilog HDL assignment warning at ground.txt(449): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(450) " "Verilog HDL assignment warning at ground.txt(450): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(451) " "Verilog HDL assignment warning at ground.txt(451): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(452) " "Verilog HDL assignment warning at ground.txt(452): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(453) " "Verilog HDL assignment warning at ground.txt(453): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(454) " "Verilog HDL assignment warning at ground.txt(454): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(455) " "Verilog HDL assignment warning at ground.txt(455): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(456) " "Verilog HDL assignment warning at ground.txt(456): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(457) " "Verilog HDL assignment warning at ground.txt(457): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(458) " "Verilog HDL assignment warning at ground.txt(458): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(459) " "Verilog HDL assignment warning at ground.txt(459): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(460) " "Verilog HDL assignment warning at ground.txt(460): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(461) " "Verilog HDL assignment warning at ground.txt(461): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(462) " "Verilog HDL assignment warning at ground.txt(462): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(463) " "Verilog HDL assignment warning at ground.txt(463): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(464) " "Verilog HDL assignment warning at ground.txt(464): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(465) " "Verilog HDL assignment warning at ground.txt(465): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(466) " "Verilog HDL assignment warning at ground.txt(466): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(467) " "Verilog HDL assignment warning at ground.txt(467): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(468) " "Verilog HDL assignment warning at ground.txt(468): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(469) " "Verilog HDL assignment warning at ground.txt(469): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(470) " "Verilog HDL assignment warning at ground.txt(470): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(471) " "Verilog HDL assignment warning at ground.txt(471): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784610 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(472) " "Verilog HDL assignment warning at ground.txt(472): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(473) " "Verilog HDL assignment warning at ground.txt(473): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(474) " "Verilog HDL assignment warning at ground.txt(474): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(475) " "Verilog HDL assignment warning at ground.txt(475): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(476) " "Verilog HDL assignment warning at ground.txt(476): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(477) " "Verilog HDL assignment warning at ground.txt(477): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(478) " "Verilog HDL assignment warning at ground.txt(478): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(479) " "Verilog HDL assignment warning at ground.txt(479): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(480) " "Verilog HDL assignment warning at ground.txt(480): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(481) " "Verilog HDL assignment warning at ground.txt(481): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(482) " "Verilog HDL assignment warning at ground.txt(482): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(483) " "Verilog HDL assignment warning at ground.txt(483): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(484) " "Verilog HDL assignment warning at ground.txt(484): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(485) " "Verilog HDL assignment warning at ground.txt(485): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(486) " "Verilog HDL assignment warning at ground.txt(486): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(487) " "Verilog HDL assignment warning at ground.txt(487): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(488) " "Verilog HDL assignment warning at ground.txt(488): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(489) " "Verilog HDL assignment warning at ground.txt(489): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(490) " "Verilog HDL assignment warning at ground.txt(490): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(491) " "Verilog HDL assignment warning at ground.txt(491): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(492) " "Verilog HDL assignment warning at ground.txt(492): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(493) " "Verilog HDL assignment warning at ground.txt(493): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(494) " "Verilog HDL assignment warning at ground.txt(494): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(495) " "Verilog HDL assignment warning at ground.txt(495): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(496) " "Verilog HDL assignment warning at ground.txt(496): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(497) " "Verilog HDL assignment warning at ground.txt(497): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784611 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(498) " "Verilog HDL assignment warning at ground.txt(498): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(499) " "Verilog HDL assignment warning at ground.txt(499): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(500) " "Verilog HDL assignment warning at ground.txt(500): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(501) " "Verilog HDL assignment warning at ground.txt(501): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(502) " "Verilog HDL assignment warning at ground.txt(502): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(503) " "Verilog HDL assignment warning at ground.txt(503): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(504) " "Verilog HDL assignment warning at ground.txt(504): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(505) " "Verilog HDL assignment warning at ground.txt(505): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(506) " "Verilog HDL assignment warning at ground.txt(506): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(507) " "Verilog HDL assignment warning at ground.txt(507): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(508) " "Verilog HDL assignment warning at ground.txt(508): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(509) " "Verilog HDL assignment warning at ground.txt(509): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(510) " "Verilog HDL assignment warning at ground.txt(510): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(511) " "Verilog HDL assignment warning at ground.txt(511): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(512) " "Verilog HDL assignment warning at ground.txt(512): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(513) " "Verilog HDL assignment warning at ground.txt(513): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(514) " "Verilog HDL assignment warning at ground.txt(514): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(515) " "Verilog HDL assignment warning at ground.txt(515): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(516) " "Verilog HDL assignment warning at ground.txt(516): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(517) " "Verilog HDL assignment warning at ground.txt(517): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(518) " "Verilog HDL assignment warning at ground.txt(518): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(519) " "Verilog HDL assignment warning at ground.txt(519): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(520) " "Verilog HDL assignment warning at ground.txt(520): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(521) " "Verilog HDL assignment warning at ground.txt(521): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(522) " "Verilog HDL assignment warning at ground.txt(522): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784612 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(523) " "Verilog HDL assignment warning at ground.txt(523): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(524) " "Verilog HDL assignment warning at ground.txt(524): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(525) " "Verilog HDL assignment warning at ground.txt(525): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(526) " "Verilog HDL assignment warning at ground.txt(526): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(527) " "Verilog HDL assignment warning at ground.txt(527): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(528) " "Verilog HDL assignment warning at ground.txt(528): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(529) " "Verilog HDL assignment warning at ground.txt(529): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(530) " "Verilog HDL assignment warning at ground.txt(530): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(531) " "Verilog HDL assignment warning at ground.txt(531): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(532) " "Verilog HDL assignment warning at ground.txt(532): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(533) " "Verilog HDL assignment warning at ground.txt(533): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(534) " "Verilog HDL assignment warning at ground.txt(534): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(535) " "Verilog HDL assignment warning at ground.txt(535): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(536) " "Verilog HDL assignment warning at ground.txt(536): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(537) " "Verilog HDL assignment warning at ground.txt(537): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(538) " "Verilog HDL assignment warning at ground.txt(538): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(539) " "Verilog HDL assignment warning at ground.txt(539): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(540) " "Verilog HDL assignment warning at ground.txt(540): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(541) " "Verilog HDL assignment warning at ground.txt(541): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(542) " "Verilog HDL assignment warning at ground.txt(542): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(543) " "Verilog HDL assignment warning at ground.txt(543): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(544) " "Verilog HDL assignment warning at ground.txt(544): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(545) " "Verilog HDL assignment warning at ground.txt(545): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(546) " "Verilog HDL assignment warning at ground.txt(546): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(547) " "Verilog HDL assignment warning at ground.txt(547): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784613 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(548) " "Verilog HDL assignment warning at ground.txt(548): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(549) " "Verilog HDL assignment warning at ground.txt(549): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(550) " "Verilog HDL assignment warning at ground.txt(550): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(551) " "Verilog HDL assignment warning at ground.txt(551): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(552) " "Verilog HDL assignment warning at ground.txt(552): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(553) " "Verilog HDL assignment warning at ground.txt(553): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(554) " "Verilog HDL assignment warning at ground.txt(554): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(555) " "Verilog HDL assignment warning at ground.txt(555): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(556) " "Verilog HDL assignment warning at ground.txt(556): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(557) " "Verilog HDL assignment warning at ground.txt(557): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(558) " "Verilog HDL assignment warning at ground.txt(558): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(559) " "Verilog HDL assignment warning at ground.txt(559): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(560) " "Verilog HDL assignment warning at ground.txt(560): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(561) " "Verilog HDL assignment warning at ground.txt(561): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(562) " "Verilog HDL assignment warning at ground.txt(562): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(563) " "Verilog HDL assignment warning at ground.txt(563): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(564) " "Verilog HDL assignment warning at ground.txt(564): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(565) " "Verilog HDL assignment warning at ground.txt(565): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(566) " "Verilog HDL assignment warning at ground.txt(566): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(567) " "Verilog HDL assignment warning at ground.txt(567): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(568) " "Verilog HDL assignment warning at ground.txt(568): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(569) " "Verilog HDL assignment warning at ground.txt(569): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(570) " "Verilog HDL assignment warning at ground.txt(570): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(571) " "Verilog HDL assignment warning at ground.txt(571): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(572) " "Verilog HDL assignment warning at ground.txt(572): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784614 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(573) " "Verilog HDL assignment warning at ground.txt(573): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(574) " "Verilog HDL assignment warning at ground.txt(574): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(575) " "Verilog HDL assignment warning at ground.txt(575): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(576) " "Verilog HDL assignment warning at ground.txt(576): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(577) " "Verilog HDL assignment warning at ground.txt(577): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(578) " "Verilog HDL assignment warning at ground.txt(578): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(579) " "Verilog HDL assignment warning at ground.txt(579): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(580) " "Verilog HDL assignment warning at ground.txt(580): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(581) " "Verilog HDL assignment warning at ground.txt(581): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(582) " "Verilog HDL assignment warning at ground.txt(582): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(583) " "Verilog HDL assignment warning at ground.txt(583): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(584) " "Verilog HDL assignment warning at ground.txt(584): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(585) " "Verilog HDL assignment warning at ground.txt(585): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(586) " "Verilog HDL assignment warning at ground.txt(586): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(587) " "Verilog HDL assignment warning at ground.txt(587): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(588) " "Verilog HDL assignment warning at ground.txt(588): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(589) " "Verilog HDL assignment warning at ground.txt(589): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(590) " "Verilog HDL assignment warning at ground.txt(590): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(591) " "Verilog HDL assignment warning at ground.txt(591): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(592) " "Verilog HDL assignment warning at ground.txt(592): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(593) " "Verilog HDL assignment warning at ground.txt(593): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(594) " "Verilog HDL assignment warning at ground.txt(594): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(595) " "Verilog HDL assignment warning at ground.txt(595): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(596) " "Verilog HDL assignment warning at ground.txt(596): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(597) " "Verilog HDL assignment warning at ground.txt(597): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784615 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(598) " "Verilog HDL assignment warning at ground.txt(598): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(599) " "Verilog HDL assignment warning at ground.txt(599): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(600) " "Verilog HDL assignment warning at ground.txt(600): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(601) " "Verilog HDL assignment warning at ground.txt(601): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(602) " "Verilog HDL assignment warning at ground.txt(602): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(603) " "Verilog HDL assignment warning at ground.txt(603): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(604) " "Verilog HDL assignment warning at ground.txt(604): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(605) " "Verilog HDL assignment warning at ground.txt(605): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(606) " "Verilog HDL assignment warning at ground.txt(606): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(607) " "Verilog HDL assignment warning at ground.txt(607): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(608) " "Verilog HDL assignment warning at ground.txt(608): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(609) " "Verilog HDL assignment warning at ground.txt(609): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(610) " "Verilog HDL assignment warning at ground.txt(610): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(611) " "Verilog HDL assignment warning at ground.txt(611): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(612) " "Verilog HDL assignment warning at ground.txt(612): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(613) " "Verilog HDL assignment warning at ground.txt(613): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(614) " "Verilog HDL assignment warning at ground.txt(614): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(615) " "Verilog HDL assignment warning at ground.txt(615): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(616) " "Verilog HDL assignment warning at ground.txt(616): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(617) " "Verilog HDL assignment warning at ground.txt(617): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(618) " "Verilog HDL assignment warning at ground.txt(618): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(619) " "Verilog HDL assignment warning at ground.txt(619): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(620) " "Verilog HDL assignment warning at ground.txt(620): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(621) " "Verilog HDL assignment warning at ground.txt(621): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(622) " "Verilog HDL assignment warning at ground.txt(622): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784616 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(623) " "Verilog HDL assignment warning at ground.txt(623): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(624) " "Verilog HDL assignment warning at ground.txt(624): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(625) " "Verilog HDL assignment warning at ground.txt(625): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(626) " "Verilog HDL assignment warning at ground.txt(626): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(627) " "Verilog HDL assignment warning at ground.txt(627): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(628) " "Verilog HDL assignment warning at ground.txt(628): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(629) " "Verilog HDL assignment warning at ground.txt(629): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(630) " "Verilog HDL assignment warning at ground.txt(630): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(631) " "Verilog HDL assignment warning at ground.txt(631): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(632) " "Verilog HDL assignment warning at ground.txt(632): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(633) " "Verilog HDL assignment warning at ground.txt(633): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(634) " "Verilog HDL assignment warning at ground.txt(634): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(635) " "Verilog HDL assignment warning at ground.txt(635): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(636) " "Verilog HDL assignment warning at ground.txt(636): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(637) " "Verilog HDL assignment warning at ground.txt(637): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(638) " "Verilog HDL assignment warning at ground.txt(638): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(639) " "Verilog HDL assignment warning at ground.txt(639): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(640) " "Verilog HDL assignment warning at ground.txt(640): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(641) " "Verilog HDL assignment warning at ground.txt(641): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(642) " "Verilog HDL assignment warning at ground.txt(642): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(643) " "Verilog HDL assignment warning at ground.txt(643): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(644) " "Verilog HDL assignment warning at ground.txt(644): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(645) " "Verilog HDL assignment warning at ground.txt(645): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(646) " "Verilog HDL assignment warning at ground.txt(646): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(647) " "Verilog HDL assignment warning at ground.txt(647): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784617 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(648) " "Verilog HDL assignment warning at ground.txt(648): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(649) " "Verilog HDL assignment warning at ground.txt(649): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(650) " "Verilog HDL assignment warning at ground.txt(650): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(651) " "Verilog HDL assignment warning at ground.txt(651): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(652) " "Verilog HDL assignment warning at ground.txt(652): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(653) " "Verilog HDL assignment warning at ground.txt(653): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(654) " "Verilog HDL assignment warning at ground.txt(654): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(655) " "Verilog HDL assignment warning at ground.txt(655): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(656) " "Verilog HDL assignment warning at ground.txt(656): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(657) " "Verilog HDL assignment warning at ground.txt(657): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(658) " "Verilog HDL assignment warning at ground.txt(658): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(659) " "Verilog HDL assignment warning at ground.txt(659): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(660) " "Verilog HDL assignment warning at ground.txt(660): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(661) " "Verilog HDL assignment warning at ground.txt(661): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(662) " "Verilog HDL assignment warning at ground.txt(662): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(663) " "Verilog HDL assignment warning at ground.txt(663): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(664) " "Verilog HDL assignment warning at ground.txt(664): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(665) " "Verilog HDL assignment warning at ground.txt(665): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(666) " "Verilog HDL assignment warning at ground.txt(666): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(667) " "Verilog HDL assignment warning at ground.txt(667): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(668) " "Verilog HDL assignment warning at ground.txt(668): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(669) " "Verilog HDL assignment warning at ground.txt(669): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(670) " "Verilog HDL assignment warning at ground.txt(670): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(671) " "Verilog HDL assignment warning at ground.txt(671): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(672) " "Verilog HDL assignment warning at ground.txt(672): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784618 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(673) " "Verilog HDL assignment warning at ground.txt(673): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(674) " "Verilog HDL assignment warning at ground.txt(674): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(675) " "Verilog HDL assignment warning at ground.txt(675): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(676) " "Verilog HDL assignment warning at ground.txt(676): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(677) " "Verilog HDL assignment warning at ground.txt(677): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(678) " "Verilog HDL assignment warning at ground.txt(678): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(679) " "Verilog HDL assignment warning at ground.txt(679): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(680) " "Verilog HDL assignment warning at ground.txt(680): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(681) " "Verilog HDL assignment warning at ground.txt(681): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(682) " "Verilog HDL assignment warning at ground.txt(682): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(683) " "Verilog HDL assignment warning at ground.txt(683): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(684) " "Verilog HDL assignment warning at ground.txt(684): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(685) " "Verilog HDL assignment warning at ground.txt(685): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(686) " "Verilog HDL assignment warning at ground.txt(686): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(687) " "Verilog HDL assignment warning at ground.txt(687): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(688) " "Verilog HDL assignment warning at ground.txt(688): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(689) " "Verilog HDL assignment warning at ground.txt(689): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(690) " "Verilog HDL assignment warning at ground.txt(690): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(691) " "Verilog HDL assignment warning at ground.txt(691): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(692) " "Verilog HDL assignment warning at ground.txt(692): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(693) " "Verilog HDL assignment warning at ground.txt(693): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(694) " "Verilog HDL assignment warning at ground.txt(694): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784619 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(695) " "Verilog HDL assignment warning at ground.txt(695): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(696) " "Verilog HDL assignment warning at ground.txt(696): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(697) " "Verilog HDL assignment warning at ground.txt(697): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(698) " "Verilog HDL assignment warning at ground.txt(698): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(699) " "Verilog HDL assignment warning at ground.txt(699): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(700) " "Verilog HDL assignment warning at ground.txt(700): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(701) " "Verilog HDL assignment warning at ground.txt(701): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(702) " "Verilog HDL assignment warning at ground.txt(702): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(703) " "Verilog HDL assignment warning at ground.txt(703): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(704) " "Verilog HDL assignment warning at ground.txt(704): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(705) " "Verilog HDL assignment warning at ground.txt(705): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(706) " "Verilog HDL assignment warning at ground.txt(706): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(707) " "Verilog HDL assignment warning at ground.txt(707): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(708) " "Verilog HDL assignment warning at ground.txt(708): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(709) " "Verilog HDL assignment warning at ground.txt(709): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(710) " "Verilog HDL assignment warning at ground.txt(710): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(711) " "Verilog HDL assignment warning at ground.txt(711): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(712) " "Verilog HDL assignment warning at ground.txt(712): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(713) " "Verilog HDL assignment warning at ground.txt(713): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(714) " "Verilog HDL assignment warning at ground.txt(714): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(715) " "Verilog HDL assignment warning at ground.txt(715): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(716) " "Verilog HDL assignment warning at ground.txt(716): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(717) " "Verilog HDL assignment warning at ground.txt(717): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(718) " "Verilog HDL assignment warning at ground.txt(718): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(719) " "Verilog HDL assignment warning at ground.txt(719): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784620 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(720) " "Verilog HDL assignment warning at ground.txt(720): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(721) " "Verilog HDL assignment warning at ground.txt(721): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(722) " "Verilog HDL assignment warning at ground.txt(722): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(723) " "Verilog HDL assignment warning at ground.txt(723): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(724) " "Verilog HDL assignment warning at ground.txt(724): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(725) " "Verilog HDL assignment warning at ground.txt(725): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(726) " "Verilog HDL assignment warning at ground.txt(726): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(727) " "Verilog HDL assignment warning at ground.txt(727): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(728) " "Verilog HDL assignment warning at ground.txt(728): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(729) " "Verilog HDL assignment warning at ground.txt(729): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(730) " "Verilog HDL assignment warning at ground.txt(730): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(731) " "Verilog HDL assignment warning at ground.txt(731): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(732) " "Verilog HDL assignment warning at ground.txt(732): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(733) " "Verilog HDL assignment warning at ground.txt(733): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(734) " "Verilog HDL assignment warning at ground.txt(734): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(735) " "Verilog HDL assignment warning at ground.txt(735): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(736) " "Verilog HDL assignment warning at ground.txt(736): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(737) " "Verilog HDL assignment warning at ground.txt(737): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(738) " "Verilog HDL assignment warning at ground.txt(738): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(739) " "Verilog HDL assignment warning at ground.txt(739): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(740) " "Verilog HDL assignment warning at ground.txt(740): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(741) " "Verilog HDL assignment warning at ground.txt(741): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(742) " "Verilog HDL assignment warning at ground.txt(742): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(743) " "Verilog HDL assignment warning at ground.txt(743): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784621 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(744) " "Verilog HDL assignment warning at ground.txt(744): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(745) " "Verilog HDL assignment warning at ground.txt(745): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(746) " "Verilog HDL assignment warning at ground.txt(746): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(747) " "Verilog HDL assignment warning at ground.txt(747): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(748) " "Verilog HDL assignment warning at ground.txt(748): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(749) " "Verilog HDL assignment warning at ground.txt(749): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(750) " "Verilog HDL assignment warning at ground.txt(750): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(751) " "Verilog HDL assignment warning at ground.txt(751): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(752) " "Verilog HDL assignment warning at ground.txt(752): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(753) " "Verilog HDL assignment warning at ground.txt(753): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(754) " "Verilog HDL assignment warning at ground.txt(754): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(755) " "Verilog HDL assignment warning at ground.txt(755): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(756) " "Verilog HDL assignment warning at ground.txt(756): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(757) " "Verilog HDL assignment warning at ground.txt(757): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(758) " "Verilog HDL assignment warning at ground.txt(758): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(759) " "Verilog HDL assignment warning at ground.txt(759): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(760) " "Verilog HDL assignment warning at ground.txt(760): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(761) " "Verilog HDL assignment warning at ground.txt(761): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(762) " "Verilog HDL assignment warning at ground.txt(762): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(763) " "Verilog HDL assignment warning at ground.txt(763): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(764) " "Verilog HDL assignment warning at ground.txt(764): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(765) " "Verilog HDL assignment warning at ground.txt(765): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(766) " "Verilog HDL assignment warning at ground.txt(766): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(767) " "Verilog HDL assignment warning at ground.txt(767): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(768) " "Verilog HDL assignment warning at ground.txt(768): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784622 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(769) " "Verilog HDL assignment warning at ground.txt(769): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(770) " "Verilog HDL assignment warning at ground.txt(770): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(771) " "Verilog HDL assignment warning at ground.txt(771): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(772) " "Verilog HDL assignment warning at ground.txt(772): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(773) " "Verilog HDL assignment warning at ground.txt(773): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(774) " "Verilog HDL assignment warning at ground.txt(774): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(775) " "Verilog HDL assignment warning at ground.txt(775): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(776) " "Verilog HDL assignment warning at ground.txt(776): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(777) " "Verilog HDL assignment warning at ground.txt(777): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(778) " "Verilog HDL assignment warning at ground.txt(778): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(779) " "Verilog HDL assignment warning at ground.txt(779): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(780) " "Verilog HDL assignment warning at ground.txt(780): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(781) " "Verilog HDL assignment warning at ground.txt(781): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(782) " "Verilog HDL assignment warning at ground.txt(782): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(783) " "Verilog HDL assignment warning at ground.txt(783): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(784) " "Verilog HDL assignment warning at ground.txt(784): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(785) " "Verilog HDL assignment warning at ground.txt(785): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(786) " "Verilog HDL assignment warning at ground.txt(786): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(787) " "Verilog HDL assignment warning at ground.txt(787): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(788) " "Verilog HDL assignment warning at ground.txt(788): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(789) " "Verilog HDL assignment warning at ground.txt(789): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(790) " "Verilog HDL assignment warning at ground.txt(790): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(791) " "Verilog HDL assignment warning at ground.txt(791): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(792) " "Verilog HDL assignment warning at ground.txt(792): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(793) " "Verilog HDL assignment warning at ground.txt(793): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784623 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(794) " "Verilog HDL assignment warning at ground.txt(794): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(795) " "Verilog HDL assignment warning at ground.txt(795): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(796) " "Verilog HDL assignment warning at ground.txt(796): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(797) " "Verilog HDL assignment warning at ground.txt(797): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(798) " "Verilog HDL assignment warning at ground.txt(798): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(799) " "Verilog HDL assignment warning at ground.txt(799): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(800) " "Verilog HDL assignment warning at ground.txt(800): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(801) " "Verilog HDL assignment warning at ground.txt(801): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(802) " "Verilog HDL assignment warning at ground.txt(802): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(803) " "Verilog HDL assignment warning at ground.txt(803): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(804) " "Verilog HDL assignment warning at ground.txt(804): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(805) " "Verilog HDL assignment warning at ground.txt(805): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(806) " "Verilog HDL assignment warning at ground.txt(806): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(807) " "Verilog HDL assignment warning at ground.txt(807): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(808) " "Verilog HDL assignment warning at ground.txt(808): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(809) " "Verilog HDL assignment warning at ground.txt(809): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(810) " "Verilog HDL assignment warning at ground.txt(810): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(811) " "Verilog HDL assignment warning at ground.txt(811): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(812) " "Verilog HDL assignment warning at ground.txt(812): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(813) " "Verilog HDL assignment warning at ground.txt(813): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(814) " "Verilog HDL assignment warning at ground.txt(814): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(815) " "Verilog HDL assignment warning at ground.txt(815): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(816) " "Verilog HDL assignment warning at ground.txt(816): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(817) " "Verilog HDL assignment warning at ground.txt(817): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784624 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(818) " "Verilog HDL assignment warning at ground.txt(818): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(819) " "Verilog HDL assignment warning at ground.txt(819): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(820) " "Verilog HDL assignment warning at ground.txt(820): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(821) " "Verilog HDL assignment warning at ground.txt(821): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(822) " "Verilog HDL assignment warning at ground.txt(822): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(823) " "Verilog HDL assignment warning at ground.txt(823): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(824) " "Verilog HDL assignment warning at ground.txt(824): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(825) " "Verilog HDL assignment warning at ground.txt(825): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(826) " "Verilog HDL assignment warning at ground.txt(826): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(827) " "Verilog HDL assignment warning at ground.txt(827): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(828) " "Verilog HDL assignment warning at ground.txt(828): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(829) " "Verilog HDL assignment warning at ground.txt(829): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(830) " "Verilog HDL assignment warning at ground.txt(830): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(831) " "Verilog HDL assignment warning at ground.txt(831): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(832) " "Verilog HDL assignment warning at ground.txt(832): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(833) " "Verilog HDL assignment warning at ground.txt(833): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(834) " "Verilog HDL assignment warning at ground.txt(834): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(835) " "Verilog HDL assignment warning at ground.txt(835): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(836) " "Verilog HDL assignment warning at ground.txt(836): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(837) " "Verilog HDL assignment warning at ground.txt(837): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(838) " "Verilog HDL assignment warning at ground.txt(838): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(839) " "Verilog HDL assignment warning at ground.txt(839): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784625 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(840) " "Verilog HDL assignment warning at ground.txt(840): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(841) " "Verilog HDL assignment warning at ground.txt(841): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(842) " "Verilog HDL assignment warning at ground.txt(842): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(843) " "Verilog HDL assignment warning at ground.txt(843): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(844) " "Verilog HDL assignment warning at ground.txt(844): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(845) " "Verilog HDL assignment warning at ground.txt(845): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(846) " "Verilog HDL assignment warning at ground.txt(846): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(847) " "Verilog HDL assignment warning at ground.txt(847): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(848) " "Verilog HDL assignment warning at ground.txt(848): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(849) " "Verilog HDL assignment warning at ground.txt(849): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(850) " "Verilog HDL assignment warning at ground.txt(850): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(851) " "Verilog HDL assignment warning at ground.txt(851): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(852) " "Verilog HDL assignment warning at ground.txt(852): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(853) " "Verilog HDL assignment warning at ground.txt(853): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(854) " "Verilog HDL assignment warning at ground.txt(854): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(855) " "Verilog HDL assignment warning at ground.txt(855): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(856) " "Verilog HDL assignment warning at ground.txt(856): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(857) " "Verilog HDL assignment warning at ground.txt(857): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(858) " "Verilog HDL assignment warning at ground.txt(858): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(859) " "Verilog HDL assignment warning at ground.txt(859): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(860) " "Verilog HDL assignment warning at ground.txt(860): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(861) " "Verilog HDL assignment warning at ground.txt(861): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784626 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(862) " "Verilog HDL assignment warning at ground.txt(862): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(863) " "Verilog HDL assignment warning at ground.txt(863): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(864) " "Verilog HDL assignment warning at ground.txt(864): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(865) " "Verilog HDL assignment warning at ground.txt(865): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(866) " "Verilog HDL assignment warning at ground.txt(866): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(867) " "Verilog HDL assignment warning at ground.txt(867): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(868) " "Verilog HDL assignment warning at ground.txt(868): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(869) " "Verilog HDL assignment warning at ground.txt(869): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(870) " "Verilog HDL assignment warning at ground.txt(870): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(871) " "Verilog HDL assignment warning at ground.txt(871): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(872) " "Verilog HDL assignment warning at ground.txt(872): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(873) " "Verilog HDL assignment warning at ground.txt(873): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(874) " "Verilog HDL assignment warning at ground.txt(874): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(875) " "Verilog HDL assignment warning at ground.txt(875): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(876) " "Verilog HDL assignment warning at ground.txt(876): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(877) " "Verilog HDL assignment warning at ground.txt(877): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(878) " "Verilog HDL assignment warning at ground.txt(878): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(879) " "Verilog HDL assignment warning at ground.txt(879): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(880) " "Verilog HDL assignment warning at ground.txt(880): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(881) " "Verilog HDL assignment warning at ground.txt(881): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(882) " "Verilog HDL assignment warning at ground.txt(882): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(883) " "Verilog HDL assignment warning at ground.txt(883): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784627 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(884) " "Verilog HDL assignment warning at ground.txt(884): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784628 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(885) " "Verilog HDL assignment warning at ground.txt(885): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784628 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(886) " "Verilog HDL assignment warning at ground.txt(886): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784628 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(887) " "Verilog HDL assignment warning at ground.txt(887): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784628 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(888) " "Verilog HDL assignment warning at ground.txt(888): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784628 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(889) " "Verilog HDL assignment warning at ground.txt(889): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784628 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(890) " "Verilog HDL assignment warning at ground.txt(890): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784628 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(891) " "Verilog HDL assignment warning at ground.txt(891): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784628 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(892) " "Verilog HDL assignment warning at ground.txt(892): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784628 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(893) " "Verilog HDL assignment warning at ground.txt(893): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784628 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(894) " "Verilog HDL assignment warning at ground.txt(894): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784628 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(895) " "Verilog HDL assignment warning at ground.txt(895): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784628 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(896) " "Verilog HDL assignment warning at ground.txt(896): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784628 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(897) " "Verilog HDL assignment warning at ground.txt(897): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784628 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(898) " "Verilog HDL assignment warning at ground.txt(898): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784628 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ground.txt(899) " "Verilog HDL assignment warning at ground.txt(899): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/ground.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/ground.txt" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784628 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ground_ram.sv(516) " "Net \"mem.data_a\" at ground_ram.sv(516) has no driver or initial value, using a default initial value '0'" {  } { { "ground_ram.sv" "" { Text "D:/ECE385/Final_project/ground_ram.sv" 516 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784631 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ground_ram.sv(516) " "Net \"mem.waddr_a\" at ground_ram.sv(516) has no driver or initial value, using a default initial value '0'" {  } { { "ground_ram.sv" "" { Text "D:/ECE385/Final_project/ground_ram.sv" 516 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784631 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ground_ram.sv(516) " "Net \"mem.we_a\" at ground_ram.sv(516) has no driver or initial value, using a default initial value '0'" {  } { { "ground_ram.sv" "" { Text "D:/ECE385/Final_project/ground_ram.sv" 516 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784631 "|lab8|ground:ground_ram|ground_RAM:ground_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nograss_RAM ground:ground_ram\|nograss_RAM:nograss_RAM " "Elaborating entity \"nograss_RAM\" for hierarchy \"ground:ground_ram\|nograss_RAM:nograss_RAM\"" {  } { { "ground_ram.sv" "nograss_RAM" { Text "D:/ECE385/Final_project/ground_ram.sv" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270784639 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(1) " "Verilog HDL assignment warning at nograss.txt(1): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784641 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(2) " "Verilog HDL assignment warning at nograss.txt(2): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784641 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(3) " "Verilog HDL assignment warning at nograss.txt(3): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784641 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(4) " "Verilog HDL assignment warning at nograss.txt(4): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784641 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(5) " "Verilog HDL assignment warning at nograss.txt(5): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784641 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(6) " "Verilog HDL assignment warning at nograss.txt(6): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784641 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(7) " "Verilog HDL assignment warning at nograss.txt(7): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(8) " "Verilog HDL assignment warning at nograss.txt(8): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(9) " "Verilog HDL assignment warning at nograss.txt(9): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(10) " "Verilog HDL assignment warning at nograss.txt(10): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(11) " "Verilog HDL assignment warning at nograss.txt(11): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(12) " "Verilog HDL assignment warning at nograss.txt(12): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(13) " "Verilog HDL assignment warning at nograss.txt(13): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(14) " "Verilog HDL assignment warning at nograss.txt(14): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(15) " "Verilog HDL assignment warning at nograss.txt(15): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(16) " "Verilog HDL assignment warning at nograss.txt(16): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(17) " "Verilog HDL assignment warning at nograss.txt(17): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(18) " "Verilog HDL assignment warning at nograss.txt(18): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(19) " "Verilog HDL assignment warning at nograss.txt(19): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(20) " "Verilog HDL assignment warning at nograss.txt(20): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(21) " "Verilog HDL assignment warning at nograss.txt(21): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(22) " "Verilog HDL assignment warning at nograss.txt(22): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(23) " "Verilog HDL assignment warning at nograss.txt(23): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(24) " "Verilog HDL assignment warning at nograss.txt(24): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(25) " "Verilog HDL assignment warning at nograss.txt(25): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(26) " "Verilog HDL assignment warning at nograss.txt(26): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(27) " "Verilog HDL assignment warning at nograss.txt(27): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(28) " "Verilog HDL assignment warning at nograss.txt(28): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(29) " "Verilog HDL assignment warning at nograss.txt(29): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(30) " "Verilog HDL assignment warning at nograss.txt(30): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(31) " "Verilog HDL assignment warning at nograss.txt(31): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(32) " "Verilog HDL assignment warning at nograss.txt(32): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(33) " "Verilog HDL assignment warning at nograss.txt(33): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784642 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(34) " "Verilog HDL assignment warning at nograss.txt(34): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(35) " "Verilog HDL assignment warning at nograss.txt(35): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(36) " "Verilog HDL assignment warning at nograss.txt(36): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(37) " "Verilog HDL assignment warning at nograss.txt(37): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(38) " "Verilog HDL assignment warning at nograss.txt(38): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(39) " "Verilog HDL assignment warning at nograss.txt(39): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(40) " "Verilog HDL assignment warning at nograss.txt(40): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(41) " "Verilog HDL assignment warning at nograss.txt(41): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(42) " "Verilog HDL assignment warning at nograss.txt(42): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(43) " "Verilog HDL assignment warning at nograss.txt(43): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(44) " "Verilog HDL assignment warning at nograss.txt(44): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(45) " "Verilog HDL assignment warning at nograss.txt(45): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(46) " "Verilog HDL assignment warning at nograss.txt(46): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(47) " "Verilog HDL assignment warning at nograss.txt(47): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(48) " "Verilog HDL assignment warning at nograss.txt(48): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(49) " "Verilog HDL assignment warning at nograss.txt(49): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(50) " "Verilog HDL assignment warning at nograss.txt(50): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(51) " "Verilog HDL assignment warning at nograss.txt(51): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(52) " "Verilog HDL assignment warning at nograss.txt(52): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(53) " "Verilog HDL assignment warning at nograss.txt(53): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(54) " "Verilog HDL assignment warning at nograss.txt(54): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(55) " "Verilog HDL assignment warning at nograss.txt(55): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(56) " "Verilog HDL assignment warning at nograss.txt(56): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(57) " "Verilog HDL assignment warning at nograss.txt(57): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(58) " "Verilog HDL assignment warning at nograss.txt(58): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784643 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(59) " "Verilog HDL assignment warning at nograss.txt(59): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(60) " "Verilog HDL assignment warning at nograss.txt(60): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(61) " "Verilog HDL assignment warning at nograss.txt(61): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(62) " "Verilog HDL assignment warning at nograss.txt(62): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(63) " "Verilog HDL assignment warning at nograss.txt(63): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(64) " "Verilog HDL assignment warning at nograss.txt(64): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(65) " "Verilog HDL assignment warning at nograss.txt(65): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(66) " "Verilog HDL assignment warning at nograss.txt(66): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(67) " "Verilog HDL assignment warning at nograss.txt(67): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(68) " "Verilog HDL assignment warning at nograss.txt(68): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(69) " "Verilog HDL assignment warning at nograss.txt(69): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(70) " "Verilog HDL assignment warning at nograss.txt(70): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(71) " "Verilog HDL assignment warning at nograss.txt(71): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(72) " "Verilog HDL assignment warning at nograss.txt(72): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(73) " "Verilog HDL assignment warning at nograss.txt(73): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(74) " "Verilog HDL assignment warning at nograss.txt(74): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(75) " "Verilog HDL assignment warning at nograss.txt(75): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(76) " "Verilog HDL assignment warning at nograss.txt(76): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(77) " "Verilog HDL assignment warning at nograss.txt(77): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(78) " "Verilog HDL assignment warning at nograss.txt(78): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(79) " "Verilog HDL assignment warning at nograss.txt(79): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(80) " "Verilog HDL assignment warning at nograss.txt(80): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(81) " "Verilog HDL assignment warning at nograss.txt(81): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(82) " "Verilog HDL assignment warning at nograss.txt(82): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(83) " "Verilog HDL assignment warning at nograss.txt(83): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(84) " "Verilog HDL assignment warning at nograss.txt(84): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(85) " "Verilog HDL assignment warning at nograss.txt(85): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784644 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(86) " "Verilog HDL assignment warning at nograss.txt(86): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(87) " "Verilog HDL assignment warning at nograss.txt(87): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(88) " "Verilog HDL assignment warning at nograss.txt(88): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(89) " "Verilog HDL assignment warning at nograss.txt(89): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(90) " "Verilog HDL assignment warning at nograss.txt(90): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(91) " "Verilog HDL assignment warning at nograss.txt(91): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(92) " "Verilog HDL assignment warning at nograss.txt(92): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(93) " "Verilog HDL assignment warning at nograss.txt(93): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(94) " "Verilog HDL assignment warning at nograss.txt(94): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(95) " "Verilog HDL assignment warning at nograss.txt(95): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(96) " "Verilog HDL assignment warning at nograss.txt(96): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(97) " "Verilog HDL assignment warning at nograss.txt(97): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(98) " "Verilog HDL assignment warning at nograss.txt(98): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(99) " "Verilog HDL assignment warning at nograss.txt(99): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(100) " "Verilog HDL assignment warning at nograss.txt(100): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(101) " "Verilog HDL assignment warning at nograss.txt(101): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(102) " "Verilog HDL assignment warning at nograss.txt(102): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(103) " "Verilog HDL assignment warning at nograss.txt(103): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(104) " "Verilog HDL assignment warning at nograss.txt(104): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(105) " "Verilog HDL assignment warning at nograss.txt(105): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(106) " "Verilog HDL assignment warning at nograss.txt(106): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(107) " "Verilog HDL assignment warning at nograss.txt(107): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(108) " "Verilog HDL assignment warning at nograss.txt(108): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(109) " "Verilog HDL assignment warning at nograss.txt(109): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(110) " "Verilog HDL assignment warning at nograss.txt(110): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(111) " "Verilog HDL assignment warning at nograss.txt(111): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784645 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(112) " "Verilog HDL assignment warning at nograss.txt(112): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(113) " "Verilog HDL assignment warning at nograss.txt(113): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(114) " "Verilog HDL assignment warning at nograss.txt(114): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(115) " "Verilog HDL assignment warning at nograss.txt(115): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(116) " "Verilog HDL assignment warning at nograss.txt(116): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(117) " "Verilog HDL assignment warning at nograss.txt(117): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(118) " "Verilog HDL assignment warning at nograss.txt(118): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(119) " "Verilog HDL assignment warning at nograss.txt(119): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(120) " "Verilog HDL assignment warning at nograss.txt(120): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(121) " "Verilog HDL assignment warning at nograss.txt(121): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(122) " "Verilog HDL assignment warning at nograss.txt(122): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(123) " "Verilog HDL assignment warning at nograss.txt(123): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(124) " "Verilog HDL assignment warning at nograss.txt(124): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(125) " "Verilog HDL assignment warning at nograss.txt(125): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(126) " "Verilog HDL assignment warning at nograss.txt(126): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(127) " "Verilog HDL assignment warning at nograss.txt(127): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(128) " "Verilog HDL assignment warning at nograss.txt(128): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(129) " "Verilog HDL assignment warning at nograss.txt(129): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(130) " "Verilog HDL assignment warning at nograss.txt(130): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(131) " "Verilog HDL assignment warning at nograss.txt(131): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(132) " "Verilog HDL assignment warning at nograss.txt(132): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(133) " "Verilog HDL assignment warning at nograss.txt(133): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(134) " "Verilog HDL assignment warning at nograss.txt(134): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(135) " "Verilog HDL assignment warning at nograss.txt(135): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(136) " "Verilog HDL assignment warning at nograss.txt(136): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(137) " "Verilog HDL assignment warning at nograss.txt(137): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(138) " "Verilog HDL assignment warning at nograss.txt(138): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784646 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(139) " "Verilog HDL assignment warning at nograss.txt(139): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(140) " "Verilog HDL assignment warning at nograss.txt(140): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(141) " "Verilog HDL assignment warning at nograss.txt(141): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(142) " "Verilog HDL assignment warning at nograss.txt(142): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(143) " "Verilog HDL assignment warning at nograss.txt(143): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(144) " "Verilog HDL assignment warning at nograss.txt(144): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(145) " "Verilog HDL assignment warning at nograss.txt(145): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(146) " "Verilog HDL assignment warning at nograss.txt(146): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(147) " "Verilog HDL assignment warning at nograss.txt(147): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(148) " "Verilog HDL assignment warning at nograss.txt(148): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(149) " "Verilog HDL assignment warning at nograss.txt(149): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(150) " "Verilog HDL assignment warning at nograss.txt(150): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(151) " "Verilog HDL assignment warning at nograss.txt(151): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(152) " "Verilog HDL assignment warning at nograss.txt(152): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(153) " "Verilog HDL assignment warning at nograss.txt(153): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(154) " "Verilog HDL assignment warning at nograss.txt(154): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(155) " "Verilog HDL assignment warning at nograss.txt(155): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(156) " "Verilog HDL assignment warning at nograss.txt(156): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(157) " "Verilog HDL assignment warning at nograss.txt(157): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(158) " "Verilog HDL assignment warning at nograss.txt(158): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(159) " "Verilog HDL assignment warning at nograss.txt(159): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(160) " "Verilog HDL assignment warning at nograss.txt(160): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(161) " "Verilog HDL assignment warning at nograss.txt(161): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(162) " "Verilog HDL assignment warning at nograss.txt(162): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(163) " "Verilog HDL assignment warning at nograss.txt(163): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(164) " "Verilog HDL assignment warning at nograss.txt(164): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784647 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(165) " "Verilog HDL assignment warning at nograss.txt(165): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(166) " "Verilog HDL assignment warning at nograss.txt(166): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(167) " "Verilog HDL assignment warning at nograss.txt(167): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(168) " "Verilog HDL assignment warning at nograss.txt(168): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(169) " "Verilog HDL assignment warning at nograss.txt(169): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(170) " "Verilog HDL assignment warning at nograss.txt(170): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(171) " "Verilog HDL assignment warning at nograss.txt(171): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(172) " "Verilog HDL assignment warning at nograss.txt(172): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(173) " "Verilog HDL assignment warning at nograss.txt(173): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(174) " "Verilog HDL assignment warning at nograss.txt(174): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(175) " "Verilog HDL assignment warning at nograss.txt(175): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(176) " "Verilog HDL assignment warning at nograss.txt(176): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(177) " "Verilog HDL assignment warning at nograss.txt(177): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(178) " "Verilog HDL assignment warning at nograss.txt(178): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(179) " "Verilog HDL assignment warning at nograss.txt(179): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(180) " "Verilog HDL assignment warning at nograss.txt(180): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(181) " "Verilog HDL assignment warning at nograss.txt(181): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(182) " "Verilog HDL assignment warning at nograss.txt(182): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(183) " "Verilog HDL assignment warning at nograss.txt(183): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(184) " "Verilog HDL assignment warning at nograss.txt(184): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(185) " "Verilog HDL assignment warning at nograss.txt(185): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(186) " "Verilog HDL assignment warning at nograss.txt(186): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(187) " "Verilog HDL assignment warning at nograss.txt(187): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784648 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(188) " "Verilog HDL assignment warning at nograss.txt(188): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(189) " "Verilog HDL assignment warning at nograss.txt(189): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(190) " "Verilog HDL assignment warning at nograss.txt(190): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(191) " "Verilog HDL assignment warning at nograss.txt(191): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(192) " "Verilog HDL assignment warning at nograss.txt(192): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(193) " "Verilog HDL assignment warning at nograss.txt(193): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(194) " "Verilog HDL assignment warning at nograss.txt(194): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(195) " "Verilog HDL assignment warning at nograss.txt(195): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(196) " "Verilog HDL assignment warning at nograss.txt(196): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(197) " "Verilog HDL assignment warning at nograss.txt(197): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(198) " "Verilog HDL assignment warning at nograss.txt(198): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(199) " "Verilog HDL assignment warning at nograss.txt(199): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(200) " "Verilog HDL assignment warning at nograss.txt(200): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(201) " "Verilog HDL assignment warning at nograss.txt(201): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(202) " "Verilog HDL assignment warning at nograss.txt(202): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(203) " "Verilog HDL assignment warning at nograss.txt(203): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(204) " "Verilog HDL assignment warning at nograss.txt(204): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(205) " "Verilog HDL assignment warning at nograss.txt(205): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(206) " "Verilog HDL assignment warning at nograss.txt(206): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(207) " "Verilog HDL assignment warning at nograss.txt(207): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(208) " "Verilog HDL assignment warning at nograss.txt(208): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(209) " "Verilog HDL assignment warning at nograss.txt(209): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(210) " "Verilog HDL assignment warning at nograss.txt(210): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(211) " "Verilog HDL assignment warning at nograss.txt(211): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784649 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(212) " "Verilog HDL assignment warning at nograss.txt(212): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(213) " "Verilog HDL assignment warning at nograss.txt(213): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(214) " "Verilog HDL assignment warning at nograss.txt(214): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(215) " "Verilog HDL assignment warning at nograss.txt(215): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(216) " "Verilog HDL assignment warning at nograss.txt(216): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(217) " "Verilog HDL assignment warning at nograss.txt(217): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(218) " "Verilog HDL assignment warning at nograss.txt(218): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(219) " "Verilog HDL assignment warning at nograss.txt(219): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(220) " "Verilog HDL assignment warning at nograss.txt(220): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(221) " "Verilog HDL assignment warning at nograss.txt(221): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(222) " "Verilog HDL assignment warning at nograss.txt(222): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(223) " "Verilog HDL assignment warning at nograss.txt(223): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(224) " "Verilog HDL assignment warning at nograss.txt(224): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(225) " "Verilog HDL assignment warning at nograss.txt(225): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(226) " "Verilog HDL assignment warning at nograss.txt(226): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(227) " "Verilog HDL assignment warning at nograss.txt(227): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(228) " "Verilog HDL assignment warning at nograss.txt(228): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(229) " "Verilog HDL assignment warning at nograss.txt(229): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(230) " "Verilog HDL assignment warning at nograss.txt(230): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(231) " "Verilog HDL assignment warning at nograss.txt(231): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(232) " "Verilog HDL assignment warning at nograss.txt(232): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(233) " "Verilog HDL assignment warning at nograss.txt(233): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(234) " "Verilog HDL assignment warning at nograss.txt(234): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(235) " "Verilog HDL assignment warning at nograss.txt(235): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(236) " "Verilog HDL assignment warning at nograss.txt(236): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784650 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(237) " "Verilog HDL assignment warning at nograss.txt(237): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(238) " "Verilog HDL assignment warning at nograss.txt(238): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(239) " "Verilog HDL assignment warning at nograss.txt(239): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(240) " "Verilog HDL assignment warning at nograss.txt(240): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(241) " "Verilog HDL assignment warning at nograss.txt(241): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(242) " "Verilog HDL assignment warning at nograss.txt(242): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(243) " "Verilog HDL assignment warning at nograss.txt(243): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(244) " "Verilog HDL assignment warning at nograss.txt(244): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(245) " "Verilog HDL assignment warning at nograss.txt(245): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(246) " "Verilog HDL assignment warning at nograss.txt(246): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(247) " "Verilog HDL assignment warning at nograss.txt(247): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(248) " "Verilog HDL assignment warning at nograss.txt(248): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(249) " "Verilog HDL assignment warning at nograss.txt(249): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(250) " "Verilog HDL assignment warning at nograss.txt(250): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(251) " "Verilog HDL assignment warning at nograss.txt(251): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(252) " "Verilog HDL assignment warning at nograss.txt(252): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(253) " "Verilog HDL assignment warning at nograss.txt(253): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(254) " "Verilog HDL assignment warning at nograss.txt(254): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(255) " "Verilog HDL assignment warning at nograss.txt(255): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(256) " "Verilog HDL assignment warning at nograss.txt(256): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(257) " "Verilog HDL assignment warning at nograss.txt(257): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(258) " "Verilog HDL assignment warning at nograss.txt(258): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(259) " "Verilog HDL assignment warning at nograss.txt(259): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(260) " "Verilog HDL assignment warning at nograss.txt(260): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(261) " "Verilog HDL assignment warning at nograss.txt(261): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784651 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(262) " "Verilog HDL assignment warning at nograss.txt(262): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(263) " "Verilog HDL assignment warning at nograss.txt(263): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(264) " "Verilog HDL assignment warning at nograss.txt(264): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(265) " "Verilog HDL assignment warning at nograss.txt(265): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(266) " "Verilog HDL assignment warning at nograss.txt(266): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(267) " "Verilog HDL assignment warning at nograss.txt(267): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(268) " "Verilog HDL assignment warning at nograss.txt(268): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(269) " "Verilog HDL assignment warning at nograss.txt(269): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(270) " "Verilog HDL assignment warning at nograss.txt(270): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(271) " "Verilog HDL assignment warning at nograss.txt(271): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(272) " "Verilog HDL assignment warning at nograss.txt(272): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(273) " "Verilog HDL assignment warning at nograss.txt(273): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(274) " "Verilog HDL assignment warning at nograss.txt(274): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(275) " "Verilog HDL assignment warning at nograss.txt(275): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(276) " "Verilog HDL assignment warning at nograss.txt(276): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(277) " "Verilog HDL assignment warning at nograss.txt(277): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(278) " "Verilog HDL assignment warning at nograss.txt(278): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(279) " "Verilog HDL assignment warning at nograss.txt(279): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(280) " "Verilog HDL assignment warning at nograss.txt(280): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(281) " "Verilog HDL assignment warning at nograss.txt(281): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(282) " "Verilog HDL assignment warning at nograss.txt(282): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(283) " "Verilog HDL assignment warning at nograss.txt(283): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(284) " "Verilog HDL assignment warning at nograss.txt(284): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(285) " "Verilog HDL assignment warning at nograss.txt(285): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(286) " "Verilog HDL assignment warning at nograss.txt(286): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(287) " "Verilog HDL assignment warning at nograss.txt(287): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784652 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(288) " "Verilog HDL assignment warning at nograss.txt(288): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(289) " "Verilog HDL assignment warning at nograss.txt(289): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(290) " "Verilog HDL assignment warning at nograss.txt(290): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(291) " "Verilog HDL assignment warning at nograss.txt(291): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(292) " "Verilog HDL assignment warning at nograss.txt(292): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(293) " "Verilog HDL assignment warning at nograss.txt(293): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(294) " "Verilog HDL assignment warning at nograss.txt(294): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(295) " "Verilog HDL assignment warning at nograss.txt(295): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(296) " "Verilog HDL assignment warning at nograss.txt(296): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(297) " "Verilog HDL assignment warning at nograss.txt(297): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(298) " "Verilog HDL assignment warning at nograss.txt(298): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(299) " "Verilog HDL assignment warning at nograss.txt(299): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(300) " "Verilog HDL assignment warning at nograss.txt(300): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(301) " "Verilog HDL assignment warning at nograss.txt(301): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(302) " "Verilog HDL assignment warning at nograss.txt(302): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(303) " "Verilog HDL assignment warning at nograss.txt(303): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(304) " "Verilog HDL assignment warning at nograss.txt(304): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(305) " "Verilog HDL assignment warning at nograss.txt(305): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(306) " "Verilog HDL assignment warning at nograss.txt(306): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(307) " "Verilog HDL assignment warning at nograss.txt(307): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(308) " "Verilog HDL assignment warning at nograss.txt(308): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(309) " "Verilog HDL assignment warning at nograss.txt(309): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(310) " "Verilog HDL assignment warning at nograss.txt(310): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(311) " "Verilog HDL assignment warning at nograss.txt(311): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(312) " "Verilog HDL assignment warning at nograss.txt(312): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(313) " "Verilog HDL assignment warning at nograss.txt(313): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784653 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(314) " "Verilog HDL assignment warning at nograss.txt(314): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(315) " "Verilog HDL assignment warning at nograss.txt(315): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(316) " "Verilog HDL assignment warning at nograss.txt(316): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(317) " "Verilog HDL assignment warning at nograss.txt(317): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(318) " "Verilog HDL assignment warning at nograss.txt(318): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(319) " "Verilog HDL assignment warning at nograss.txt(319): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(320) " "Verilog HDL assignment warning at nograss.txt(320): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(321) " "Verilog HDL assignment warning at nograss.txt(321): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(322) " "Verilog HDL assignment warning at nograss.txt(322): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(323) " "Verilog HDL assignment warning at nograss.txt(323): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(324) " "Verilog HDL assignment warning at nograss.txt(324): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(325) " "Verilog HDL assignment warning at nograss.txt(325): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(326) " "Verilog HDL assignment warning at nograss.txt(326): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(327) " "Verilog HDL assignment warning at nograss.txt(327): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(328) " "Verilog HDL assignment warning at nograss.txt(328): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(329) " "Verilog HDL assignment warning at nograss.txt(329): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(330) " "Verilog HDL assignment warning at nograss.txt(330): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(331) " "Verilog HDL assignment warning at nograss.txt(331): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(332) " "Verilog HDL assignment warning at nograss.txt(332): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(333) " "Verilog HDL assignment warning at nograss.txt(333): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(334) " "Verilog HDL assignment warning at nograss.txt(334): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(335) " "Verilog HDL assignment warning at nograss.txt(335): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(336) " "Verilog HDL assignment warning at nograss.txt(336): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(337) " "Verilog HDL assignment warning at nograss.txt(337): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(338) " "Verilog HDL assignment warning at nograss.txt(338): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(339) " "Verilog HDL assignment warning at nograss.txt(339): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784654 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(340) " "Verilog HDL assignment warning at nograss.txt(340): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(341) " "Verilog HDL assignment warning at nograss.txt(341): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(342) " "Verilog HDL assignment warning at nograss.txt(342): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(343) " "Verilog HDL assignment warning at nograss.txt(343): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(344) " "Verilog HDL assignment warning at nograss.txt(344): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(345) " "Verilog HDL assignment warning at nograss.txt(345): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(346) " "Verilog HDL assignment warning at nograss.txt(346): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(347) " "Verilog HDL assignment warning at nograss.txt(347): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(348) " "Verilog HDL assignment warning at nograss.txt(348): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(349) " "Verilog HDL assignment warning at nograss.txt(349): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(350) " "Verilog HDL assignment warning at nograss.txt(350): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(351) " "Verilog HDL assignment warning at nograss.txt(351): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(352) " "Verilog HDL assignment warning at nograss.txt(352): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(353) " "Verilog HDL assignment warning at nograss.txt(353): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(354) " "Verilog HDL assignment warning at nograss.txt(354): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(355) " "Verilog HDL assignment warning at nograss.txt(355): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(356) " "Verilog HDL assignment warning at nograss.txt(356): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(357) " "Verilog HDL assignment warning at nograss.txt(357): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(358) " "Verilog HDL assignment warning at nograss.txt(358): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(359) " "Verilog HDL assignment warning at nograss.txt(359): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(360) " "Verilog HDL assignment warning at nograss.txt(360): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(361) " "Verilog HDL assignment warning at nograss.txt(361): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(362) " "Verilog HDL assignment warning at nograss.txt(362): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(363) " "Verilog HDL assignment warning at nograss.txt(363): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(364) " "Verilog HDL assignment warning at nograss.txt(364): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(365) " "Verilog HDL assignment warning at nograss.txt(365): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784655 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(366) " "Verilog HDL assignment warning at nograss.txt(366): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(367) " "Verilog HDL assignment warning at nograss.txt(367): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(368) " "Verilog HDL assignment warning at nograss.txt(368): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(369) " "Verilog HDL assignment warning at nograss.txt(369): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(370) " "Verilog HDL assignment warning at nograss.txt(370): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(371) " "Verilog HDL assignment warning at nograss.txt(371): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(372) " "Verilog HDL assignment warning at nograss.txt(372): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(373) " "Verilog HDL assignment warning at nograss.txt(373): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(374) " "Verilog HDL assignment warning at nograss.txt(374): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(375) " "Verilog HDL assignment warning at nograss.txt(375): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(376) " "Verilog HDL assignment warning at nograss.txt(376): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(377) " "Verilog HDL assignment warning at nograss.txt(377): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(378) " "Verilog HDL assignment warning at nograss.txt(378): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(379) " "Verilog HDL assignment warning at nograss.txt(379): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(380) " "Verilog HDL assignment warning at nograss.txt(380): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(381) " "Verilog HDL assignment warning at nograss.txt(381): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(382) " "Verilog HDL assignment warning at nograss.txt(382): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(383) " "Verilog HDL assignment warning at nograss.txt(383): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(384) " "Verilog HDL assignment warning at nograss.txt(384): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(385) " "Verilog HDL assignment warning at nograss.txt(385): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(386) " "Verilog HDL assignment warning at nograss.txt(386): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(387) " "Verilog HDL assignment warning at nograss.txt(387): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(388) " "Verilog HDL assignment warning at nograss.txt(388): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(389) " "Verilog HDL assignment warning at nograss.txt(389): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(390) " "Verilog HDL assignment warning at nograss.txt(390): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784656 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(391) " "Verilog HDL assignment warning at nograss.txt(391): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(392) " "Verilog HDL assignment warning at nograss.txt(392): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(393) " "Verilog HDL assignment warning at nograss.txt(393): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(394) " "Verilog HDL assignment warning at nograss.txt(394): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(395) " "Verilog HDL assignment warning at nograss.txt(395): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(396) " "Verilog HDL assignment warning at nograss.txt(396): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(397) " "Verilog HDL assignment warning at nograss.txt(397): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(398) " "Verilog HDL assignment warning at nograss.txt(398): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(399) " "Verilog HDL assignment warning at nograss.txt(399): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(400) " "Verilog HDL assignment warning at nograss.txt(400): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(401) " "Verilog HDL assignment warning at nograss.txt(401): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(402) " "Verilog HDL assignment warning at nograss.txt(402): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(403) " "Verilog HDL assignment warning at nograss.txt(403): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(404) " "Verilog HDL assignment warning at nograss.txt(404): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(405) " "Verilog HDL assignment warning at nograss.txt(405): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(406) " "Verilog HDL assignment warning at nograss.txt(406): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(407) " "Verilog HDL assignment warning at nograss.txt(407): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(408) " "Verilog HDL assignment warning at nograss.txt(408): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(409) " "Verilog HDL assignment warning at nograss.txt(409): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(410) " "Verilog HDL assignment warning at nograss.txt(410): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(411) " "Verilog HDL assignment warning at nograss.txt(411): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(412) " "Verilog HDL assignment warning at nograss.txt(412): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(413) " "Verilog HDL assignment warning at nograss.txt(413): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(414) " "Verilog HDL assignment warning at nograss.txt(414): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(415) " "Verilog HDL assignment warning at nograss.txt(415): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(416) " "Verilog HDL assignment warning at nograss.txt(416): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784657 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(417) " "Verilog HDL assignment warning at nograss.txt(417): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(418) " "Verilog HDL assignment warning at nograss.txt(418): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(419) " "Verilog HDL assignment warning at nograss.txt(419): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(420) " "Verilog HDL assignment warning at nograss.txt(420): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(421) " "Verilog HDL assignment warning at nograss.txt(421): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(422) " "Verilog HDL assignment warning at nograss.txt(422): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(423) " "Verilog HDL assignment warning at nograss.txt(423): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(424) " "Verilog HDL assignment warning at nograss.txt(424): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(425) " "Verilog HDL assignment warning at nograss.txt(425): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(426) " "Verilog HDL assignment warning at nograss.txt(426): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(427) " "Verilog HDL assignment warning at nograss.txt(427): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(428) " "Verilog HDL assignment warning at nograss.txt(428): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(429) " "Verilog HDL assignment warning at nograss.txt(429): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(430) " "Verilog HDL assignment warning at nograss.txt(430): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(431) " "Verilog HDL assignment warning at nograss.txt(431): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(432) " "Verilog HDL assignment warning at nograss.txt(432): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(433) " "Verilog HDL assignment warning at nograss.txt(433): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(434) " "Verilog HDL assignment warning at nograss.txt(434): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(435) " "Verilog HDL assignment warning at nograss.txt(435): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(436) " "Verilog HDL assignment warning at nograss.txt(436): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(437) " "Verilog HDL assignment warning at nograss.txt(437): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(438) " "Verilog HDL assignment warning at nograss.txt(438): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(439) " "Verilog HDL assignment warning at nograss.txt(439): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784658 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(440) " "Verilog HDL assignment warning at nograss.txt(440): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(441) " "Verilog HDL assignment warning at nograss.txt(441): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(442) " "Verilog HDL assignment warning at nograss.txt(442): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(443) " "Verilog HDL assignment warning at nograss.txt(443): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(444) " "Verilog HDL assignment warning at nograss.txt(444): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(445) " "Verilog HDL assignment warning at nograss.txt(445): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(446) " "Verilog HDL assignment warning at nograss.txt(446): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(447) " "Verilog HDL assignment warning at nograss.txt(447): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(448) " "Verilog HDL assignment warning at nograss.txt(448): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(449) " "Verilog HDL assignment warning at nograss.txt(449): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(450) " "Verilog HDL assignment warning at nograss.txt(450): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(451) " "Verilog HDL assignment warning at nograss.txt(451): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(452) " "Verilog HDL assignment warning at nograss.txt(452): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(453) " "Verilog HDL assignment warning at nograss.txt(453): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(454) " "Verilog HDL assignment warning at nograss.txt(454): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(455) " "Verilog HDL assignment warning at nograss.txt(455): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(456) " "Verilog HDL assignment warning at nograss.txt(456): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(457) " "Verilog HDL assignment warning at nograss.txt(457): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(458) " "Verilog HDL assignment warning at nograss.txt(458): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(459) " "Verilog HDL assignment warning at nograss.txt(459): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(460) " "Verilog HDL assignment warning at nograss.txt(460): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(461) " "Verilog HDL assignment warning at nograss.txt(461): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(462) " "Verilog HDL assignment warning at nograss.txt(462): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(463) " "Verilog HDL assignment warning at nograss.txt(463): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(464) " "Verilog HDL assignment warning at nograss.txt(464): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784659 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(465) " "Verilog HDL assignment warning at nograss.txt(465): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(466) " "Verilog HDL assignment warning at nograss.txt(466): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(467) " "Verilog HDL assignment warning at nograss.txt(467): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(468) " "Verilog HDL assignment warning at nograss.txt(468): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(469) " "Verilog HDL assignment warning at nograss.txt(469): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(470) " "Verilog HDL assignment warning at nograss.txt(470): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(471) " "Verilog HDL assignment warning at nograss.txt(471): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(472) " "Verilog HDL assignment warning at nograss.txt(472): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(473) " "Verilog HDL assignment warning at nograss.txt(473): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(474) " "Verilog HDL assignment warning at nograss.txt(474): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(475) " "Verilog HDL assignment warning at nograss.txt(475): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(476) " "Verilog HDL assignment warning at nograss.txt(476): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(477) " "Verilog HDL assignment warning at nograss.txt(477): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(478) " "Verilog HDL assignment warning at nograss.txt(478): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(479) " "Verilog HDL assignment warning at nograss.txt(479): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(480) " "Verilog HDL assignment warning at nograss.txt(480): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(481) " "Verilog HDL assignment warning at nograss.txt(481): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(482) " "Verilog HDL assignment warning at nograss.txt(482): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(483) " "Verilog HDL assignment warning at nograss.txt(483): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(484) " "Verilog HDL assignment warning at nograss.txt(484): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(485) " "Verilog HDL assignment warning at nograss.txt(485): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(486) " "Verilog HDL assignment warning at nograss.txt(486): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(487) " "Verilog HDL assignment warning at nograss.txt(487): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(488) " "Verilog HDL assignment warning at nograss.txt(488): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(489) " "Verilog HDL assignment warning at nograss.txt(489): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784660 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(490) " "Verilog HDL assignment warning at nograss.txt(490): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(491) " "Verilog HDL assignment warning at nograss.txt(491): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(492) " "Verilog HDL assignment warning at nograss.txt(492): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(493) " "Verilog HDL assignment warning at nograss.txt(493): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(494) " "Verilog HDL assignment warning at nograss.txt(494): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(495) " "Verilog HDL assignment warning at nograss.txt(495): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(496) " "Verilog HDL assignment warning at nograss.txt(496): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(497) " "Verilog HDL assignment warning at nograss.txt(497): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(498) " "Verilog HDL assignment warning at nograss.txt(498): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(499) " "Verilog HDL assignment warning at nograss.txt(499): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(500) " "Verilog HDL assignment warning at nograss.txt(500): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(501) " "Verilog HDL assignment warning at nograss.txt(501): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(502) " "Verilog HDL assignment warning at nograss.txt(502): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(503) " "Verilog HDL assignment warning at nograss.txt(503): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(504) " "Verilog HDL assignment warning at nograss.txt(504): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(505) " "Verilog HDL assignment warning at nograss.txt(505): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(506) " "Verilog HDL assignment warning at nograss.txt(506): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(507) " "Verilog HDL assignment warning at nograss.txt(507): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(508) " "Verilog HDL assignment warning at nograss.txt(508): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(509) " "Verilog HDL assignment warning at nograss.txt(509): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(510) " "Verilog HDL assignment warning at nograss.txt(510): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(511) " "Verilog HDL assignment warning at nograss.txt(511): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(512) " "Verilog HDL assignment warning at nograss.txt(512): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(513) " "Verilog HDL assignment warning at nograss.txt(513): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(514) " "Verilog HDL assignment warning at nograss.txt(514): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(515) " "Verilog HDL assignment warning at nograss.txt(515): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784661 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(516) " "Verilog HDL assignment warning at nograss.txt(516): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(517) " "Verilog HDL assignment warning at nograss.txt(517): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(518) " "Verilog HDL assignment warning at nograss.txt(518): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(519) " "Verilog HDL assignment warning at nograss.txt(519): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(520) " "Verilog HDL assignment warning at nograss.txt(520): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(521) " "Verilog HDL assignment warning at nograss.txt(521): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(522) " "Verilog HDL assignment warning at nograss.txt(522): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(523) " "Verilog HDL assignment warning at nograss.txt(523): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(524) " "Verilog HDL assignment warning at nograss.txt(524): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(525) " "Verilog HDL assignment warning at nograss.txt(525): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(526) " "Verilog HDL assignment warning at nograss.txt(526): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(527) " "Verilog HDL assignment warning at nograss.txt(527): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(528) " "Verilog HDL assignment warning at nograss.txt(528): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(529) " "Verilog HDL assignment warning at nograss.txt(529): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(530) " "Verilog HDL assignment warning at nograss.txt(530): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(531) " "Verilog HDL assignment warning at nograss.txt(531): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(532) " "Verilog HDL assignment warning at nograss.txt(532): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(533) " "Verilog HDL assignment warning at nograss.txt(533): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(534) " "Verilog HDL assignment warning at nograss.txt(534): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(535) " "Verilog HDL assignment warning at nograss.txt(535): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(536) " "Verilog HDL assignment warning at nograss.txt(536): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(537) " "Verilog HDL assignment warning at nograss.txt(537): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(538) " "Verilog HDL assignment warning at nograss.txt(538): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(539) " "Verilog HDL assignment warning at nograss.txt(539): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(540) " "Verilog HDL assignment warning at nograss.txt(540): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(541) " "Verilog HDL assignment warning at nograss.txt(541): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784662 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(542) " "Verilog HDL assignment warning at nograss.txt(542): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(543) " "Verilog HDL assignment warning at nograss.txt(543): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(544) " "Verilog HDL assignment warning at nograss.txt(544): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(545) " "Verilog HDL assignment warning at nograss.txt(545): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(546) " "Verilog HDL assignment warning at nograss.txt(546): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(547) " "Verilog HDL assignment warning at nograss.txt(547): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(548) " "Verilog HDL assignment warning at nograss.txt(548): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(549) " "Verilog HDL assignment warning at nograss.txt(549): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(550) " "Verilog HDL assignment warning at nograss.txt(550): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(551) " "Verilog HDL assignment warning at nograss.txt(551): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(552) " "Verilog HDL assignment warning at nograss.txt(552): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(553) " "Verilog HDL assignment warning at nograss.txt(553): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(554) " "Verilog HDL assignment warning at nograss.txt(554): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(555) " "Verilog HDL assignment warning at nograss.txt(555): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(556) " "Verilog HDL assignment warning at nograss.txt(556): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(557) " "Verilog HDL assignment warning at nograss.txt(557): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(558) " "Verilog HDL assignment warning at nograss.txt(558): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(559) " "Verilog HDL assignment warning at nograss.txt(559): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(560) " "Verilog HDL assignment warning at nograss.txt(560): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(561) " "Verilog HDL assignment warning at nograss.txt(561): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(562) " "Verilog HDL assignment warning at nograss.txt(562): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(563) " "Verilog HDL assignment warning at nograss.txt(563): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(564) " "Verilog HDL assignment warning at nograss.txt(564): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(565) " "Verilog HDL assignment warning at nograss.txt(565): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(566) " "Verilog HDL assignment warning at nograss.txt(566): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784663 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(567) " "Verilog HDL assignment warning at nograss.txt(567): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(568) " "Verilog HDL assignment warning at nograss.txt(568): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(569) " "Verilog HDL assignment warning at nograss.txt(569): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(570) " "Verilog HDL assignment warning at nograss.txt(570): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(571) " "Verilog HDL assignment warning at nograss.txt(571): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(572) " "Verilog HDL assignment warning at nograss.txt(572): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(573) " "Verilog HDL assignment warning at nograss.txt(573): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(574) " "Verilog HDL assignment warning at nograss.txt(574): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(575) " "Verilog HDL assignment warning at nograss.txt(575): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(576) " "Verilog HDL assignment warning at nograss.txt(576): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(577) " "Verilog HDL assignment warning at nograss.txt(577): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(578) " "Verilog HDL assignment warning at nograss.txt(578): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(579) " "Verilog HDL assignment warning at nograss.txt(579): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(580) " "Verilog HDL assignment warning at nograss.txt(580): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(581) " "Verilog HDL assignment warning at nograss.txt(581): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(582) " "Verilog HDL assignment warning at nograss.txt(582): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(583) " "Verilog HDL assignment warning at nograss.txt(583): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(584) " "Verilog HDL assignment warning at nograss.txt(584): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(585) " "Verilog HDL assignment warning at nograss.txt(585): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(586) " "Verilog HDL assignment warning at nograss.txt(586): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(587) " "Verilog HDL assignment warning at nograss.txt(587): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(588) " "Verilog HDL assignment warning at nograss.txt(588): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(589) " "Verilog HDL assignment warning at nograss.txt(589): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(590) " "Verilog HDL assignment warning at nograss.txt(590): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(591) " "Verilog HDL assignment warning at nograss.txt(591): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784664 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(592) " "Verilog HDL assignment warning at nograss.txt(592): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(593) " "Verilog HDL assignment warning at nograss.txt(593): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(594) " "Verilog HDL assignment warning at nograss.txt(594): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(595) " "Verilog HDL assignment warning at nograss.txt(595): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(596) " "Verilog HDL assignment warning at nograss.txt(596): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(597) " "Verilog HDL assignment warning at nograss.txt(597): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(598) " "Verilog HDL assignment warning at nograss.txt(598): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(599) " "Verilog HDL assignment warning at nograss.txt(599): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(600) " "Verilog HDL assignment warning at nograss.txt(600): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(601) " "Verilog HDL assignment warning at nograss.txt(601): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(602) " "Verilog HDL assignment warning at nograss.txt(602): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(603) " "Verilog HDL assignment warning at nograss.txt(603): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(604) " "Verilog HDL assignment warning at nograss.txt(604): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(605) " "Verilog HDL assignment warning at nograss.txt(605): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(606) " "Verilog HDL assignment warning at nograss.txt(606): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(607) " "Verilog HDL assignment warning at nograss.txt(607): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(608) " "Verilog HDL assignment warning at nograss.txt(608): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(609) " "Verilog HDL assignment warning at nograss.txt(609): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(610) " "Verilog HDL assignment warning at nograss.txt(610): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(611) " "Verilog HDL assignment warning at nograss.txt(611): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(612) " "Verilog HDL assignment warning at nograss.txt(612): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(613) " "Verilog HDL assignment warning at nograss.txt(613): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(614) " "Verilog HDL assignment warning at nograss.txt(614): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(615) " "Verilog HDL assignment warning at nograss.txt(615): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(616) " "Verilog HDL assignment warning at nograss.txt(616): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784665 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(617) " "Verilog HDL assignment warning at nograss.txt(617): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(618) " "Verilog HDL assignment warning at nograss.txt(618): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(619) " "Verilog HDL assignment warning at nograss.txt(619): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(620) " "Verilog HDL assignment warning at nograss.txt(620): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(621) " "Verilog HDL assignment warning at nograss.txt(621): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(622) " "Verilog HDL assignment warning at nograss.txt(622): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(623) " "Verilog HDL assignment warning at nograss.txt(623): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(624) " "Verilog HDL assignment warning at nograss.txt(624): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(625) " "Verilog HDL assignment warning at nograss.txt(625): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(626) " "Verilog HDL assignment warning at nograss.txt(626): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(627) " "Verilog HDL assignment warning at nograss.txt(627): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(628) " "Verilog HDL assignment warning at nograss.txt(628): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(629) " "Verilog HDL assignment warning at nograss.txt(629): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(630) " "Verilog HDL assignment warning at nograss.txt(630): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(631) " "Verilog HDL assignment warning at nograss.txt(631): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(632) " "Verilog HDL assignment warning at nograss.txt(632): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(633) " "Verilog HDL assignment warning at nograss.txt(633): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(634) " "Verilog HDL assignment warning at nograss.txt(634): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(635) " "Verilog HDL assignment warning at nograss.txt(635): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(636) " "Verilog HDL assignment warning at nograss.txt(636): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(637) " "Verilog HDL assignment warning at nograss.txt(637): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(638) " "Verilog HDL assignment warning at nograss.txt(638): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(639) " "Verilog HDL assignment warning at nograss.txt(639): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(640) " "Verilog HDL assignment warning at nograss.txt(640): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(641) " "Verilog HDL assignment warning at nograss.txt(641): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784666 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(642) " "Verilog HDL assignment warning at nograss.txt(642): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(643) " "Verilog HDL assignment warning at nograss.txt(643): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(644) " "Verilog HDL assignment warning at nograss.txt(644): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(645) " "Verilog HDL assignment warning at nograss.txt(645): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(646) " "Verilog HDL assignment warning at nograss.txt(646): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(647) " "Verilog HDL assignment warning at nograss.txt(647): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(648) " "Verilog HDL assignment warning at nograss.txt(648): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(649) " "Verilog HDL assignment warning at nograss.txt(649): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(650) " "Verilog HDL assignment warning at nograss.txt(650): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(651) " "Verilog HDL assignment warning at nograss.txt(651): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(652) " "Verilog HDL assignment warning at nograss.txt(652): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(653) " "Verilog HDL assignment warning at nograss.txt(653): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(654) " "Verilog HDL assignment warning at nograss.txt(654): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(655) " "Verilog HDL assignment warning at nograss.txt(655): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(656) " "Verilog HDL assignment warning at nograss.txt(656): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(657) " "Verilog HDL assignment warning at nograss.txt(657): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(658) " "Verilog HDL assignment warning at nograss.txt(658): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(659) " "Verilog HDL assignment warning at nograss.txt(659): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(660) " "Verilog HDL assignment warning at nograss.txt(660): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(661) " "Verilog HDL assignment warning at nograss.txt(661): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(662) " "Verilog HDL assignment warning at nograss.txt(662): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(663) " "Verilog HDL assignment warning at nograss.txt(663): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(664) " "Verilog HDL assignment warning at nograss.txt(664): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(665) " "Verilog HDL assignment warning at nograss.txt(665): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(666) " "Verilog HDL assignment warning at nograss.txt(666): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(667) " "Verilog HDL assignment warning at nograss.txt(667): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784667 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(668) " "Verilog HDL assignment warning at nograss.txt(668): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(669) " "Verilog HDL assignment warning at nograss.txt(669): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(670) " "Verilog HDL assignment warning at nograss.txt(670): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(671) " "Verilog HDL assignment warning at nograss.txt(671): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(672) " "Verilog HDL assignment warning at nograss.txt(672): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(673) " "Verilog HDL assignment warning at nograss.txt(673): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(674) " "Verilog HDL assignment warning at nograss.txt(674): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(675) " "Verilog HDL assignment warning at nograss.txt(675): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(676) " "Verilog HDL assignment warning at nograss.txt(676): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(677) " "Verilog HDL assignment warning at nograss.txt(677): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(678) " "Verilog HDL assignment warning at nograss.txt(678): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(679) " "Verilog HDL assignment warning at nograss.txt(679): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(680) " "Verilog HDL assignment warning at nograss.txt(680): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(681) " "Verilog HDL assignment warning at nograss.txt(681): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(682) " "Verilog HDL assignment warning at nograss.txt(682): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(683) " "Verilog HDL assignment warning at nograss.txt(683): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(684) " "Verilog HDL assignment warning at nograss.txt(684): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(685) " "Verilog HDL assignment warning at nograss.txt(685): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(686) " "Verilog HDL assignment warning at nograss.txt(686): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(687) " "Verilog HDL assignment warning at nograss.txt(687): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(688) " "Verilog HDL assignment warning at nograss.txt(688): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784668 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(689) " "Verilog HDL assignment warning at nograss.txt(689): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(690) " "Verilog HDL assignment warning at nograss.txt(690): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(691) " "Verilog HDL assignment warning at nograss.txt(691): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(692) " "Verilog HDL assignment warning at nograss.txt(692): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(693) " "Verilog HDL assignment warning at nograss.txt(693): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(694) " "Verilog HDL assignment warning at nograss.txt(694): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(695) " "Verilog HDL assignment warning at nograss.txt(695): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(696) " "Verilog HDL assignment warning at nograss.txt(696): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(697) " "Verilog HDL assignment warning at nograss.txt(697): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(698) " "Verilog HDL assignment warning at nograss.txt(698): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(699) " "Verilog HDL assignment warning at nograss.txt(699): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(700) " "Verilog HDL assignment warning at nograss.txt(700): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(701) " "Verilog HDL assignment warning at nograss.txt(701): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(702) " "Verilog HDL assignment warning at nograss.txt(702): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(703) " "Verilog HDL assignment warning at nograss.txt(703): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(704) " "Verilog HDL assignment warning at nograss.txt(704): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(705) " "Verilog HDL assignment warning at nograss.txt(705): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(706) " "Verilog HDL assignment warning at nograss.txt(706): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(707) " "Verilog HDL assignment warning at nograss.txt(707): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(708) " "Verilog HDL assignment warning at nograss.txt(708): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(709) " "Verilog HDL assignment warning at nograss.txt(709): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(710) " "Verilog HDL assignment warning at nograss.txt(710): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(711) " "Verilog HDL assignment warning at nograss.txt(711): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(712) " "Verilog HDL assignment warning at nograss.txt(712): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(713) " "Verilog HDL assignment warning at nograss.txt(713): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784669 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(714) " "Verilog HDL assignment warning at nograss.txt(714): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(715) " "Verilog HDL assignment warning at nograss.txt(715): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(716) " "Verilog HDL assignment warning at nograss.txt(716): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(717) " "Verilog HDL assignment warning at nograss.txt(717): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(718) " "Verilog HDL assignment warning at nograss.txt(718): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(719) " "Verilog HDL assignment warning at nograss.txt(719): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(720) " "Verilog HDL assignment warning at nograss.txt(720): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(721) " "Verilog HDL assignment warning at nograss.txt(721): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(722) " "Verilog HDL assignment warning at nograss.txt(722): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(723) " "Verilog HDL assignment warning at nograss.txt(723): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(724) " "Verilog HDL assignment warning at nograss.txt(724): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(725) " "Verilog HDL assignment warning at nograss.txt(725): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(726) " "Verilog HDL assignment warning at nograss.txt(726): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(727) " "Verilog HDL assignment warning at nograss.txt(727): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(728) " "Verilog HDL assignment warning at nograss.txt(728): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(729) " "Verilog HDL assignment warning at nograss.txt(729): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(730) " "Verilog HDL assignment warning at nograss.txt(730): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(731) " "Verilog HDL assignment warning at nograss.txt(731): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(732) " "Verilog HDL assignment warning at nograss.txt(732): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(733) " "Verilog HDL assignment warning at nograss.txt(733): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(734) " "Verilog HDL assignment warning at nograss.txt(734): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(735) " "Verilog HDL assignment warning at nograss.txt(735): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(736) " "Verilog HDL assignment warning at nograss.txt(736): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(737) " "Verilog HDL assignment warning at nograss.txt(737): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(738) " "Verilog HDL assignment warning at nograss.txt(738): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784670 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(739) " "Verilog HDL assignment warning at nograss.txt(739): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(740) " "Verilog HDL assignment warning at nograss.txt(740): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(741) " "Verilog HDL assignment warning at nograss.txt(741): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(742) " "Verilog HDL assignment warning at nograss.txt(742): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(743) " "Verilog HDL assignment warning at nograss.txt(743): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(744) " "Verilog HDL assignment warning at nograss.txt(744): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(745) " "Verilog HDL assignment warning at nograss.txt(745): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(746) " "Verilog HDL assignment warning at nograss.txt(746): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(747) " "Verilog HDL assignment warning at nograss.txt(747): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(748) " "Verilog HDL assignment warning at nograss.txt(748): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(749) " "Verilog HDL assignment warning at nograss.txt(749): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(750) " "Verilog HDL assignment warning at nograss.txt(750): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(751) " "Verilog HDL assignment warning at nograss.txt(751): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(752) " "Verilog HDL assignment warning at nograss.txt(752): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(753) " "Verilog HDL assignment warning at nograss.txt(753): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(754) " "Verilog HDL assignment warning at nograss.txt(754): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(755) " "Verilog HDL assignment warning at nograss.txt(755): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(756) " "Verilog HDL assignment warning at nograss.txt(756): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(757) " "Verilog HDL assignment warning at nograss.txt(757): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(758) " "Verilog HDL assignment warning at nograss.txt(758): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(759) " "Verilog HDL assignment warning at nograss.txt(759): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(760) " "Verilog HDL assignment warning at nograss.txt(760): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(761) " "Verilog HDL assignment warning at nograss.txt(761): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(762) " "Verilog HDL assignment warning at nograss.txt(762): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(763) " "Verilog HDL assignment warning at nograss.txt(763): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784671 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(764) " "Verilog HDL assignment warning at nograss.txt(764): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(765) " "Verilog HDL assignment warning at nograss.txt(765): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(766) " "Verilog HDL assignment warning at nograss.txt(766): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(767) " "Verilog HDL assignment warning at nograss.txt(767): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(768) " "Verilog HDL assignment warning at nograss.txt(768): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(769) " "Verilog HDL assignment warning at nograss.txt(769): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(770) " "Verilog HDL assignment warning at nograss.txt(770): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(771) " "Verilog HDL assignment warning at nograss.txt(771): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(772) " "Verilog HDL assignment warning at nograss.txt(772): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(773) " "Verilog HDL assignment warning at nograss.txt(773): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(774) " "Verilog HDL assignment warning at nograss.txt(774): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(775) " "Verilog HDL assignment warning at nograss.txt(775): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(776) " "Verilog HDL assignment warning at nograss.txt(776): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(777) " "Verilog HDL assignment warning at nograss.txt(777): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(778) " "Verilog HDL assignment warning at nograss.txt(778): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(779) " "Verilog HDL assignment warning at nograss.txt(779): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(780) " "Verilog HDL assignment warning at nograss.txt(780): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(781) " "Verilog HDL assignment warning at nograss.txt(781): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(782) " "Verilog HDL assignment warning at nograss.txt(782): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(783) " "Verilog HDL assignment warning at nograss.txt(783): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(784) " "Verilog HDL assignment warning at nograss.txt(784): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(785) " "Verilog HDL assignment warning at nograss.txt(785): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(786) " "Verilog HDL assignment warning at nograss.txt(786): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(787) " "Verilog HDL assignment warning at nograss.txt(787): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784672 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(788) " "Verilog HDL assignment warning at nograss.txt(788): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(789) " "Verilog HDL assignment warning at nograss.txt(789): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(790) " "Verilog HDL assignment warning at nograss.txt(790): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(791) " "Verilog HDL assignment warning at nograss.txt(791): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(792) " "Verilog HDL assignment warning at nograss.txt(792): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(793) " "Verilog HDL assignment warning at nograss.txt(793): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(794) " "Verilog HDL assignment warning at nograss.txt(794): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(795) " "Verilog HDL assignment warning at nograss.txt(795): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(796) " "Verilog HDL assignment warning at nograss.txt(796): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(797) " "Verilog HDL assignment warning at nograss.txt(797): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(798) " "Verilog HDL assignment warning at nograss.txt(798): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(799) " "Verilog HDL assignment warning at nograss.txt(799): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(800) " "Verilog HDL assignment warning at nograss.txt(800): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(801) " "Verilog HDL assignment warning at nograss.txt(801): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(802) " "Verilog HDL assignment warning at nograss.txt(802): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(803) " "Verilog HDL assignment warning at nograss.txt(803): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(804) " "Verilog HDL assignment warning at nograss.txt(804): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(805) " "Verilog HDL assignment warning at nograss.txt(805): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(806) " "Verilog HDL assignment warning at nograss.txt(806): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(807) " "Verilog HDL assignment warning at nograss.txt(807): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(808) " "Verilog HDL assignment warning at nograss.txt(808): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(809) " "Verilog HDL assignment warning at nograss.txt(809): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(810) " "Verilog HDL assignment warning at nograss.txt(810): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(811) " "Verilog HDL assignment warning at nograss.txt(811): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(812) " "Verilog HDL assignment warning at nograss.txt(812): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784673 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(813) " "Verilog HDL assignment warning at nograss.txt(813): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(814) " "Verilog HDL assignment warning at nograss.txt(814): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(815) " "Verilog HDL assignment warning at nograss.txt(815): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(816) " "Verilog HDL assignment warning at nograss.txt(816): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(817) " "Verilog HDL assignment warning at nograss.txt(817): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(818) " "Verilog HDL assignment warning at nograss.txt(818): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(819) " "Verilog HDL assignment warning at nograss.txt(819): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(820) " "Verilog HDL assignment warning at nograss.txt(820): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(821) " "Verilog HDL assignment warning at nograss.txt(821): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(822) " "Verilog HDL assignment warning at nograss.txt(822): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(823) " "Verilog HDL assignment warning at nograss.txt(823): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(824) " "Verilog HDL assignment warning at nograss.txt(824): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(825) " "Verilog HDL assignment warning at nograss.txt(825): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(826) " "Verilog HDL assignment warning at nograss.txt(826): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(827) " "Verilog HDL assignment warning at nograss.txt(827): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(828) " "Verilog HDL assignment warning at nograss.txt(828): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(829) " "Verilog HDL assignment warning at nograss.txt(829): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(830) " "Verilog HDL assignment warning at nograss.txt(830): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(831) " "Verilog HDL assignment warning at nograss.txt(831): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(832) " "Verilog HDL assignment warning at nograss.txt(832): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(833) " "Verilog HDL assignment warning at nograss.txt(833): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(834) " "Verilog HDL assignment warning at nograss.txt(834): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(835) " "Verilog HDL assignment warning at nograss.txt(835): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(836) " "Verilog HDL assignment warning at nograss.txt(836): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(837) " "Verilog HDL assignment warning at nograss.txt(837): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784674 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(838) " "Verilog HDL assignment warning at nograss.txt(838): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(839) " "Verilog HDL assignment warning at nograss.txt(839): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(840) " "Verilog HDL assignment warning at nograss.txt(840): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(841) " "Verilog HDL assignment warning at nograss.txt(841): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(842) " "Verilog HDL assignment warning at nograss.txt(842): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(843) " "Verilog HDL assignment warning at nograss.txt(843): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(844) " "Verilog HDL assignment warning at nograss.txt(844): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(845) " "Verilog HDL assignment warning at nograss.txt(845): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(846) " "Verilog HDL assignment warning at nograss.txt(846): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(847) " "Verilog HDL assignment warning at nograss.txt(847): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(848) " "Verilog HDL assignment warning at nograss.txt(848): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(849) " "Verilog HDL assignment warning at nograss.txt(849): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(850) " "Verilog HDL assignment warning at nograss.txt(850): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(851) " "Verilog HDL assignment warning at nograss.txt(851): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(852) " "Verilog HDL assignment warning at nograss.txt(852): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(853) " "Verilog HDL assignment warning at nograss.txt(853): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(854) " "Verilog HDL assignment warning at nograss.txt(854): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(855) " "Verilog HDL assignment warning at nograss.txt(855): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(856) " "Verilog HDL assignment warning at nograss.txt(856): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(857) " "Verilog HDL assignment warning at nograss.txt(857): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(858) " "Verilog HDL assignment warning at nograss.txt(858): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(859) " "Verilog HDL assignment warning at nograss.txt(859): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(860) " "Verilog HDL assignment warning at nograss.txt(860): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784675 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(861) " "Verilog HDL assignment warning at nograss.txt(861): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(862) " "Verilog HDL assignment warning at nograss.txt(862): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(863) " "Verilog HDL assignment warning at nograss.txt(863): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(864) " "Verilog HDL assignment warning at nograss.txt(864): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(865) " "Verilog HDL assignment warning at nograss.txt(865): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(866) " "Verilog HDL assignment warning at nograss.txt(866): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(867) " "Verilog HDL assignment warning at nograss.txt(867): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(868) " "Verilog HDL assignment warning at nograss.txt(868): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(869) " "Verilog HDL assignment warning at nograss.txt(869): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(870) " "Verilog HDL assignment warning at nograss.txt(870): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(871) " "Verilog HDL assignment warning at nograss.txt(871): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(872) " "Verilog HDL assignment warning at nograss.txt(872): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(873) " "Verilog HDL assignment warning at nograss.txt(873): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(874) " "Verilog HDL assignment warning at nograss.txt(874): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(875) " "Verilog HDL assignment warning at nograss.txt(875): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(876) " "Verilog HDL assignment warning at nograss.txt(876): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(877) " "Verilog HDL assignment warning at nograss.txt(877): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(878) " "Verilog HDL assignment warning at nograss.txt(878): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(879) " "Verilog HDL assignment warning at nograss.txt(879): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(880) " "Verilog HDL assignment warning at nograss.txt(880): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(881) " "Verilog HDL assignment warning at nograss.txt(881): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(882) " "Verilog HDL assignment warning at nograss.txt(882): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(883) " "Verilog HDL assignment warning at nograss.txt(883): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(884) " "Verilog HDL assignment warning at nograss.txt(884): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(885) " "Verilog HDL assignment warning at nograss.txt(885): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784676 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(886) " "Verilog HDL assignment warning at nograss.txt(886): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784677 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(887) " "Verilog HDL assignment warning at nograss.txt(887): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784677 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(888) " "Verilog HDL assignment warning at nograss.txt(888): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784677 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(889) " "Verilog HDL assignment warning at nograss.txt(889): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784677 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(890) " "Verilog HDL assignment warning at nograss.txt(890): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784677 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(891) " "Verilog HDL assignment warning at nograss.txt(891): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784677 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(892) " "Verilog HDL assignment warning at nograss.txt(892): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784677 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(893) " "Verilog HDL assignment warning at nograss.txt(893): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784677 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(894) " "Verilog HDL assignment warning at nograss.txt(894): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784677 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(895) " "Verilog HDL assignment warning at nograss.txt(895): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784677 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(896) " "Verilog HDL assignment warning at nograss.txt(896): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784677 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(897) " "Verilog HDL assignment warning at nograss.txt(897): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784677 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(898) " "Verilog HDL assignment warning at nograss.txt(898): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784677 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(899) " "Verilog HDL assignment warning at nograss.txt(899): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784677 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nograss.txt(900) " "Verilog HDL assignment warning at nograss.txt(900): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/nograss.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/nograss.txt" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784677 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ground_ram.sv(542) " "Net \"mem.data_a\" at ground_ram.sv(542) has no driver or initial value, using a default initial value '0'" {  } { { "ground_ram.sv" "" { Text "D:/ECE385/Final_project/ground_ram.sv" 542 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784680 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ground_ram.sv(542) " "Net \"mem.waddr_a\" at ground_ram.sv(542) has no driver or initial value, using a default initial value '0'" {  } { { "ground_ram.sv" "" { Text "D:/ECE385/Final_project/ground_ram.sv" 542 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784680 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ground_ram.sv(542) " "Net \"mem.we_a\" at ground_ram.sv(542) has no driver or initial value, using a default initial value '0'" {  } { { "ground_ram.sv" "" { Text "D:/ECE385/Final_project/ground_ram.sv" 542 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270784680 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision collision:collision_check " "Elaborating entity \"collision\" for hierarchy \"collision:collision_check\"" {  } { { "lab8.sv" "collision_check" { Text "D:/ECE385/Final_project/lab8.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270784690 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 collision.sv(30) " "Verilog HDL assignment warning at collision.sv(30): truncated value with size 9 to match size of target (3)" {  } { { "collision.sv" "" { Text "D:/ECE385/Final_project/collision.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784693 "|lab8|collision:collision_check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 collision.sv(31) " "Verilog HDL assignment warning at collision.sv(31): truncated value with size 9 to match size of target (3)" {  } { { "collision.sv" "" { Text "D:/ECE385/Final_project/collision.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784693 "|lab8|collision:collision_check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 collision.sv(32) " "Verilog HDL assignment warning at collision.sv(32): truncated value with size 9 to match size of target (3)" {  } { { "collision.sv" "" { Text "D:/ECE385/Final_project/collision.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784693 "|lab8|collision:collision_check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 collision.sv(33) " "Verilog HDL assignment warning at collision.sv(33): truncated value with size 9 to match size of target (3)" {  } { { "collision.sv" "" { Text "D:/ECE385/Final_project/collision.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270784693 "|lab8|collision:collision_check"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "killer killer:killer_ram " "Elaborating entity \"killer\" for hierarchy \"killer:killer_ram\"" {  } { { "lab8.sv" "killer_ram" { Text "D:/ECE385/Final_project/lab8.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270786593 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left killer_ram.sv(93) " "Verilog HDL or VHDL warning at killer_ram.sv(93): object \"left\" assigned a value but never read" {  } { { "killer_ram.sv" "" { Text "D:/ECE385/Final_project/killer_ram.sv" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641270786594 "|lab8|killer:killer_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KILLER_ROM killer:killer_ram\|KILLER_ROM:KILLER_ROM " "Elaborating entity \"KILLER_ROM\" for hierarchy \"killer:killer_ram\|KILLER_ROM:KILLER_ROM\"" {  } { { "killer_ram.sv" "KILLER_ROM" { Text "D:/ECE385/Final_project/killer_ram.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270786630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(1) " "Verilog HDL assignment warning at killer.txt(1): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786631 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(2) " "Verilog HDL assignment warning at killer.txt(2): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786631 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(3) " "Verilog HDL assignment warning at killer.txt(3): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786631 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(4) " "Verilog HDL assignment warning at killer.txt(4): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786631 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(5) " "Verilog HDL assignment warning at killer.txt(5): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786631 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(6) " "Verilog HDL assignment warning at killer.txt(6): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786631 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(7) " "Verilog HDL assignment warning at killer.txt(7): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786631 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(8) " "Verilog HDL assignment warning at killer.txt(8): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786631 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(9) " "Verilog HDL assignment warning at killer.txt(9): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(10) " "Verilog HDL assignment warning at killer.txt(10): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(11) " "Verilog HDL assignment warning at killer.txt(11): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(12) " "Verilog HDL assignment warning at killer.txt(12): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(13) " "Verilog HDL assignment warning at killer.txt(13): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(14) " "Verilog HDL assignment warning at killer.txt(14): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(15) " "Verilog HDL assignment warning at killer.txt(15): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(16) " "Verilog HDL assignment warning at killer.txt(16): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(17) " "Verilog HDL assignment warning at killer.txt(17): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(18) " "Verilog HDL assignment warning at killer.txt(18): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(19) " "Verilog HDL assignment warning at killer.txt(19): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(20) " "Verilog HDL assignment warning at killer.txt(20): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(21) " "Verilog HDL assignment warning at killer.txt(21): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(22) " "Verilog HDL assignment warning at killer.txt(22): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(23) " "Verilog HDL assignment warning at killer.txt(23): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(24) " "Verilog HDL assignment warning at killer.txt(24): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(25) " "Verilog HDL assignment warning at killer.txt(25): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(26) " "Verilog HDL assignment warning at killer.txt(26): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(27) " "Verilog HDL assignment warning at killer.txt(27): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(28) " "Verilog HDL assignment warning at killer.txt(28): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(29) " "Verilog HDL assignment warning at killer.txt(29): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(30) " "Verilog HDL assignment warning at killer.txt(30): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(31) " "Verilog HDL assignment warning at killer.txt(31): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(32) " "Verilog HDL assignment warning at killer.txt(32): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(33) " "Verilog HDL assignment warning at killer.txt(33): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(34) " "Verilog HDL assignment warning at killer.txt(34): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786632 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(35) " "Verilog HDL assignment warning at killer.txt(35): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(36) " "Verilog HDL assignment warning at killer.txt(36): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(37) " "Verilog HDL assignment warning at killer.txt(37): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(38) " "Verilog HDL assignment warning at killer.txt(38): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(39) " "Verilog HDL assignment warning at killer.txt(39): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(40) " "Verilog HDL assignment warning at killer.txt(40): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(41) " "Verilog HDL assignment warning at killer.txt(41): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(42) " "Verilog HDL assignment warning at killer.txt(42): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(43) " "Verilog HDL assignment warning at killer.txt(43): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(44) " "Verilog HDL assignment warning at killer.txt(44): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(45) " "Verilog HDL assignment warning at killer.txt(45): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(46) " "Verilog HDL assignment warning at killer.txt(46): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(47) " "Verilog HDL assignment warning at killer.txt(47): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(48) " "Verilog HDL assignment warning at killer.txt(48): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(49) " "Verilog HDL assignment warning at killer.txt(49): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(50) " "Verilog HDL assignment warning at killer.txt(50): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(51) " "Verilog HDL assignment warning at killer.txt(51): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(52) " "Verilog HDL assignment warning at killer.txt(52): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(53) " "Verilog HDL assignment warning at killer.txt(53): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(54) " "Verilog HDL assignment warning at killer.txt(54): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(55) " "Verilog HDL assignment warning at killer.txt(55): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(56) " "Verilog HDL assignment warning at killer.txt(56): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(57) " "Verilog HDL assignment warning at killer.txt(57): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(58) " "Verilog HDL assignment warning at killer.txt(58): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(59) " "Verilog HDL assignment warning at killer.txt(59): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(60) " "Verilog HDL assignment warning at killer.txt(60): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786633 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(61) " "Verilog HDL assignment warning at killer.txt(61): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(62) " "Verilog HDL assignment warning at killer.txt(62): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(63) " "Verilog HDL assignment warning at killer.txt(63): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(64) " "Verilog HDL assignment warning at killer.txt(64): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(65) " "Verilog HDL assignment warning at killer.txt(65): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(66) " "Verilog HDL assignment warning at killer.txt(66): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(67) " "Verilog HDL assignment warning at killer.txt(67): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(68) " "Verilog HDL assignment warning at killer.txt(68): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(69) " "Verilog HDL assignment warning at killer.txt(69): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(70) " "Verilog HDL assignment warning at killer.txt(70): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(71) " "Verilog HDL assignment warning at killer.txt(71): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(72) " "Verilog HDL assignment warning at killer.txt(72): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(73) " "Verilog HDL assignment warning at killer.txt(73): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(74) " "Verilog HDL assignment warning at killer.txt(74): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(75) " "Verilog HDL assignment warning at killer.txt(75): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(76) " "Verilog HDL assignment warning at killer.txt(76): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(77) " "Verilog HDL assignment warning at killer.txt(77): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(78) " "Verilog HDL assignment warning at killer.txt(78): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(79) " "Verilog HDL assignment warning at killer.txt(79): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(80) " "Verilog HDL assignment warning at killer.txt(80): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(81) " "Verilog HDL assignment warning at killer.txt(81): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(82) " "Verilog HDL assignment warning at killer.txt(82): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(83) " "Verilog HDL assignment warning at killer.txt(83): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(84) " "Verilog HDL assignment warning at killer.txt(84): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(85) " "Verilog HDL assignment warning at killer.txt(85): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(86) " "Verilog HDL assignment warning at killer.txt(86): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(87) " "Verilog HDL assignment warning at killer.txt(87): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786634 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(88) " "Verilog HDL assignment warning at killer.txt(88): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(89) " "Verilog HDL assignment warning at killer.txt(89): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(90) " "Verilog HDL assignment warning at killer.txt(90): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(91) " "Verilog HDL assignment warning at killer.txt(91): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(92) " "Verilog HDL assignment warning at killer.txt(92): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(93) " "Verilog HDL assignment warning at killer.txt(93): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(94) " "Verilog HDL assignment warning at killer.txt(94): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(95) " "Verilog HDL assignment warning at killer.txt(95): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(96) " "Verilog HDL assignment warning at killer.txt(96): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(97) " "Verilog HDL assignment warning at killer.txt(97): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(98) " "Verilog HDL assignment warning at killer.txt(98): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(99) " "Verilog HDL assignment warning at killer.txt(99): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(100) " "Verilog HDL assignment warning at killer.txt(100): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(101) " "Verilog HDL assignment warning at killer.txt(101): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(102) " "Verilog HDL assignment warning at killer.txt(102): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(103) " "Verilog HDL assignment warning at killer.txt(103): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(104) " "Verilog HDL assignment warning at killer.txt(104): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(105) " "Verilog HDL assignment warning at killer.txt(105): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(106) " "Verilog HDL assignment warning at killer.txt(106): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(107) " "Verilog HDL assignment warning at killer.txt(107): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(108) " "Verilog HDL assignment warning at killer.txt(108): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(109) " "Verilog HDL assignment warning at killer.txt(109): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(110) " "Verilog HDL assignment warning at killer.txt(110): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(111) " "Verilog HDL assignment warning at killer.txt(111): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(112) " "Verilog HDL assignment warning at killer.txt(112): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(113) " "Verilog HDL assignment warning at killer.txt(113): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(114) " "Verilog HDL assignment warning at killer.txt(114): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786635 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(115) " "Verilog HDL assignment warning at killer.txt(115): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(116) " "Verilog HDL assignment warning at killer.txt(116): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(117) " "Verilog HDL assignment warning at killer.txt(117): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(118) " "Verilog HDL assignment warning at killer.txt(118): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(119) " "Verilog HDL assignment warning at killer.txt(119): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(120) " "Verilog HDL assignment warning at killer.txt(120): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(121) " "Verilog HDL assignment warning at killer.txt(121): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(122) " "Verilog HDL assignment warning at killer.txt(122): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(123) " "Verilog HDL assignment warning at killer.txt(123): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(124) " "Verilog HDL assignment warning at killer.txt(124): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(125) " "Verilog HDL assignment warning at killer.txt(125): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(126) " "Verilog HDL assignment warning at killer.txt(126): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(127) " "Verilog HDL assignment warning at killer.txt(127): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(128) " "Verilog HDL assignment warning at killer.txt(128): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(129) " "Verilog HDL assignment warning at killer.txt(129): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(130) " "Verilog HDL assignment warning at killer.txt(130): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(131) " "Verilog HDL assignment warning at killer.txt(131): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(132) " "Verilog HDL assignment warning at killer.txt(132): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(133) " "Verilog HDL assignment warning at killer.txt(133): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(134) " "Verilog HDL assignment warning at killer.txt(134): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(135) " "Verilog HDL assignment warning at killer.txt(135): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(136) " "Verilog HDL assignment warning at killer.txt(136): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(137) " "Verilog HDL assignment warning at killer.txt(137): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(138) " "Verilog HDL assignment warning at killer.txt(138): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(139) " "Verilog HDL assignment warning at killer.txt(139): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(140) " "Verilog HDL assignment warning at killer.txt(140): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(141) " "Verilog HDL assignment warning at killer.txt(141): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786636 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(142) " "Verilog HDL assignment warning at killer.txt(142): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(143) " "Verilog HDL assignment warning at killer.txt(143): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(144) " "Verilog HDL assignment warning at killer.txt(144): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(145) " "Verilog HDL assignment warning at killer.txt(145): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(146) " "Verilog HDL assignment warning at killer.txt(146): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(147) " "Verilog HDL assignment warning at killer.txt(147): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(148) " "Verilog HDL assignment warning at killer.txt(148): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(149) " "Verilog HDL assignment warning at killer.txt(149): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(150) " "Verilog HDL assignment warning at killer.txt(150): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(151) " "Verilog HDL assignment warning at killer.txt(151): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(152) " "Verilog HDL assignment warning at killer.txt(152): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(153) " "Verilog HDL assignment warning at killer.txt(153): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(154) " "Verilog HDL assignment warning at killer.txt(154): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(155) " "Verilog HDL assignment warning at killer.txt(155): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(156) " "Verilog HDL assignment warning at killer.txt(156): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(157) " "Verilog HDL assignment warning at killer.txt(157): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(158) " "Verilog HDL assignment warning at killer.txt(158): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(159) " "Verilog HDL assignment warning at killer.txt(159): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(160) " "Verilog HDL assignment warning at killer.txt(160): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(161) " "Verilog HDL assignment warning at killer.txt(161): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(162) " "Verilog HDL assignment warning at killer.txt(162): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(163) " "Verilog HDL assignment warning at killer.txt(163): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(164) " "Verilog HDL assignment warning at killer.txt(164): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(165) " "Verilog HDL assignment warning at killer.txt(165): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(166) " "Verilog HDL assignment warning at killer.txt(166): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786637 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(167) " "Verilog HDL assignment warning at killer.txt(167): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(168) " "Verilog HDL assignment warning at killer.txt(168): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(169) " "Verilog HDL assignment warning at killer.txt(169): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(170) " "Verilog HDL assignment warning at killer.txt(170): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(171) " "Verilog HDL assignment warning at killer.txt(171): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(172) " "Verilog HDL assignment warning at killer.txt(172): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(173) " "Verilog HDL assignment warning at killer.txt(173): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(174) " "Verilog HDL assignment warning at killer.txt(174): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(175) " "Verilog HDL assignment warning at killer.txt(175): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(176) " "Verilog HDL assignment warning at killer.txt(176): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(177) " "Verilog HDL assignment warning at killer.txt(177): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(178) " "Verilog HDL assignment warning at killer.txt(178): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(179) " "Verilog HDL assignment warning at killer.txt(179): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(180) " "Verilog HDL assignment warning at killer.txt(180): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(181) " "Verilog HDL assignment warning at killer.txt(181): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(182) " "Verilog HDL assignment warning at killer.txt(182): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(183) " "Verilog HDL assignment warning at killer.txt(183): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(184) " "Verilog HDL assignment warning at killer.txt(184): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(185) " "Verilog HDL assignment warning at killer.txt(185): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(186) " "Verilog HDL assignment warning at killer.txt(186): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(187) " "Verilog HDL assignment warning at killer.txt(187): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(188) " "Verilog HDL assignment warning at killer.txt(188): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(189) " "Verilog HDL assignment warning at killer.txt(189): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(190) " "Verilog HDL assignment warning at killer.txt(190): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786638 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(191) " "Verilog HDL assignment warning at killer.txt(191): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(192) " "Verilog HDL assignment warning at killer.txt(192): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(193) " "Verilog HDL assignment warning at killer.txt(193): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(194) " "Verilog HDL assignment warning at killer.txt(194): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(195) " "Verilog HDL assignment warning at killer.txt(195): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(196) " "Verilog HDL assignment warning at killer.txt(196): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(197) " "Verilog HDL assignment warning at killer.txt(197): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(198) " "Verilog HDL assignment warning at killer.txt(198): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(199) " "Verilog HDL assignment warning at killer.txt(199): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(200) " "Verilog HDL assignment warning at killer.txt(200): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(201) " "Verilog HDL assignment warning at killer.txt(201): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(202) " "Verilog HDL assignment warning at killer.txt(202): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(203) " "Verilog HDL assignment warning at killer.txt(203): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(204) " "Verilog HDL assignment warning at killer.txt(204): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(205) " "Verilog HDL assignment warning at killer.txt(205): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(206) " "Verilog HDL assignment warning at killer.txt(206): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(207) " "Verilog HDL assignment warning at killer.txt(207): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(208) " "Verilog HDL assignment warning at killer.txt(208): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(209) " "Verilog HDL assignment warning at killer.txt(209): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(210) " "Verilog HDL assignment warning at killer.txt(210): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(211) " "Verilog HDL assignment warning at killer.txt(211): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(212) " "Verilog HDL assignment warning at killer.txt(212): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(213) " "Verilog HDL assignment warning at killer.txt(213): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(214) " "Verilog HDL assignment warning at killer.txt(214): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(215) " "Verilog HDL assignment warning at killer.txt(215): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786639 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(216) " "Verilog HDL assignment warning at killer.txt(216): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(217) " "Verilog HDL assignment warning at killer.txt(217): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(218) " "Verilog HDL assignment warning at killer.txt(218): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(219) " "Verilog HDL assignment warning at killer.txt(219): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(220) " "Verilog HDL assignment warning at killer.txt(220): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(221) " "Verilog HDL assignment warning at killer.txt(221): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(222) " "Verilog HDL assignment warning at killer.txt(222): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(223) " "Verilog HDL assignment warning at killer.txt(223): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(224) " "Verilog HDL assignment warning at killer.txt(224): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(225) " "Verilog HDL assignment warning at killer.txt(225): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(226) " "Verilog HDL assignment warning at killer.txt(226): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(227) " "Verilog HDL assignment warning at killer.txt(227): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(228) " "Verilog HDL assignment warning at killer.txt(228): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(229) " "Verilog HDL assignment warning at killer.txt(229): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(230) " "Verilog HDL assignment warning at killer.txt(230): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(231) " "Verilog HDL assignment warning at killer.txt(231): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(232) " "Verilog HDL assignment warning at killer.txt(232): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(233) " "Verilog HDL assignment warning at killer.txt(233): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(234) " "Verilog HDL assignment warning at killer.txt(234): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(235) " "Verilog HDL assignment warning at killer.txt(235): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(236) " "Verilog HDL assignment warning at killer.txt(236): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(237) " "Verilog HDL assignment warning at killer.txt(237): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(238) " "Verilog HDL assignment warning at killer.txt(238): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(239) " "Verilog HDL assignment warning at killer.txt(239): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786640 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(240) " "Verilog HDL assignment warning at killer.txt(240): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(241) " "Verilog HDL assignment warning at killer.txt(241): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(242) " "Verilog HDL assignment warning at killer.txt(242): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(243) " "Verilog HDL assignment warning at killer.txt(243): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(244) " "Verilog HDL assignment warning at killer.txt(244): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(245) " "Verilog HDL assignment warning at killer.txt(245): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(246) " "Verilog HDL assignment warning at killer.txt(246): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(247) " "Verilog HDL assignment warning at killer.txt(247): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(248) " "Verilog HDL assignment warning at killer.txt(248): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(249) " "Verilog HDL assignment warning at killer.txt(249): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(250) " "Verilog HDL assignment warning at killer.txt(250): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(251) " "Verilog HDL assignment warning at killer.txt(251): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(252) " "Verilog HDL assignment warning at killer.txt(252): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(253) " "Verilog HDL assignment warning at killer.txt(253): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(254) " "Verilog HDL assignment warning at killer.txt(254): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(255) " "Verilog HDL assignment warning at killer.txt(255): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(256) " "Verilog HDL assignment warning at killer.txt(256): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(257) " "Verilog HDL assignment warning at killer.txt(257): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(258) " "Verilog HDL assignment warning at killer.txt(258): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(259) " "Verilog HDL assignment warning at killer.txt(259): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(260) " "Verilog HDL assignment warning at killer.txt(260): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(261) " "Verilog HDL assignment warning at killer.txt(261): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(262) " "Verilog HDL assignment warning at killer.txt(262): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(263) " "Verilog HDL assignment warning at killer.txt(263): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786641 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(264) " "Verilog HDL assignment warning at killer.txt(264): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(265) " "Verilog HDL assignment warning at killer.txt(265): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(266) " "Verilog HDL assignment warning at killer.txt(266): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(267) " "Verilog HDL assignment warning at killer.txt(267): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(268) " "Verilog HDL assignment warning at killer.txt(268): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(269) " "Verilog HDL assignment warning at killer.txt(269): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(270) " "Verilog HDL assignment warning at killer.txt(270): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(271) " "Verilog HDL assignment warning at killer.txt(271): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(272) " "Verilog HDL assignment warning at killer.txt(272): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(273) " "Verilog HDL assignment warning at killer.txt(273): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(274) " "Verilog HDL assignment warning at killer.txt(274): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(275) " "Verilog HDL assignment warning at killer.txt(275): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(276) " "Verilog HDL assignment warning at killer.txt(276): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(277) " "Verilog HDL assignment warning at killer.txt(277): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(278) " "Verilog HDL assignment warning at killer.txt(278): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(279) " "Verilog HDL assignment warning at killer.txt(279): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(280) " "Verilog HDL assignment warning at killer.txt(280): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(281) " "Verilog HDL assignment warning at killer.txt(281): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(282) " "Verilog HDL assignment warning at killer.txt(282): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(283) " "Verilog HDL assignment warning at killer.txt(283): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(284) " "Verilog HDL assignment warning at killer.txt(284): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(285) " "Verilog HDL assignment warning at killer.txt(285): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(286) " "Verilog HDL assignment warning at killer.txt(286): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(287) " "Verilog HDL assignment warning at killer.txt(287): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786642 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(288) " "Verilog HDL assignment warning at killer.txt(288): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(289) " "Verilog HDL assignment warning at killer.txt(289): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(290) " "Verilog HDL assignment warning at killer.txt(290): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(291) " "Verilog HDL assignment warning at killer.txt(291): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(292) " "Verilog HDL assignment warning at killer.txt(292): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(293) " "Verilog HDL assignment warning at killer.txt(293): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(294) " "Verilog HDL assignment warning at killer.txt(294): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(295) " "Verilog HDL assignment warning at killer.txt(295): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(296) " "Verilog HDL assignment warning at killer.txt(296): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(297) " "Verilog HDL assignment warning at killer.txt(297): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(298) " "Verilog HDL assignment warning at killer.txt(298): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(299) " "Verilog HDL assignment warning at killer.txt(299): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(300) " "Verilog HDL assignment warning at killer.txt(300): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(301) " "Verilog HDL assignment warning at killer.txt(301): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(302) " "Verilog HDL assignment warning at killer.txt(302): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(303) " "Verilog HDL assignment warning at killer.txt(303): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(304) " "Verilog HDL assignment warning at killer.txt(304): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(305) " "Verilog HDL assignment warning at killer.txt(305): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(306) " "Verilog HDL assignment warning at killer.txt(306): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(307) " "Verilog HDL assignment warning at killer.txt(307): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(308) " "Verilog HDL assignment warning at killer.txt(308): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(309) " "Verilog HDL assignment warning at killer.txt(309): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(310) " "Verilog HDL assignment warning at killer.txt(310): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(311) " "Verilog HDL assignment warning at killer.txt(311): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(312) " "Verilog HDL assignment warning at killer.txt(312): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(313) " "Verilog HDL assignment warning at killer.txt(313): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786643 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(314) " "Verilog HDL assignment warning at killer.txt(314): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(315) " "Verilog HDL assignment warning at killer.txt(315): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(316) " "Verilog HDL assignment warning at killer.txt(316): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(317) " "Verilog HDL assignment warning at killer.txt(317): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(318) " "Verilog HDL assignment warning at killer.txt(318): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(319) " "Verilog HDL assignment warning at killer.txt(319): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(320) " "Verilog HDL assignment warning at killer.txt(320): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(321) " "Verilog HDL assignment warning at killer.txt(321): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(322) " "Verilog HDL assignment warning at killer.txt(322): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(323) " "Verilog HDL assignment warning at killer.txt(323): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(324) " "Verilog HDL assignment warning at killer.txt(324): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(325) " "Verilog HDL assignment warning at killer.txt(325): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(326) " "Verilog HDL assignment warning at killer.txt(326): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(327) " "Verilog HDL assignment warning at killer.txt(327): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(328) " "Verilog HDL assignment warning at killer.txt(328): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(329) " "Verilog HDL assignment warning at killer.txt(329): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(330) " "Verilog HDL assignment warning at killer.txt(330): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(331) " "Verilog HDL assignment warning at killer.txt(331): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(332) " "Verilog HDL assignment warning at killer.txt(332): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(333) " "Verilog HDL assignment warning at killer.txt(333): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(334) " "Verilog HDL assignment warning at killer.txt(334): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(335) " "Verilog HDL assignment warning at killer.txt(335): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(336) " "Verilog HDL assignment warning at killer.txt(336): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(337) " "Verilog HDL assignment warning at killer.txt(337): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(338) " "Verilog HDL assignment warning at killer.txt(338): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(339) " "Verilog HDL assignment warning at killer.txt(339): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786644 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(340) " "Verilog HDL assignment warning at killer.txt(340): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(341) " "Verilog HDL assignment warning at killer.txt(341): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(342) " "Verilog HDL assignment warning at killer.txt(342): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(343) " "Verilog HDL assignment warning at killer.txt(343): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(344) " "Verilog HDL assignment warning at killer.txt(344): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(345) " "Verilog HDL assignment warning at killer.txt(345): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(346) " "Verilog HDL assignment warning at killer.txt(346): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(347) " "Verilog HDL assignment warning at killer.txt(347): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(348) " "Verilog HDL assignment warning at killer.txt(348): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(349) " "Verilog HDL assignment warning at killer.txt(349): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(350) " "Verilog HDL assignment warning at killer.txt(350): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(351) " "Verilog HDL assignment warning at killer.txt(351): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(352) " "Verilog HDL assignment warning at killer.txt(352): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(353) " "Verilog HDL assignment warning at killer.txt(353): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(354) " "Verilog HDL assignment warning at killer.txt(354): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(355) " "Verilog HDL assignment warning at killer.txt(355): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(356) " "Verilog HDL assignment warning at killer.txt(356): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(357) " "Verilog HDL assignment warning at killer.txt(357): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(358) " "Verilog HDL assignment warning at killer.txt(358): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(359) " "Verilog HDL assignment warning at killer.txt(359): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(360) " "Verilog HDL assignment warning at killer.txt(360): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(361) " "Verilog HDL assignment warning at killer.txt(361): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(362) " "Verilog HDL assignment warning at killer.txt(362): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(363) " "Verilog HDL assignment warning at killer.txt(363): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(364) " "Verilog HDL assignment warning at killer.txt(364): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(365) " "Verilog HDL assignment warning at killer.txt(365): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(366) " "Verilog HDL assignment warning at killer.txt(366): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786645 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(367) " "Verilog HDL assignment warning at killer.txt(367): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(368) " "Verilog HDL assignment warning at killer.txt(368): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(369) " "Verilog HDL assignment warning at killer.txt(369): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(370) " "Verilog HDL assignment warning at killer.txt(370): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(371) " "Verilog HDL assignment warning at killer.txt(371): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(372) " "Verilog HDL assignment warning at killer.txt(372): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(373) " "Verilog HDL assignment warning at killer.txt(373): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(374) " "Verilog HDL assignment warning at killer.txt(374): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(375) " "Verilog HDL assignment warning at killer.txt(375): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(376) " "Verilog HDL assignment warning at killer.txt(376): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(377) " "Verilog HDL assignment warning at killer.txt(377): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(378) " "Verilog HDL assignment warning at killer.txt(378): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(379) " "Verilog HDL assignment warning at killer.txt(379): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(380) " "Verilog HDL assignment warning at killer.txt(380): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(381) " "Verilog HDL assignment warning at killer.txt(381): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(382) " "Verilog HDL assignment warning at killer.txt(382): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(383) " "Verilog HDL assignment warning at killer.txt(383): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(384) " "Verilog HDL assignment warning at killer.txt(384): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(385) " "Verilog HDL assignment warning at killer.txt(385): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(386) " "Verilog HDL assignment warning at killer.txt(386): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(387) " "Verilog HDL assignment warning at killer.txt(387): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(388) " "Verilog HDL assignment warning at killer.txt(388): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(389) " "Verilog HDL assignment warning at killer.txt(389): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(390) " "Verilog HDL assignment warning at killer.txt(390): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(391) " "Verilog HDL assignment warning at killer.txt(391): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(392) " "Verilog HDL assignment warning at killer.txt(392): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786646 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(393) " "Verilog HDL assignment warning at killer.txt(393): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(394) " "Verilog HDL assignment warning at killer.txt(394): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(395) " "Verilog HDL assignment warning at killer.txt(395): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(396) " "Verilog HDL assignment warning at killer.txt(396): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(397) " "Verilog HDL assignment warning at killer.txt(397): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(398) " "Verilog HDL assignment warning at killer.txt(398): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(399) " "Verilog HDL assignment warning at killer.txt(399): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(400) " "Verilog HDL assignment warning at killer.txt(400): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(401) " "Verilog HDL assignment warning at killer.txt(401): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(402) " "Verilog HDL assignment warning at killer.txt(402): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(403) " "Verilog HDL assignment warning at killer.txt(403): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(404) " "Verilog HDL assignment warning at killer.txt(404): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(405) " "Verilog HDL assignment warning at killer.txt(405): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(406) " "Verilog HDL assignment warning at killer.txt(406): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(407) " "Verilog HDL assignment warning at killer.txt(407): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(408) " "Verilog HDL assignment warning at killer.txt(408): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(409) " "Verilog HDL assignment warning at killer.txt(409): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(410) " "Verilog HDL assignment warning at killer.txt(410): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(411) " "Verilog HDL assignment warning at killer.txt(411): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(412) " "Verilog HDL assignment warning at killer.txt(412): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(413) " "Verilog HDL assignment warning at killer.txt(413): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(414) " "Verilog HDL assignment warning at killer.txt(414): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(415) " "Verilog HDL assignment warning at killer.txt(415): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(416) " "Verilog HDL assignment warning at killer.txt(416): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(417) " "Verilog HDL assignment warning at killer.txt(417): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(418) " "Verilog HDL assignment warning at killer.txt(418): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786647 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(419) " "Verilog HDL assignment warning at killer.txt(419): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(420) " "Verilog HDL assignment warning at killer.txt(420): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(421) " "Verilog HDL assignment warning at killer.txt(421): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(422) " "Verilog HDL assignment warning at killer.txt(422): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(423) " "Verilog HDL assignment warning at killer.txt(423): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(424) " "Verilog HDL assignment warning at killer.txt(424): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(425) " "Verilog HDL assignment warning at killer.txt(425): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(426) " "Verilog HDL assignment warning at killer.txt(426): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(427) " "Verilog HDL assignment warning at killer.txt(427): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(428) " "Verilog HDL assignment warning at killer.txt(428): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(429) " "Verilog HDL assignment warning at killer.txt(429): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(430) " "Verilog HDL assignment warning at killer.txt(430): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(431) " "Verilog HDL assignment warning at killer.txt(431): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(432) " "Verilog HDL assignment warning at killer.txt(432): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(433) " "Verilog HDL assignment warning at killer.txt(433): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(434) " "Verilog HDL assignment warning at killer.txt(434): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(435) " "Verilog HDL assignment warning at killer.txt(435): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(436) " "Verilog HDL assignment warning at killer.txt(436): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(437) " "Verilog HDL assignment warning at killer.txt(437): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(438) " "Verilog HDL assignment warning at killer.txt(438): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(439) " "Verilog HDL assignment warning at killer.txt(439): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(440) " "Verilog HDL assignment warning at killer.txt(440): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(441) " "Verilog HDL assignment warning at killer.txt(441): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786648 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(442) " "Verilog HDL assignment warning at killer.txt(442): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(443) " "Verilog HDL assignment warning at killer.txt(443): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(444) " "Verilog HDL assignment warning at killer.txt(444): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(445) " "Verilog HDL assignment warning at killer.txt(445): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(446) " "Verilog HDL assignment warning at killer.txt(446): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(447) " "Verilog HDL assignment warning at killer.txt(447): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(448) " "Verilog HDL assignment warning at killer.txt(448): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(449) " "Verilog HDL assignment warning at killer.txt(449): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(450) " "Verilog HDL assignment warning at killer.txt(450): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(451) " "Verilog HDL assignment warning at killer.txt(451): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(452) " "Verilog HDL assignment warning at killer.txt(452): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(453) " "Verilog HDL assignment warning at killer.txt(453): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(454) " "Verilog HDL assignment warning at killer.txt(454): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(455) " "Verilog HDL assignment warning at killer.txt(455): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(456) " "Verilog HDL assignment warning at killer.txt(456): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(457) " "Verilog HDL assignment warning at killer.txt(457): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(458) " "Verilog HDL assignment warning at killer.txt(458): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(459) " "Verilog HDL assignment warning at killer.txt(459): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(460) " "Verilog HDL assignment warning at killer.txt(460): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(461) " "Verilog HDL assignment warning at killer.txt(461): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(462) " "Verilog HDL assignment warning at killer.txt(462): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(463) " "Verilog HDL assignment warning at killer.txt(463): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(464) " "Verilog HDL assignment warning at killer.txt(464): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(465) " "Verilog HDL assignment warning at killer.txt(465): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786649 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(466) " "Verilog HDL assignment warning at killer.txt(466): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(467) " "Verilog HDL assignment warning at killer.txt(467): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(468) " "Verilog HDL assignment warning at killer.txt(468): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(469) " "Verilog HDL assignment warning at killer.txt(469): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(470) " "Verilog HDL assignment warning at killer.txt(470): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(471) " "Verilog HDL assignment warning at killer.txt(471): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(472) " "Verilog HDL assignment warning at killer.txt(472): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(473) " "Verilog HDL assignment warning at killer.txt(473): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(474) " "Verilog HDL assignment warning at killer.txt(474): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(475) " "Verilog HDL assignment warning at killer.txt(475): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(476) " "Verilog HDL assignment warning at killer.txt(476): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(477) " "Verilog HDL assignment warning at killer.txt(477): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(478) " "Verilog HDL assignment warning at killer.txt(478): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(479) " "Verilog HDL assignment warning at killer.txt(479): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(480) " "Verilog HDL assignment warning at killer.txt(480): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(481) " "Verilog HDL assignment warning at killer.txt(481): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(482) " "Verilog HDL assignment warning at killer.txt(482): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(483) " "Verilog HDL assignment warning at killer.txt(483): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(484) " "Verilog HDL assignment warning at killer.txt(484): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(485) " "Verilog HDL assignment warning at killer.txt(485): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(486) " "Verilog HDL assignment warning at killer.txt(486): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(487) " "Verilog HDL assignment warning at killer.txt(487): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(488) " "Verilog HDL assignment warning at killer.txt(488): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786650 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(489) " "Verilog HDL assignment warning at killer.txt(489): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(490) " "Verilog HDL assignment warning at killer.txt(490): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(491) " "Verilog HDL assignment warning at killer.txt(491): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(492) " "Verilog HDL assignment warning at killer.txt(492): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(493) " "Verilog HDL assignment warning at killer.txt(493): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(494) " "Verilog HDL assignment warning at killer.txt(494): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(495) " "Verilog HDL assignment warning at killer.txt(495): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(496) " "Verilog HDL assignment warning at killer.txt(496): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(497) " "Verilog HDL assignment warning at killer.txt(497): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(498) " "Verilog HDL assignment warning at killer.txt(498): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(499) " "Verilog HDL assignment warning at killer.txt(499): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(500) " "Verilog HDL assignment warning at killer.txt(500): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(501) " "Verilog HDL assignment warning at killer.txt(501): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(502) " "Verilog HDL assignment warning at killer.txt(502): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(503) " "Verilog HDL assignment warning at killer.txt(503): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(504) " "Verilog HDL assignment warning at killer.txt(504): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(505) " "Verilog HDL assignment warning at killer.txt(505): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(506) " "Verilog HDL assignment warning at killer.txt(506): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(507) " "Verilog HDL assignment warning at killer.txt(507): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(508) " "Verilog HDL assignment warning at killer.txt(508): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(509) " "Verilog HDL assignment warning at killer.txt(509): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(510) " "Verilog HDL assignment warning at killer.txt(510): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(511) " "Verilog HDL assignment warning at killer.txt(511): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(512) " "Verilog HDL assignment warning at killer.txt(512): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786651 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(513) " "Verilog HDL assignment warning at killer.txt(513): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(514) " "Verilog HDL assignment warning at killer.txt(514): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(515) " "Verilog HDL assignment warning at killer.txt(515): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(516) " "Verilog HDL assignment warning at killer.txt(516): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(517) " "Verilog HDL assignment warning at killer.txt(517): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(518) " "Verilog HDL assignment warning at killer.txt(518): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(519) " "Verilog HDL assignment warning at killer.txt(519): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(520) " "Verilog HDL assignment warning at killer.txt(520): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(521) " "Verilog HDL assignment warning at killer.txt(521): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(522) " "Verilog HDL assignment warning at killer.txt(522): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(523) " "Verilog HDL assignment warning at killer.txt(523): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(524) " "Verilog HDL assignment warning at killer.txt(524): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(525) " "Verilog HDL assignment warning at killer.txt(525): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(526) " "Verilog HDL assignment warning at killer.txt(526): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(527) " "Verilog HDL assignment warning at killer.txt(527): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(528) " "Verilog HDL assignment warning at killer.txt(528): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(529) " "Verilog HDL assignment warning at killer.txt(529): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(530) " "Verilog HDL assignment warning at killer.txt(530): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(531) " "Verilog HDL assignment warning at killer.txt(531): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(532) " "Verilog HDL assignment warning at killer.txt(532): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(533) " "Verilog HDL assignment warning at killer.txt(533): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(534) " "Verilog HDL assignment warning at killer.txt(534): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(535) " "Verilog HDL assignment warning at killer.txt(535): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(536) " "Verilog HDL assignment warning at killer.txt(536): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(537) " "Verilog HDL assignment warning at killer.txt(537): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786652 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(538) " "Verilog HDL assignment warning at killer.txt(538): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(539) " "Verilog HDL assignment warning at killer.txt(539): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(540) " "Verilog HDL assignment warning at killer.txt(540): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(541) " "Verilog HDL assignment warning at killer.txt(541): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(542) " "Verilog HDL assignment warning at killer.txt(542): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(543) " "Verilog HDL assignment warning at killer.txt(543): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(544) " "Verilog HDL assignment warning at killer.txt(544): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(545) " "Verilog HDL assignment warning at killer.txt(545): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(546) " "Verilog HDL assignment warning at killer.txt(546): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(547) " "Verilog HDL assignment warning at killer.txt(547): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(548) " "Verilog HDL assignment warning at killer.txt(548): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(549) " "Verilog HDL assignment warning at killer.txt(549): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(550) " "Verilog HDL assignment warning at killer.txt(550): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(551) " "Verilog HDL assignment warning at killer.txt(551): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(552) " "Verilog HDL assignment warning at killer.txt(552): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(553) " "Verilog HDL assignment warning at killer.txt(553): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(554) " "Verilog HDL assignment warning at killer.txt(554): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(555) " "Verilog HDL assignment warning at killer.txt(555): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(556) " "Verilog HDL assignment warning at killer.txt(556): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(557) " "Verilog HDL assignment warning at killer.txt(557): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(558) " "Verilog HDL assignment warning at killer.txt(558): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(559) " "Verilog HDL assignment warning at killer.txt(559): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(560) " "Verilog HDL assignment warning at killer.txt(560): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(561) " "Verilog HDL assignment warning at killer.txt(561): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(562) " "Verilog HDL assignment warning at killer.txt(562): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(563) " "Verilog HDL assignment warning at killer.txt(563): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786653 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(564) " "Verilog HDL assignment warning at killer.txt(564): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(565) " "Verilog HDL assignment warning at killer.txt(565): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(566) " "Verilog HDL assignment warning at killer.txt(566): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(567) " "Verilog HDL assignment warning at killer.txt(567): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(568) " "Verilog HDL assignment warning at killer.txt(568): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(569) " "Verilog HDL assignment warning at killer.txt(569): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(570) " "Verilog HDL assignment warning at killer.txt(570): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(571) " "Verilog HDL assignment warning at killer.txt(571): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(572) " "Verilog HDL assignment warning at killer.txt(572): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(573) " "Verilog HDL assignment warning at killer.txt(573): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(574) " "Verilog HDL assignment warning at killer.txt(574): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(575) " "Verilog HDL assignment warning at killer.txt(575): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(576) " "Verilog HDL assignment warning at killer.txt(576): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(577) " "Verilog HDL assignment warning at killer.txt(577): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(578) " "Verilog HDL assignment warning at killer.txt(578): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(579) " "Verilog HDL assignment warning at killer.txt(579): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(580) " "Verilog HDL assignment warning at killer.txt(580): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(581) " "Verilog HDL assignment warning at killer.txt(581): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(582) " "Verilog HDL assignment warning at killer.txt(582): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(583) " "Verilog HDL assignment warning at killer.txt(583): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(584) " "Verilog HDL assignment warning at killer.txt(584): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(585) " "Verilog HDL assignment warning at killer.txt(585): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(586) " "Verilog HDL assignment warning at killer.txt(586): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(587) " "Verilog HDL assignment warning at killer.txt(587): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(588) " "Verilog HDL assignment warning at killer.txt(588): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786654 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(589) " "Verilog HDL assignment warning at killer.txt(589): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(590) " "Verilog HDL assignment warning at killer.txt(590): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(591) " "Verilog HDL assignment warning at killer.txt(591): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(592) " "Verilog HDL assignment warning at killer.txt(592): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(593) " "Verilog HDL assignment warning at killer.txt(593): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(594) " "Verilog HDL assignment warning at killer.txt(594): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(595) " "Verilog HDL assignment warning at killer.txt(595): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(596) " "Verilog HDL assignment warning at killer.txt(596): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(597) " "Verilog HDL assignment warning at killer.txt(597): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(598) " "Verilog HDL assignment warning at killer.txt(598): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(599) " "Verilog HDL assignment warning at killer.txt(599): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(600) " "Verilog HDL assignment warning at killer.txt(600): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(601) " "Verilog HDL assignment warning at killer.txt(601): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(602) " "Verilog HDL assignment warning at killer.txt(602): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(603) " "Verilog HDL assignment warning at killer.txt(603): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(604) " "Verilog HDL assignment warning at killer.txt(604): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(605) " "Verilog HDL assignment warning at killer.txt(605): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(606) " "Verilog HDL assignment warning at killer.txt(606): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(607) " "Verilog HDL assignment warning at killer.txt(607): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(608) " "Verilog HDL assignment warning at killer.txt(608): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(609) " "Verilog HDL assignment warning at killer.txt(609): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(610) " "Verilog HDL assignment warning at killer.txt(610): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(611) " "Verilog HDL assignment warning at killer.txt(611): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(612) " "Verilog HDL assignment warning at killer.txt(612): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(613) " "Verilog HDL assignment warning at killer.txt(613): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(614) " "Verilog HDL assignment warning at killer.txt(614): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786655 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(615) " "Verilog HDL assignment warning at killer.txt(615): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(616) " "Verilog HDL assignment warning at killer.txt(616): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(617) " "Verilog HDL assignment warning at killer.txt(617): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(618) " "Verilog HDL assignment warning at killer.txt(618): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(619) " "Verilog HDL assignment warning at killer.txt(619): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(620) " "Verilog HDL assignment warning at killer.txt(620): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(621) " "Verilog HDL assignment warning at killer.txt(621): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(622) " "Verilog HDL assignment warning at killer.txt(622): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(623) " "Verilog HDL assignment warning at killer.txt(623): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(624) " "Verilog HDL assignment warning at killer.txt(624): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(625) " "Verilog HDL assignment warning at killer.txt(625): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(626) " "Verilog HDL assignment warning at killer.txt(626): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(627) " "Verilog HDL assignment warning at killer.txt(627): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(628) " "Verilog HDL assignment warning at killer.txt(628): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(629) " "Verilog HDL assignment warning at killer.txt(629): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(630) " "Verilog HDL assignment warning at killer.txt(630): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(631) " "Verilog HDL assignment warning at killer.txt(631): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(632) " "Verilog HDL assignment warning at killer.txt(632): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(633) " "Verilog HDL assignment warning at killer.txt(633): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(634) " "Verilog HDL assignment warning at killer.txt(634): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(635) " "Verilog HDL assignment warning at killer.txt(635): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(636) " "Verilog HDL assignment warning at killer.txt(636): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(637) " "Verilog HDL assignment warning at killer.txt(637): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(638) " "Verilog HDL assignment warning at killer.txt(638): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(639) " "Verilog HDL assignment warning at killer.txt(639): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786656 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(640) " "Verilog HDL assignment warning at killer.txt(640): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(641) " "Verilog HDL assignment warning at killer.txt(641): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(642) " "Verilog HDL assignment warning at killer.txt(642): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(643) " "Verilog HDL assignment warning at killer.txt(643): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(644) " "Verilog HDL assignment warning at killer.txt(644): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(645) " "Verilog HDL assignment warning at killer.txt(645): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(646) " "Verilog HDL assignment warning at killer.txt(646): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(647) " "Verilog HDL assignment warning at killer.txt(647): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(648) " "Verilog HDL assignment warning at killer.txt(648): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(649) " "Verilog HDL assignment warning at killer.txt(649): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(650) " "Verilog HDL assignment warning at killer.txt(650): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(651) " "Verilog HDL assignment warning at killer.txt(651): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(652) " "Verilog HDL assignment warning at killer.txt(652): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(653) " "Verilog HDL assignment warning at killer.txt(653): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(654) " "Verilog HDL assignment warning at killer.txt(654): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(655) " "Verilog HDL assignment warning at killer.txt(655): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(656) " "Verilog HDL assignment warning at killer.txt(656): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(657) " "Verilog HDL assignment warning at killer.txt(657): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(658) " "Verilog HDL assignment warning at killer.txt(658): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(659) " "Verilog HDL assignment warning at killer.txt(659): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(660) " "Verilog HDL assignment warning at killer.txt(660): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(661) " "Verilog HDL assignment warning at killer.txt(661): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(662) " "Verilog HDL assignment warning at killer.txt(662): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(663) " "Verilog HDL assignment warning at killer.txt(663): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(664) " "Verilog HDL assignment warning at killer.txt(664): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(665) " "Verilog HDL assignment warning at killer.txt(665): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786657 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(666) " "Verilog HDL assignment warning at killer.txt(666): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(667) " "Verilog HDL assignment warning at killer.txt(667): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(668) " "Verilog HDL assignment warning at killer.txt(668): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(669) " "Verilog HDL assignment warning at killer.txt(669): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(670) " "Verilog HDL assignment warning at killer.txt(670): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(671) " "Verilog HDL assignment warning at killer.txt(671): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(672) " "Verilog HDL assignment warning at killer.txt(672): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(673) " "Verilog HDL assignment warning at killer.txt(673): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(674) " "Verilog HDL assignment warning at killer.txt(674): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(675) " "Verilog HDL assignment warning at killer.txt(675): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(676) " "Verilog HDL assignment warning at killer.txt(676): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(677) " "Verilog HDL assignment warning at killer.txt(677): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(678) " "Verilog HDL assignment warning at killer.txt(678): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(679) " "Verilog HDL assignment warning at killer.txt(679): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(680) " "Verilog HDL assignment warning at killer.txt(680): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(681) " "Verilog HDL assignment warning at killer.txt(681): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(682) " "Verilog HDL assignment warning at killer.txt(682): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(683) " "Verilog HDL assignment warning at killer.txt(683): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(684) " "Verilog HDL assignment warning at killer.txt(684): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(685) " "Verilog HDL assignment warning at killer.txt(685): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(686) " "Verilog HDL assignment warning at killer.txt(686): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(687) " "Verilog HDL assignment warning at killer.txt(687): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(688) " "Verilog HDL assignment warning at killer.txt(688): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(689) " "Verilog HDL assignment warning at killer.txt(689): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786658 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(690) " "Verilog HDL assignment warning at killer.txt(690): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(691) " "Verilog HDL assignment warning at killer.txt(691): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(692) " "Verilog HDL assignment warning at killer.txt(692): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(693) " "Verilog HDL assignment warning at killer.txt(693): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(694) " "Verilog HDL assignment warning at killer.txt(694): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(695) " "Verilog HDL assignment warning at killer.txt(695): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(696) " "Verilog HDL assignment warning at killer.txt(696): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(697) " "Verilog HDL assignment warning at killer.txt(697): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(698) " "Verilog HDL assignment warning at killer.txt(698): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(699) " "Verilog HDL assignment warning at killer.txt(699): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(700) " "Verilog HDL assignment warning at killer.txt(700): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(701) " "Verilog HDL assignment warning at killer.txt(701): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(702) " "Verilog HDL assignment warning at killer.txt(702): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(703) " "Verilog HDL assignment warning at killer.txt(703): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(704) " "Verilog HDL assignment warning at killer.txt(704): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(705) " "Verilog HDL assignment warning at killer.txt(705): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(706) " "Verilog HDL assignment warning at killer.txt(706): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(707) " "Verilog HDL assignment warning at killer.txt(707): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(708) " "Verilog HDL assignment warning at killer.txt(708): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(709) " "Verilog HDL assignment warning at killer.txt(709): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(710) " "Verilog HDL assignment warning at killer.txt(710): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(711) " "Verilog HDL assignment warning at killer.txt(711): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(712) " "Verilog HDL assignment warning at killer.txt(712): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786659 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(713) " "Verilog HDL assignment warning at killer.txt(713): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(714) " "Verilog HDL assignment warning at killer.txt(714): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(715) " "Verilog HDL assignment warning at killer.txt(715): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(716) " "Verilog HDL assignment warning at killer.txt(716): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(717) " "Verilog HDL assignment warning at killer.txt(717): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(718) " "Verilog HDL assignment warning at killer.txt(718): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(719) " "Verilog HDL assignment warning at killer.txt(719): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(720) " "Verilog HDL assignment warning at killer.txt(720): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(721) " "Verilog HDL assignment warning at killer.txt(721): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(722) " "Verilog HDL assignment warning at killer.txt(722): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(723) " "Verilog HDL assignment warning at killer.txt(723): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(724) " "Verilog HDL assignment warning at killer.txt(724): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(725) " "Verilog HDL assignment warning at killer.txt(725): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(726) " "Verilog HDL assignment warning at killer.txt(726): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(727) " "Verilog HDL assignment warning at killer.txt(727): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(728) " "Verilog HDL assignment warning at killer.txt(728): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(729) " "Verilog HDL assignment warning at killer.txt(729): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(730) " "Verilog HDL assignment warning at killer.txt(730): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(731) " "Verilog HDL assignment warning at killer.txt(731): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(732) " "Verilog HDL assignment warning at killer.txt(732): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(733) " "Verilog HDL assignment warning at killer.txt(733): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(734) " "Verilog HDL assignment warning at killer.txt(734): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(735) " "Verilog HDL assignment warning at killer.txt(735): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786660 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(736) " "Verilog HDL assignment warning at killer.txt(736): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(737) " "Verilog HDL assignment warning at killer.txt(737): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(738) " "Verilog HDL assignment warning at killer.txt(738): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(739) " "Verilog HDL assignment warning at killer.txt(739): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(740) " "Verilog HDL assignment warning at killer.txt(740): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(741) " "Verilog HDL assignment warning at killer.txt(741): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(742) " "Verilog HDL assignment warning at killer.txt(742): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(743) " "Verilog HDL assignment warning at killer.txt(743): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(744) " "Verilog HDL assignment warning at killer.txt(744): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(745) " "Verilog HDL assignment warning at killer.txt(745): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(746) " "Verilog HDL assignment warning at killer.txt(746): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(747) " "Verilog HDL assignment warning at killer.txt(747): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(748) " "Verilog HDL assignment warning at killer.txt(748): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(749) " "Verilog HDL assignment warning at killer.txt(749): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(750) " "Verilog HDL assignment warning at killer.txt(750): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(751) " "Verilog HDL assignment warning at killer.txt(751): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(752) " "Verilog HDL assignment warning at killer.txt(752): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(753) " "Verilog HDL assignment warning at killer.txt(753): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(754) " "Verilog HDL assignment warning at killer.txt(754): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(755) " "Verilog HDL assignment warning at killer.txt(755): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(756) " "Verilog HDL assignment warning at killer.txt(756): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(757) " "Verilog HDL assignment warning at killer.txt(757): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(758) " "Verilog HDL assignment warning at killer.txt(758): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(759) " "Verilog HDL assignment warning at killer.txt(759): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786661 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(760) " "Verilog HDL assignment warning at killer.txt(760): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(761) " "Verilog HDL assignment warning at killer.txt(761): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(762) " "Verilog HDL assignment warning at killer.txt(762): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(763) " "Verilog HDL assignment warning at killer.txt(763): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(764) " "Verilog HDL assignment warning at killer.txt(764): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(765) " "Verilog HDL assignment warning at killer.txt(765): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(766) " "Verilog HDL assignment warning at killer.txt(766): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(767) " "Verilog HDL assignment warning at killer.txt(767): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(768) " "Verilog HDL assignment warning at killer.txt(768): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(769) " "Verilog HDL assignment warning at killer.txt(769): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(770) " "Verilog HDL assignment warning at killer.txt(770): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(771) " "Verilog HDL assignment warning at killer.txt(771): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(772) " "Verilog HDL assignment warning at killer.txt(772): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(773) " "Verilog HDL assignment warning at killer.txt(773): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(774) " "Verilog HDL assignment warning at killer.txt(774): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(775) " "Verilog HDL assignment warning at killer.txt(775): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(776) " "Verilog HDL assignment warning at killer.txt(776): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(777) " "Verilog HDL assignment warning at killer.txt(777): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(778) " "Verilog HDL assignment warning at killer.txt(778): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(779) " "Verilog HDL assignment warning at killer.txt(779): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(780) " "Verilog HDL assignment warning at killer.txt(780): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(781) " "Verilog HDL assignment warning at killer.txt(781): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(782) " "Verilog HDL assignment warning at killer.txt(782): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(783) " "Verilog HDL assignment warning at killer.txt(783): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786662 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(784) " "Verilog HDL assignment warning at killer.txt(784): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(785) " "Verilog HDL assignment warning at killer.txt(785): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(786) " "Verilog HDL assignment warning at killer.txt(786): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(787) " "Verilog HDL assignment warning at killer.txt(787): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(788) " "Verilog HDL assignment warning at killer.txt(788): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(789) " "Verilog HDL assignment warning at killer.txt(789): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(790) " "Verilog HDL assignment warning at killer.txt(790): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(791) " "Verilog HDL assignment warning at killer.txt(791): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(792) " "Verilog HDL assignment warning at killer.txt(792): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(793) " "Verilog HDL assignment warning at killer.txt(793): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(794) " "Verilog HDL assignment warning at killer.txt(794): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(795) " "Verilog HDL assignment warning at killer.txt(795): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(796) " "Verilog HDL assignment warning at killer.txt(796): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(797) " "Verilog HDL assignment warning at killer.txt(797): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(798) " "Verilog HDL assignment warning at killer.txt(798): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(799) " "Verilog HDL assignment warning at killer.txt(799): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(800) " "Verilog HDL assignment warning at killer.txt(800): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(801) " "Verilog HDL assignment warning at killer.txt(801): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(802) " "Verilog HDL assignment warning at killer.txt(802): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(803) " "Verilog HDL assignment warning at killer.txt(803): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(804) " "Verilog HDL assignment warning at killer.txt(804): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(805) " "Verilog HDL assignment warning at killer.txt(805): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(806) " "Verilog HDL assignment warning at killer.txt(806): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(807) " "Verilog HDL assignment warning at killer.txt(807): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786663 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(808) " "Verilog HDL assignment warning at killer.txt(808): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(809) " "Verilog HDL assignment warning at killer.txt(809): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(810) " "Verilog HDL assignment warning at killer.txt(810): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(811) " "Verilog HDL assignment warning at killer.txt(811): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(812) " "Verilog HDL assignment warning at killer.txt(812): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(813) " "Verilog HDL assignment warning at killer.txt(813): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(814) " "Verilog HDL assignment warning at killer.txt(814): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(815) " "Verilog HDL assignment warning at killer.txt(815): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(816) " "Verilog HDL assignment warning at killer.txt(816): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(817) " "Verilog HDL assignment warning at killer.txt(817): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(818) " "Verilog HDL assignment warning at killer.txt(818): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(819) " "Verilog HDL assignment warning at killer.txt(819): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(820) " "Verilog HDL assignment warning at killer.txt(820): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(821) " "Verilog HDL assignment warning at killer.txt(821): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(822) " "Verilog HDL assignment warning at killer.txt(822): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(823) " "Verilog HDL assignment warning at killer.txt(823): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(824) " "Verilog HDL assignment warning at killer.txt(824): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(825) " "Verilog HDL assignment warning at killer.txt(825): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(826) " "Verilog HDL assignment warning at killer.txt(826): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(827) " "Verilog HDL assignment warning at killer.txt(827): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(828) " "Verilog HDL assignment warning at killer.txt(828): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(829) " "Verilog HDL assignment warning at killer.txt(829): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(830) " "Verilog HDL assignment warning at killer.txt(830): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(831) " "Verilog HDL assignment warning at killer.txt(831): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(832) " "Verilog HDL assignment warning at killer.txt(832): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786664 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(833) " "Verilog HDL assignment warning at killer.txt(833): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(834) " "Verilog HDL assignment warning at killer.txt(834): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(835) " "Verilog HDL assignment warning at killer.txt(835): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(836) " "Verilog HDL assignment warning at killer.txt(836): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(837) " "Verilog HDL assignment warning at killer.txt(837): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(838) " "Verilog HDL assignment warning at killer.txt(838): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(839) " "Verilog HDL assignment warning at killer.txt(839): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(840) " "Verilog HDL assignment warning at killer.txt(840): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(841) " "Verilog HDL assignment warning at killer.txt(841): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(842) " "Verilog HDL assignment warning at killer.txt(842): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(843) " "Verilog HDL assignment warning at killer.txt(843): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(844) " "Verilog HDL assignment warning at killer.txt(844): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(845) " "Verilog HDL assignment warning at killer.txt(845): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(846) " "Verilog HDL assignment warning at killer.txt(846): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(847) " "Verilog HDL assignment warning at killer.txt(847): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(848) " "Verilog HDL assignment warning at killer.txt(848): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(849) " "Verilog HDL assignment warning at killer.txt(849): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(850) " "Verilog HDL assignment warning at killer.txt(850): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(851) " "Verilog HDL assignment warning at killer.txt(851): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(852) " "Verilog HDL assignment warning at killer.txt(852): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(853) " "Verilog HDL assignment warning at killer.txt(853): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(854) " "Verilog HDL assignment warning at killer.txt(854): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(855) " "Verilog HDL assignment warning at killer.txt(855): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(856) " "Verilog HDL assignment warning at killer.txt(856): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(857) " "Verilog HDL assignment warning at killer.txt(857): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786665 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(858) " "Verilog HDL assignment warning at killer.txt(858): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(859) " "Verilog HDL assignment warning at killer.txt(859): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(860) " "Verilog HDL assignment warning at killer.txt(860): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(861) " "Verilog HDL assignment warning at killer.txt(861): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(862) " "Verilog HDL assignment warning at killer.txt(862): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(863) " "Verilog HDL assignment warning at killer.txt(863): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(864) " "Verilog HDL assignment warning at killer.txt(864): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(865) " "Verilog HDL assignment warning at killer.txt(865): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(866) " "Verilog HDL assignment warning at killer.txt(866): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(867) " "Verilog HDL assignment warning at killer.txt(867): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(868) " "Verilog HDL assignment warning at killer.txt(868): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(869) " "Verilog HDL assignment warning at killer.txt(869): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(870) " "Verilog HDL assignment warning at killer.txt(870): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(871) " "Verilog HDL assignment warning at killer.txt(871): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(872) " "Verilog HDL assignment warning at killer.txt(872): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(873) " "Verilog HDL assignment warning at killer.txt(873): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(874) " "Verilog HDL assignment warning at killer.txt(874): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(875) " "Verilog HDL assignment warning at killer.txt(875): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(876) " "Verilog HDL assignment warning at killer.txt(876): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(877) " "Verilog HDL assignment warning at killer.txt(877): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(878) " "Verilog HDL assignment warning at killer.txt(878): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(879) " "Verilog HDL assignment warning at killer.txt(879): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(880) " "Verilog HDL assignment warning at killer.txt(880): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(881) " "Verilog HDL assignment warning at killer.txt(881): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(882) " "Verilog HDL assignment warning at killer.txt(882): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786666 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(883) " "Verilog HDL assignment warning at killer.txt(883): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786667 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(884) " "Verilog HDL assignment warning at killer.txt(884): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786667 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(885) " "Verilog HDL assignment warning at killer.txt(885): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786667 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(886) " "Verilog HDL assignment warning at killer.txt(886): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786667 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(887) " "Verilog HDL assignment warning at killer.txt(887): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786667 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(888) " "Verilog HDL assignment warning at killer.txt(888): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786667 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(889) " "Verilog HDL assignment warning at killer.txt(889): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786667 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(890) " "Verilog HDL assignment warning at killer.txt(890): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786667 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(891) " "Verilog HDL assignment warning at killer.txt(891): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786667 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(892) " "Verilog HDL assignment warning at killer.txt(892): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786667 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(893) " "Verilog HDL assignment warning at killer.txt(893): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786667 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(894) " "Verilog HDL assignment warning at killer.txt(894): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786667 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(895) " "Verilog HDL assignment warning at killer.txt(895): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786667 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(896) " "Verilog HDL assignment warning at killer.txt(896): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786667 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(897) " "Verilog HDL assignment warning at killer.txt(897): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786667 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(898) " "Verilog HDL assignment warning at killer.txt(898): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786667 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(899) " "Verilog HDL assignment warning at killer.txt(899): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786667 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer.txt(900) " "Verilog HDL assignment warning at killer.txt(900): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer.txt" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786667 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 killer_ram.sv(183) " "Net \"mem.data_a\" at killer_ram.sv(183) has no driver or initial value, using a default initial value '0'" {  } { { "killer_ram.sv" "" { Text "D:/ECE385/Final_project/killer_ram.sv" 183 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270786670 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 killer_ram.sv(183) " "Net \"mem.waddr_a\" at killer_ram.sv(183) has no driver or initial value, using a default initial value '0'" {  } { { "killer_ram.sv" "" { Text "D:/ECE385/Final_project/killer_ram.sv" 183 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270786670 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 killer_ram.sv(183) " "Net \"mem.we_a\" at killer_ram.sv(183) has no driver or initial value, using a default initial value '0'" {  } { { "killer_ram.sv" "" { Text "D:/ECE385/Final_project/killer_ram.sv" 183 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270786670 "|lab8|killer:killer_ram|KILLER_ROM:KILLER_ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KILLER_D_ROM killer:killer_ram\|KILLER_D_ROM:KILLER_D_ROM " "Elaborating entity \"KILLER_D_ROM\" for hierarchy \"killer:killer_ram\|KILLER_D_ROM:KILLER_D_ROM\"" {  } { { "killer_ram.sv" "KILLER_D_ROM" { Text "D:/ECE385/Final_project/killer_ram.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270786682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(1) " "Verilog HDL assignment warning at killer_d.txt(1): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786683 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(2) " "Verilog HDL assignment warning at killer_d.txt(2): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786683 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(3) " "Verilog HDL assignment warning at killer_d.txt(3): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786683 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(4) " "Verilog HDL assignment warning at killer_d.txt(4): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(5) " "Verilog HDL assignment warning at killer_d.txt(5): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(6) " "Verilog HDL assignment warning at killer_d.txt(6): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(7) " "Verilog HDL assignment warning at killer_d.txt(7): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(8) " "Verilog HDL assignment warning at killer_d.txt(8): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(9) " "Verilog HDL assignment warning at killer_d.txt(9): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(10) " "Verilog HDL assignment warning at killer_d.txt(10): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(11) " "Verilog HDL assignment warning at killer_d.txt(11): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(12) " "Verilog HDL assignment warning at killer_d.txt(12): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(13) " "Verilog HDL assignment warning at killer_d.txt(13): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(14) " "Verilog HDL assignment warning at killer_d.txt(14): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(15) " "Verilog HDL assignment warning at killer_d.txt(15): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(16) " "Verilog HDL assignment warning at killer_d.txt(16): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(17) " "Verilog HDL assignment warning at killer_d.txt(17): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(18) " "Verilog HDL assignment warning at killer_d.txt(18): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(19) " "Verilog HDL assignment warning at killer_d.txt(19): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(20) " "Verilog HDL assignment warning at killer_d.txt(20): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(21) " "Verilog HDL assignment warning at killer_d.txt(21): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(22) " "Verilog HDL assignment warning at killer_d.txt(22): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(23) " "Verilog HDL assignment warning at killer_d.txt(23): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(24) " "Verilog HDL assignment warning at killer_d.txt(24): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(25) " "Verilog HDL assignment warning at killer_d.txt(25): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(26) " "Verilog HDL assignment warning at killer_d.txt(26): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(27) " "Verilog HDL assignment warning at killer_d.txt(27): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(28) " "Verilog HDL assignment warning at killer_d.txt(28): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(29) " "Verilog HDL assignment warning at killer_d.txt(29): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(30) " "Verilog HDL assignment warning at killer_d.txt(30): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786684 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(31) " "Verilog HDL assignment warning at killer_d.txt(31): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(32) " "Verilog HDL assignment warning at killer_d.txt(32): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(33) " "Verilog HDL assignment warning at killer_d.txt(33): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(34) " "Verilog HDL assignment warning at killer_d.txt(34): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(35) " "Verilog HDL assignment warning at killer_d.txt(35): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(36) " "Verilog HDL assignment warning at killer_d.txt(36): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(37) " "Verilog HDL assignment warning at killer_d.txt(37): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(38) " "Verilog HDL assignment warning at killer_d.txt(38): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(39) " "Verilog HDL assignment warning at killer_d.txt(39): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(40) " "Verilog HDL assignment warning at killer_d.txt(40): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(41) " "Verilog HDL assignment warning at killer_d.txt(41): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(42) " "Verilog HDL assignment warning at killer_d.txt(42): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(43) " "Verilog HDL assignment warning at killer_d.txt(43): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(44) " "Verilog HDL assignment warning at killer_d.txt(44): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(45) " "Verilog HDL assignment warning at killer_d.txt(45): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(46) " "Verilog HDL assignment warning at killer_d.txt(46): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(47) " "Verilog HDL assignment warning at killer_d.txt(47): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(48) " "Verilog HDL assignment warning at killer_d.txt(48): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(49) " "Verilog HDL assignment warning at killer_d.txt(49): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(50) " "Verilog HDL assignment warning at killer_d.txt(50): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(51) " "Verilog HDL assignment warning at killer_d.txt(51): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(52) " "Verilog HDL assignment warning at killer_d.txt(52): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(53) " "Verilog HDL assignment warning at killer_d.txt(53): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(54) " "Verilog HDL assignment warning at killer_d.txt(54): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786685 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(55) " "Verilog HDL assignment warning at killer_d.txt(55): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(56) " "Verilog HDL assignment warning at killer_d.txt(56): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(57) " "Verilog HDL assignment warning at killer_d.txt(57): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(58) " "Verilog HDL assignment warning at killer_d.txt(58): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(59) " "Verilog HDL assignment warning at killer_d.txt(59): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(60) " "Verilog HDL assignment warning at killer_d.txt(60): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(61) " "Verilog HDL assignment warning at killer_d.txt(61): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(62) " "Verilog HDL assignment warning at killer_d.txt(62): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(63) " "Verilog HDL assignment warning at killer_d.txt(63): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(64) " "Verilog HDL assignment warning at killer_d.txt(64): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(65) " "Verilog HDL assignment warning at killer_d.txt(65): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(66) " "Verilog HDL assignment warning at killer_d.txt(66): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(67) " "Verilog HDL assignment warning at killer_d.txt(67): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(68) " "Verilog HDL assignment warning at killer_d.txt(68): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(69) " "Verilog HDL assignment warning at killer_d.txt(69): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(70) " "Verilog HDL assignment warning at killer_d.txt(70): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(71) " "Verilog HDL assignment warning at killer_d.txt(71): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(72) " "Verilog HDL assignment warning at killer_d.txt(72): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(73) " "Verilog HDL assignment warning at killer_d.txt(73): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(74) " "Verilog HDL assignment warning at killer_d.txt(74): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(75) " "Verilog HDL assignment warning at killer_d.txt(75): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(76) " "Verilog HDL assignment warning at killer_d.txt(76): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(77) " "Verilog HDL assignment warning at killer_d.txt(77): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(78) " "Verilog HDL assignment warning at killer_d.txt(78): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786686 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(79) " "Verilog HDL assignment warning at killer_d.txt(79): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(80) " "Verilog HDL assignment warning at killer_d.txt(80): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(81) " "Verilog HDL assignment warning at killer_d.txt(81): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(82) " "Verilog HDL assignment warning at killer_d.txt(82): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(83) " "Verilog HDL assignment warning at killer_d.txt(83): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(84) " "Verilog HDL assignment warning at killer_d.txt(84): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(85) " "Verilog HDL assignment warning at killer_d.txt(85): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(86) " "Verilog HDL assignment warning at killer_d.txt(86): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(87) " "Verilog HDL assignment warning at killer_d.txt(87): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(88) " "Verilog HDL assignment warning at killer_d.txt(88): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(89) " "Verilog HDL assignment warning at killer_d.txt(89): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(90) " "Verilog HDL assignment warning at killer_d.txt(90): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(91) " "Verilog HDL assignment warning at killer_d.txt(91): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(92) " "Verilog HDL assignment warning at killer_d.txt(92): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(93) " "Verilog HDL assignment warning at killer_d.txt(93): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(94) " "Verilog HDL assignment warning at killer_d.txt(94): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(95) " "Verilog HDL assignment warning at killer_d.txt(95): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(96) " "Verilog HDL assignment warning at killer_d.txt(96): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(97) " "Verilog HDL assignment warning at killer_d.txt(97): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(98) " "Verilog HDL assignment warning at killer_d.txt(98): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(99) " "Verilog HDL assignment warning at killer_d.txt(99): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(100) " "Verilog HDL assignment warning at killer_d.txt(100): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(101) " "Verilog HDL assignment warning at killer_d.txt(101): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(102) " "Verilog HDL assignment warning at killer_d.txt(102): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786687 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(103) " "Verilog HDL assignment warning at killer_d.txt(103): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(104) " "Verilog HDL assignment warning at killer_d.txt(104): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(105) " "Verilog HDL assignment warning at killer_d.txt(105): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(106) " "Verilog HDL assignment warning at killer_d.txt(106): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(107) " "Verilog HDL assignment warning at killer_d.txt(107): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(108) " "Verilog HDL assignment warning at killer_d.txt(108): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(109) " "Verilog HDL assignment warning at killer_d.txt(109): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(110) " "Verilog HDL assignment warning at killer_d.txt(110): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(111) " "Verilog HDL assignment warning at killer_d.txt(111): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(112) " "Verilog HDL assignment warning at killer_d.txt(112): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(113) " "Verilog HDL assignment warning at killer_d.txt(113): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(114) " "Verilog HDL assignment warning at killer_d.txt(114): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(115) " "Verilog HDL assignment warning at killer_d.txt(115): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(116) " "Verilog HDL assignment warning at killer_d.txt(116): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(117) " "Verilog HDL assignment warning at killer_d.txt(117): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(118) " "Verilog HDL assignment warning at killer_d.txt(118): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(119) " "Verilog HDL assignment warning at killer_d.txt(119): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(120) " "Verilog HDL assignment warning at killer_d.txt(120): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(121) " "Verilog HDL assignment warning at killer_d.txt(121): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(122) " "Verilog HDL assignment warning at killer_d.txt(122): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(123) " "Verilog HDL assignment warning at killer_d.txt(123): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(124) " "Verilog HDL assignment warning at killer_d.txt(124): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(125) " "Verilog HDL assignment warning at killer_d.txt(125): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(126) " "Verilog HDL assignment warning at killer_d.txt(126): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(127) " "Verilog HDL assignment warning at killer_d.txt(127): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786688 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(128) " "Verilog HDL assignment warning at killer_d.txt(128): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(129) " "Verilog HDL assignment warning at killer_d.txt(129): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(130) " "Verilog HDL assignment warning at killer_d.txt(130): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(131) " "Verilog HDL assignment warning at killer_d.txt(131): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(132) " "Verilog HDL assignment warning at killer_d.txt(132): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(133) " "Verilog HDL assignment warning at killer_d.txt(133): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(134) " "Verilog HDL assignment warning at killer_d.txt(134): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(135) " "Verilog HDL assignment warning at killer_d.txt(135): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(136) " "Verilog HDL assignment warning at killer_d.txt(136): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(137) " "Verilog HDL assignment warning at killer_d.txt(137): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(138) " "Verilog HDL assignment warning at killer_d.txt(138): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(139) " "Verilog HDL assignment warning at killer_d.txt(139): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(140) " "Verilog HDL assignment warning at killer_d.txt(140): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(141) " "Verilog HDL assignment warning at killer_d.txt(141): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(142) " "Verilog HDL assignment warning at killer_d.txt(142): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(143) " "Verilog HDL assignment warning at killer_d.txt(143): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(144) " "Verilog HDL assignment warning at killer_d.txt(144): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(145) " "Verilog HDL assignment warning at killer_d.txt(145): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(146) " "Verilog HDL assignment warning at killer_d.txt(146): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(147) " "Verilog HDL assignment warning at killer_d.txt(147): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(148) " "Verilog HDL assignment warning at killer_d.txt(148): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(149) " "Verilog HDL assignment warning at killer_d.txt(149): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(150) " "Verilog HDL assignment warning at killer_d.txt(150): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(151) " "Verilog HDL assignment warning at killer_d.txt(151): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(152) " "Verilog HDL assignment warning at killer_d.txt(152): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(153) " "Verilog HDL assignment warning at killer_d.txt(153): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(154) " "Verilog HDL assignment warning at killer_d.txt(154): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786689 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(155) " "Verilog HDL assignment warning at killer_d.txt(155): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(156) " "Verilog HDL assignment warning at killer_d.txt(156): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(157) " "Verilog HDL assignment warning at killer_d.txt(157): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(158) " "Verilog HDL assignment warning at killer_d.txt(158): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(159) " "Verilog HDL assignment warning at killer_d.txt(159): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(160) " "Verilog HDL assignment warning at killer_d.txt(160): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(161) " "Verilog HDL assignment warning at killer_d.txt(161): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(162) " "Verilog HDL assignment warning at killer_d.txt(162): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(163) " "Verilog HDL assignment warning at killer_d.txt(163): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(164) " "Verilog HDL assignment warning at killer_d.txt(164): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(165) " "Verilog HDL assignment warning at killer_d.txt(165): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(166) " "Verilog HDL assignment warning at killer_d.txt(166): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(167) " "Verilog HDL assignment warning at killer_d.txt(167): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(168) " "Verilog HDL assignment warning at killer_d.txt(168): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(169) " "Verilog HDL assignment warning at killer_d.txt(169): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(170) " "Verilog HDL assignment warning at killer_d.txt(170): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(171) " "Verilog HDL assignment warning at killer_d.txt(171): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(172) " "Verilog HDL assignment warning at killer_d.txt(172): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(173) " "Verilog HDL assignment warning at killer_d.txt(173): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(174) " "Verilog HDL assignment warning at killer_d.txt(174): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(175) " "Verilog HDL assignment warning at killer_d.txt(175): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(176) " "Verilog HDL assignment warning at killer_d.txt(176): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(177) " "Verilog HDL assignment warning at killer_d.txt(177): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(178) " "Verilog HDL assignment warning at killer_d.txt(178): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(179) " "Verilog HDL assignment warning at killer_d.txt(179): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(180) " "Verilog HDL assignment warning at killer_d.txt(180): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786690 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(181) " "Verilog HDL assignment warning at killer_d.txt(181): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(182) " "Verilog HDL assignment warning at killer_d.txt(182): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(183) " "Verilog HDL assignment warning at killer_d.txt(183): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(184) " "Verilog HDL assignment warning at killer_d.txt(184): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(185) " "Verilog HDL assignment warning at killer_d.txt(185): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(186) " "Verilog HDL assignment warning at killer_d.txt(186): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(187) " "Verilog HDL assignment warning at killer_d.txt(187): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(188) " "Verilog HDL assignment warning at killer_d.txt(188): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(189) " "Verilog HDL assignment warning at killer_d.txt(189): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(190) " "Verilog HDL assignment warning at killer_d.txt(190): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(191) " "Verilog HDL assignment warning at killer_d.txt(191): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(192) " "Verilog HDL assignment warning at killer_d.txt(192): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(193) " "Verilog HDL assignment warning at killer_d.txt(193): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(194) " "Verilog HDL assignment warning at killer_d.txt(194): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(195) " "Verilog HDL assignment warning at killer_d.txt(195): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(196) " "Verilog HDL assignment warning at killer_d.txt(196): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(197) " "Verilog HDL assignment warning at killer_d.txt(197): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(198) " "Verilog HDL assignment warning at killer_d.txt(198): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(199) " "Verilog HDL assignment warning at killer_d.txt(199): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(200) " "Verilog HDL assignment warning at killer_d.txt(200): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(201) " "Verilog HDL assignment warning at killer_d.txt(201): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(202) " "Verilog HDL assignment warning at killer_d.txt(202): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(203) " "Verilog HDL assignment warning at killer_d.txt(203): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(204) " "Verilog HDL assignment warning at killer_d.txt(204): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(205) " "Verilog HDL assignment warning at killer_d.txt(205): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(206) " "Verilog HDL assignment warning at killer_d.txt(206): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786691 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(207) " "Verilog HDL assignment warning at killer_d.txt(207): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(208) " "Verilog HDL assignment warning at killer_d.txt(208): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(209) " "Verilog HDL assignment warning at killer_d.txt(209): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(210) " "Verilog HDL assignment warning at killer_d.txt(210): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(211) " "Verilog HDL assignment warning at killer_d.txt(211): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(212) " "Verilog HDL assignment warning at killer_d.txt(212): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(213) " "Verilog HDL assignment warning at killer_d.txt(213): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(214) " "Verilog HDL assignment warning at killer_d.txt(214): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(215) " "Verilog HDL assignment warning at killer_d.txt(215): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(216) " "Verilog HDL assignment warning at killer_d.txt(216): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(217) " "Verilog HDL assignment warning at killer_d.txt(217): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(218) " "Verilog HDL assignment warning at killer_d.txt(218): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(219) " "Verilog HDL assignment warning at killer_d.txt(219): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(220) " "Verilog HDL assignment warning at killer_d.txt(220): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(221) " "Verilog HDL assignment warning at killer_d.txt(221): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(222) " "Verilog HDL assignment warning at killer_d.txt(222): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(223) " "Verilog HDL assignment warning at killer_d.txt(223): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(224) " "Verilog HDL assignment warning at killer_d.txt(224): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(225) " "Verilog HDL assignment warning at killer_d.txt(225): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(226) " "Verilog HDL assignment warning at killer_d.txt(226): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(227) " "Verilog HDL assignment warning at killer_d.txt(227): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(228) " "Verilog HDL assignment warning at killer_d.txt(228): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(229) " "Verilog HDL assignment warning at killer_d.txt(229): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(230) " "Verilog HDL assignment warning at killer_d.txt(230): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(231) " "Verilog HDL assignment warning at killer_d.txt(231): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(232) " "Verilog HDL assignment warning at killer_d.txt(232): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786692 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(233) " "Verilog HDL assignment warning at killer_d.txt(233): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(234) " "Verilog HDL assignment warning at killer_d.txt(234): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(235) " "Verilog HDL assignment warning at killer_d.txt(235): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(236) " "Verilog HDL assignment warning at killer_d.txt(236): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(237) " "Verilog HDL assignment warning at killer_d.txt(237): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(238) " "Verilog HDL assignment warning at killer_d.txt(238): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(239) " "Verilog HDL assignment warning at killer_d.txt(239): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(240) " "Verilog HDL assignment warning at killer_d.txt(240): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(241) " "Verilog HDL assignment warning at killer_d.txt(241): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(242) " "Verilog HDL assignment warning at killer_d.txt(242): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(243) " "Verilog HDL assignment warning at killer_d.txt(243): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(244) " "Verilog HDL assignment warning at killer_d.txt(244): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(245) " "Verilog HDL assignment warning at killer_d.txt(245): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(246) " "Verilog HDL assignment warning at killer_d.txt(246): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(247) " "Verilog HDL assignment warning at killer_d.txt(247): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(248) " "Verilog HDL assignment warning at killer_d.txt(248): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(249) " "Verilog HDL assignment warning at killer_d.txt(249): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(250) " "Verilog HDL assignment warning at killer_d.txt(250): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(251) " "Verilog HDL assignment warning at killer_d.txt(251): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(252) " "Verilog HDL assignment warning at killer_d.txt(252): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(253) " "Verilog HDL assignment warning at killer_d.txt(253): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(254) " "Verilog HDL assignment warning at killer_d.txt(254): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(255) " "Verilog HDL assignment warning at killer_d.txt(255): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(256) " "Verilog HDL assignment warning at killer_d.txt(256): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(257) " "Verilog HDL assignment warning at killer_d.txt(257): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(258) " "Verilog HDL assignment warning at killer_d.txt(258): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786693 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(259) " "Verilog HDL assignment warning at killer_d.txt(259): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(260) " "Verilog HDL assignment warning at killer_d.txt(260): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(261) " "Verilog HDL assignment warning at killer_d.txt(261): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(262) " "Verilog HDL assignment warning at killer_d.txt(262): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(263) " "Verilog HDL assignment warning at killer_d.txt(263): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(264) " "Verilog HDL assignment warning at killer_d.txt(264): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(265) " "Verilog HDL assignment warning at killer_d.txt(265): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(266) " "Verilog HDL assignment warning at killer_d.txt(266): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(267) " "Verilog HDL assignment warning at killer_d.txt(267): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(268) " "Verilog HDL assignment warning at killer_d.txt(268): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(269) " "Verilog HDL assignment warning at killer_d.txt(269): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(270) " "Verilog HDL assignment warning at killer_d.txt(270): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(271) " "Verilog HDL assignment warning at killer_d.txt(271): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(272) " "Verilog HDL assignment warning at killer_d.txt(272): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(273) " "Verilog HDL assignment warning at killer_d.txt(273): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(274) " "Verilog HDL assignment warning at killer_d.txt(274): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(275) " "Verilog HDL assignment warning at killer_d.txt(275): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(276) " "Verilog HDL assignment warning at killer_d.txt(276): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(277) " "Verilog HDL assignment warning at killer_d.txt(277): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(278) " "Verilog HDL assignment warning at killer_d.txt(278): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(279) " "Verilog HDL assignment warning at killer_d.txt(279): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(280) " "Verilog HDL assignment warning at killer_d.txt(280): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(281) " "Verilog HDL assignment warning at killer_d.txt(281): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(282) " "Verilog HDL assignment warning at killer_d.txt(282): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(283) " "Verilog HDL assignment warning at killer_d.txt(283): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(284) " "Verilog HDL assignment warning at killer_d.txt(284): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786694 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(285) " "Verilog HDL assignment warning at killer_d.txt(285): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(286) " "Verilog HDL assignment warning at killer_d.txt(286): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(287) " "Verilog HDL assignment warning at killer_d.txt(287): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(288) " "Verilog HDL assignment warning at killer_d.txt(288): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(289) " "Verilog HDL assignment warning at killer_d.txt(289): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(290) " "Verilog HDL assignment warning at killer_d.txt(290): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(291) " "Verilog HDL assignment warning at killer_d.txt(291): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(292) " "Verilog HDL assignment warning at killer_d.txt(292): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(293) " "Verilog HDL assignment warning at killer_d.txt(293): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(294) " "Verilog HDL assignment warning at killer_d.txt(294): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(295) " "Verilog HDL assignment warning at killer_d.txt(295): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(296) " "Verilog HDL assignment warning at killer_d.txt(296): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(297) " "Verilog HDL assignment warning at killer_d.txt(297): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(298) " "Verilog HDL assignment warning at killer_d.txt(298): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(299) " "Verilog HDL assignment warning at killer_d.txt(299): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(300) " "Verilog HDL assignment warning at killer_d.txt(300): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(301) " "Verilog HDL assignment warning at killer_d.txt(301): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(302) " "Verilog HDL assignment warning at killer_d.txt(302): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(303) " "Verilog HDL assignment warning at killer_d.txt(303): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(304) " "Verilog HDL assignment warning at killer_d.txt(304): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(305) " "Verilog HDL assignment warning at killer_d.txt(305): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(306) " "Verilog HDL assignment warning at killer_d.txt(306): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(307) " "Verilog HDL assignment warning at killer_d.txt(307): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(308) " "Verilog HDL assignment warning at killer_d.txt(308): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786695 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(309) " "Verilog HDL assignment warning at killer_d.txt(309): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(310) " "Verilog HDL assignment warning at killer_d.txt(310): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(311) " "Verilog HDL assignment warning at killer_d.txt(311): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(312) " "Verilog HDL assignment warning at killer_d.txt(312): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(313) " "Verilog HDL assignment warning at killer_d.txt(313): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(314) " "Verilog HDL assignment warning at killer_d.txt(314): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(315) " "Verilog HDL assignment warning at killer_d.txt(315): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(316) " "Verilog HDL assignment warning at killer_d.txt(316): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(317) " "Verilog HDL assignment warning at killer_d.txt(317): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(318) " "Verilog HDL assignment warning at killer_d.txt(318): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(319) " "Verilog HDL assignment warning at killer_d.txt(319): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(320) " "Verilog HDL assignment warning at killer_d.txt(320): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(321) " "Verilog HDL assignment warning at killer_d.txt(321): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(322) " "Verilog HDL assignment warning at killer_d.txt(322): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(323) " "Verilog HDL assignment warning at killer_d.txt(323): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(324) " "Verilog HDL assignment warning at killer_d.txt(324): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(325) " "Verilog HDL assignment warning at killer_d.txt(325): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(326) " "Verilog HDL assignment warning at killer_d.txt(326): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(327) " "Verilog HDL assignment warning at killer_d.txt(327): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(328) " "Verilog HDL assignment warning at killer_d.txt(328): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(329) " "Verilog HDL assignment warning at killer_d.txt(329): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(330) " "Verilog HDL assignment warning at killer_d.txt(330): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(331) " "Verilog HDL assignment warning at killer_d.txt(331): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(332) " "Verilog HDL assignment warning at killer_d.txt(332): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786696 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(333) " "Verilog HDL assignment warning at killer_d.txt(333): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(334) " "Verilog HDL assignment warning at killer_d.txt(334): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(335) " "Verilog HDL assignment warning at killer_d.txt(335): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(336) " "Verilog HDL assignment warning at killer_d.txt(336): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(337) " "Verilog HDL assignment warning at killer_d.txt(337): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(338) " "Verilog HDL assignment warning at killer_d.txt(338): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(339) " "Verilog HDL assignment warning at killer_d.txt(339): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(340) " "Verilog HDL assignment warning at killer_d.txt(340): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(341) " "Verilog HDL assignment warning at killer_d.txt(341): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(342) " "Verilog HDL assignment warning at killer_d.txt(342): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(343) " "Verilog HDL assignment warning at killer_d.txt(343): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(344) " "Verilog HDL assignment warning at killer_d.txt(344): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(345) " "Verilog HDL assignment warning at killer_d.txt(345): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(346) " "Verilog HDL assignment warning at killer_d.txt(346): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(347) " "Verilog HDL assignment warning at killer_d.txt(347): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(348) " "Verilog HDL assignment warning at killer_d.txt(348): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(349) " "Verilog HDL assignment warning at killer_d.txt(349): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(350) " "Verilog HDL assignment warning at killer_d.txt(350): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(351) " "Verilog HDL assignment warning at killer_d.txt(351): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(352) " "Verilog HDL assignment warning at killer_d.txt(352): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(353) " "Verilog HDL assignment warning at killer_d.txt(353): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(354) " "Verilog HDL assignment warning at killer_d.txt(354): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(355) " "Verilog HDL assignment warning at killer_d.txt(355): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786697 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(356) " "Verilog HDL assignment warning at killer_d.txt(356): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(357) " "Verilog HDL assignment warning at killer_d.txt(357): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(358) " "Verilog HDL assignment warning at killer_d.txt(358): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(359) " "Verilog HDL assignment warning at killer_d.txt(359): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(360) " "Verilog HDL assignment warning at killer_d.txt(360): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(361) " "Verilog HDL assignment warning at killer_d.txt(361): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(362) " "Verilog HDL assignment warning at killer_d.txt(362): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(363) " "Verilog HDL assignment warning at killer_d.txt(363): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(364) " "Verilog HDL assignment warning at killer_d.txt(364): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(365) " "Verilog HDL assignment warning at killer_d.txt(365): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(366) " "Verilog HDL assignment warning at killer_d.txt(366): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(367) " "Verilog HDL assignment warning at killer_d.txt(367): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(368) " "Verilog HDL assignment warning at killer_d.txt(368): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(369) " "Verilog HDL assignment warning at killer_d.txt(369): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(370) " "Verilog HDL assignment warning at killer_d.txt(370): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(371) " "Verilog HDL assignment warning at killer_d.txt(371): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(372) " "Verilog HDL assignment warning at killer_d.txt(372): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(373) " "Verilog HDL assignment warning at killer_d.txt(373): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(374) " "Verilog HDL assignment warning at killer_d.txt(374): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(375) " "Verilog HDL assignment warning at killer_d.txt(375): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(376) " "Verilog HDL assignment warning at killer_d.txt(376): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(377) " "Verilog HDL assignment warning at killer_d.txt(377): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(378) " "Verilog HDL assignment warning at killer_d.txt(378): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(379) " "Verilog HDL assignment warning at killer_d.txt(379): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(380) " "Verilog HDL assignment warning at killer_d.txt(380): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(381) " "Verilog HDL assignment warning at killer_d.txt(381): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786698 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(382) " "Verilog HDL assignment warning at killer_d.txt(382): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(383) " "Verilog HDL assignment warning at killer_d.txt(383): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(384) " "Verilog HDL assignment warning at killer_d.txt(384): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(385) " "Verilog HDL assignment warning at killer_d.txt(385): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(386) " "Verilog HDL assignment warning at killer_d.txt(386): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(387) " "Verilog HDL assignment warning at killer_d.txt(387): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(388) " "Verilog HDL assignment warning at killer_d.txt(388): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(389) " "Verilog HDL assignment warning at killer_d.txt(389): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(390) " "Verilog HDL assignment warning at killer_d.txt(390): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(391) " "Verilog HDL assignment warning at killer_d.txt(391): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(392) " "Verilog HDL assignment warning at killer_d.txt(392): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(393) " "Verilog HDL assignment warning at killer_d.txt(393): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(394) " "Verilog HDL assignment warning at killer_d.txt(394): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(395) " "Verilog HDL assignment warning at killer_d.txt(395): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(396) " "Verilog HDL assignment warning at killer_d.txt(396): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(397) " "Verilog HDL assignment warning at killer_d.txt(397): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(398) " "Verilog HDL assignment warning at killer_d.txt(398): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(399) " "Verilog HDL assignment warning at killer_d.txt(399): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(400) " "Verilog HDL assignment warning at killer_d.txt(400): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(401) " "Verilog HDL assignment warning at killer_d.txt(401): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(402) " "Verilog HDL assignment warning at killer_d.txt(402): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(403) " "Verilog HDL assignment warning at killer_d.txt(403): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(404) " "Verilog HDL assignment warning at killer_d.txt(404): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(405) " "Verilog HDL assignment warning at killer_d.txt(405): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(406) " "Verilog HDL assignment warning at killer_d.txt(406): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(407) " "Verilog HDL assignment warning at killer_d.txt(407): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786699 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(408) " "Verilog HDL assignment warning at killer_d.txt(408): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(409) " "Verilog HDL assignment warning at killer_d.txt(409): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(410) " "Verilog HDL assignment warning at killer_d.txt(410): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(411) " "Verilog HDL assignment warning at killer_d.txt(411): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(412) " "Verilog HDL assignment warning at killer_d.txt(412): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(413) " "Verilog HDL assignment warning at killer_d.txt(413): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(414) " "Verilog HDL assignment warning at killer_d.txt(414): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(415) " "Verilog HDL assignment warning at killer_d.txt(415): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(416) " "Verilog HDL assignment warning at killer_d.txt(416): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(417) " "Verilog HDL assignment warning at killer_d.txt(417): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(418) " "Verilog HDL assignment warning at killer_d.txt(418): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(419) " "Verilog HDL assignment warning at killer_d.txt(419): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(420) " "Verilog HDL assignment warning at killer_d.txt(420): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(421) " "Verilog HDL assignment warning at killer_d.txt(421): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(422) " "Verilog HDL assignment warning at killer_d.txt(422): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(423) " "Verilog HDL assignment warning at killer_d.txt(423): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(424) " "Verilog HDL assignment warning at killer_d.txt(424): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(425) " "Verilog HDL assignment warning at killer_d.txt(425): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(426) " "Verilog HDL assignment warning at killer_d.txt(426): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(427) " "Verilog HDL assignment warning at killer_d.txt(427): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(428) " "Verilog HDL assignment warning at killer_d.txt(428): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(429) " "Verilog HDL assignment warning at killer_d.txt(429): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(430) " "Verilog HDL assignment warning at killer_d.txt(430): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(431) " "Verilog HDL assignment warning at killer_d.txt(431): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(432) " "Verilog HDL assignment warning at killer_d.txt(432): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786700 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(433) " "Verilog HDL assignment warning at killer_d.txt(433): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(434) " "Verilog HDL assignment warning at killer_d.txt(434): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(435) " "Verilog HDL assignment warning at killer_d.txt(435): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(436) " "Verilog HDL assignment warning at killer_d.txt(436): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(437) " "Verilog HDL assignment warning at killer_d.txt(437): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(438) " "Verilog HDL assignment warning at killer_d.txt(438): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(439) " "Verilog HDL assignment warning at killer_d.txt(439): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(440) " "Verilog HDL assignment warning at killer_d.txt(440): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(441) " "Verilog HDL assignment warning at killer_d.txt(441): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(442) " "Verilog HDL assignment warning at killer_d.txt(442): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(443) " "Verilog HDL assignment warning at killer_d.txt(443): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(444) " "Verilog HDL assignment warning at killer_d.txt(444): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(445) " "Verilog HDL assignment warning at killer_d.txt(445): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(446) " "Verilog HDL assignment warning at killer_d.txt(446): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(447) " "Verilog HDL assignment warning at killer_d.txt(447): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(448) " "Verilog HDL assignment warning at killer_d.txt(448): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(449) " "Verilog HDL assignment warning at killer_d.txt(449): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(450) " "Verilog HDL assignment warning at killer_d.txt(450): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(451) " "Verilog HDL assignment warning at killer_d.txt(451): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(452) " "Verilog HDL assignment warning at killer_d.txt(452): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(453) " "Verilog HDL assignment warning at killer_d.txt(453): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(454) " "Verilog HDL assignment warning at killer_d.txt(454): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(455) " "Verilog HDL assignment warning at killer_d.txt(455): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(456) " "Verilog HDL assignment warning at killer_d.txt(456): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(457) " "Verilog HDL assignment warning at killer_d.txt(457): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786701 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(458) " "Verilog HDL assignment warning at killer_d.txt(458): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(459) " "Verilog HDL assignment warning at killer_d.txt(459): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(460) " "Verilog HDL assignment warning at killer_d.txt(460): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(461) " "Verilog HDL assignment warning at killer_d.txt(461): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(462) " "Verilog HDL assignment warning at killer_d.txt(462): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(463) " "Verilog HDL assignment warning at killer_d.txt(463): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(464) " "Verilog HDL assignment warning at killer_d.txt(464): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(465) " "Verilog HDL assignment warning at killer_d.txt(465): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(466) " "Verilog HDL assignment warning at killer_d.txt(466): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(467) " "Verilog HDL assignment warning at killer_d.txt(467): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(468) " "Verilog HDL assignment warning at killer_d.txt(468): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(469) " "Verilog HDL assignment warning at killer_d.txt(469): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(470) " "Verilog HDL assignment warning at killer_d.txt(470): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(471) " "Verilog HDL assignment warning at killer_d.txt(471): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(472) " "Verilog HDL assignment warning at killer_d.txt(472): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(473) " "Verilog HDL assignment warning at killer_d.txt(473): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(474) " "Verilog HDL assignment warning at killer_d.txt(474): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(475) " "Verilog HDL assignment warning at killer_d.txt(475): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(476) " "Verilog HDL assignment warning at killer_d.txt(476): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(477) " "Verilog HDL assignment warning at killer_d.txt(477): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(478) " "Verilog HDL assignment warning at killer_d.txt(478): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(479) " "Verilog HDL assignment warning at killer_d.txt(479): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(480) " "Verilog HDL assignment warning at killer_d.txt(480): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(481) " "Verilog HDL assignment warning at killer_d.txt(481): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(482) " "Verilog HDL assignment warning at killer_d.txt(482): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(483) " "Verilog HDL assignment warning at killer_d.txt(483): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786702 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(484) " "Verilog HDL assignment warning at killer_d.txt(484): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(485) " "Verilog HDL assignment warning at killer_d.txt(485): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(486) " "Verilog HDL assignment warning at killer_d.txt(486): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(487) " "Verilog HDL assignment warning at killer_d.txt(487): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(488) " "Verilog HDL assignment warning at killer_d.txt(488): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(489) " "Verilog HDL assignment warning at killer_d.txt(489): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(490) " "Verilog HDL assignment warning at killer_d.txt(490): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(491) " "Verilog HDL assignment warning at killer_d.txt(491): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(492) " "Verilog HDL assignment warning at killer_d.txt(492): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(493) " "Verilog HDL assignment warning at killer_d.txt(493): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(494) " "Verilog HDL assignment warning at killer_d.txt(494): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(495) " "Verilog HDL assignment warning at killer_d.txt(495): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(496) " "Verilog HDL assignment warning at killer_d.txt(496): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(497) " "Verilog HDL assignment warning at killer_d.txt(497): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(498) " "Verilog HDL assignment warning at killer_d.txt(498): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(499) " "Verilog HDL assignment warning at killer_d.txt(499): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(500) " "Verilog HDL assignment warning at killer_d.txt(500): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(501) " "Verilog HDL assignment warning at killer_d.txt(501): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(502) " "Verilog HDL assignment warning at killer_d.txt(502): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(503) " "Verilog HDL assignment warning at killer_d.txt(503): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(504) " "Verilog HDL assignment warning at killer_d.txt(504): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(505) " "Verilog HDL assignment warning at killer_d.txt(505): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(506) " "Verilog HDL assignment warning at killer_d.txt(506): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(507) " "Verilog HDL assignment warning at killer_d.txt(507): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(508) " "Verilog HDL assignment warning at killer_d.txt(508): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(509) " "Verilog HDL assignment warning at killer_d.txt(509): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786703 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(510) " "Verilog HDL assignment warning at killer_d.txt(510): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(511) " "Verilog HDL assignment warning at killer_d.txt(511): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(512) " "Verilog HDL assignment warning at killer_d.txt(512): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(513) " "Verilog HDL assignment warning at killer_d.txt(513): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(514) " "Verilog HDL assignment warning at killer_d.txt(514): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(515) " "Verilog HDL assignment warning at killer_d.txt(515): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(516) " "Verilog HDL assignment warning at killer_d.txt(516): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(517) " "Verilog HDL assignment warning at killer_d.txt(517): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(518) " "Verilog HDL assignment warning at killer_d.txt(518): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(519) " "Verilog HDL assignment warning at killer_d.txt(519): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(520) " "Verilog HDL assignment warning at killer_d.txt(520): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(521) " "Verilog HDL assignment warning at killer_d.txt(521): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(522) " "Verilog HDL assignment warning at killer_d.txt(522): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(523) " "Verilog HDL assignment warning at killer_d.txt(523): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(524) " "Verilog HDL assignment warning at killer_d.txt(524): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(525) " "Verilog HDL assignment warning at killer_d.txt(525): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(526) " "Verilog HDL assignment warning at killer_d.txt(526): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(527) " "Verilog HDL assignment warning at killer_d.txt(527): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(528) " "Verilog HDL assignment warning at killer_d.txt(528): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(529) " "Verilog HDL assignment warning at killer_d.txt(529): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(530) " "Verilog HDL assignment warning at killer_d.txt(530): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(531) " "Verilog HDL assignment warning at killer_d.txt(531): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(532) " "Verilog HDL assignment warning at killer_d.txt(532): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(533) " "Verilog HDL assignment warning at killer_d.txt(533): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(534) " "Verilog HDL assignment warning at killer_d.txt(534): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(535) " "Verilog HDL assignment warning at killer_d.txt(535): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786704 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(536) " "Verilog HDL assignment warning at killer_d.txt(536): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(537) " "Verilog HDL assignment warning at killer_d.txt(537): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(538) " "Verilog HDL assignment warning at killer_d.txt(538): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(539) " "Verilog HDL assignment warning at killer_d.txt(539): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(540) " "Verilog HDL assignment warning at killer_d.txt(540): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(541) " "Verilog HDL assignment warning at killer_d.txt(541): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(542) " "Verilog HDL assignment warning at killer_d.txt(542): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(543) " "Verilog HDL assignment warning at killer_d.txt(543): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(544) " "Verilog HDL assignment warning at killer_d.txt(544): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(545) " "Verilog HDL assignment warning at killer_d.txt(545): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(546) " "Verilog HDL assignment warning at killer_d.txt(546): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(547) " "Verilog HDL assignment warning at killer_d.txt(547): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(548) " "Verilog HDL assignment warning at killer_d.txt(548): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(549) " "Verilog HDL assignment warning at killer_d.txt(549): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(550) " "Verilog HDL assignment warning at killer_d.txt(550): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(551) " "Verilog HDL assignment warning at killer_d.txt(551): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(552) " "Verilog HDL assignment warning at killer_d.txt(552): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(553) " "Verilog HDL assignment warning at killer_d.txt(553): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(554) " "Verilog HDL assignment warning at killer_d.txt(554): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(555) " "Verilog HDL assignment warning at killer_d.txt(555): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(556) " "Verilog HDL assignment warning at killer_d.txt(556): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(557) " "Verilog HDL assignment warning at killer_d.txt(557): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(558) " "Verilog HDL assignment warning at killer_d.txt(558): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786705 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(559) " "Verilog HDL assignment warning at killer_d.txt(559): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(560) " "Verilog HDL assignment warning at killer_d.txt(560): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(561) " "Verilog HDL assignment warning at killer_d.txt(561): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(562) " "Verilog HDL assignment warning at killer_d.txt(562): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(563) " "Verilog HDL assignment warning at killer_d.txt(563): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(564) " "Verilog HDL assignment warning at killer_d.txt(564): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(565) " "Verilog HDL assignment warning at killer_d.txt(565): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(566) " "Verilog HDL assignment warning at killer_d.txt(566): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(567) " "Verilog HDL assignment warning at killer_d.txt(567): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(568) " "Verilog HDL assignment warning at killer_d.txt(568): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(569) " "Verilog HDL assignment warning at killer_d.txt(569): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(570) " "Verilog HDL assignment warning at killer_d.txt(570): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(571) " "Verilog HDL assignment warning at killer_d.txt(571): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(572) " "Verilog HDL assignment warning at killer_d.txt(572): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(573) " "Verilog HDL assignment warning at killer_d.txt(573): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(574) " "Verilog HDL assignment warning at killer_d.txt(574): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(575) " "Verilog HDL assignment warning at killer_d.txt(575): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(576) " "Verilog HDL assignment warning at killer_d.txt(576): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(577) " "Verilog HDL assignment warning at killer_d.txt(577): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(578) " "Verilog HDL assignment warning at killer_d.txt(578): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(579) " "Verilog HDL assignment warning at killer_d.txt(579): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(580) " "Verilog HDL assignment warning at killer_d.txt(580): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(581) " "Verilog HDL assignment warning at killer_d.txt(581): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786706 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(582) " "Verilog HDL assignment warning at killer_d.txt(582): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(583) " "Verilog HDL assignment warning at killer_d.txt(583): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(584) " "Verilog HDL assignment warning at killer_d.txt(584): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(585) " "Verilog HDL assignment warning at killer_d.txt(585): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(586) " "Verilog HDL assignment warning at killer_d.txt(586): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(587) " "Verilog HDL assignment warning at killer_d.txt(587): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(588) " "Verilog HDL assignment warning at killer_d.txt(588): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(589) " "Verilog HDL assignment warning at killer_d.txt(589): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(590) " "Verilog HDL assignment warning at killer_d.txt(590): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(591) " "Verilog HDL assignment warning at killer_d.txt(591): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(592) " "Verilog HDL assignment warning at killer_d.txt(592): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(593) " "Verilog HDL assignment warning at killer_d.txt(593): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(594) " "Verilog HDL assignment warning at killer_d.txt(594): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(595) " "Verilog HDL assignment warning at killer_d.txt(595): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(596) " "Verilog HDL assignment warning at killer_d.txt(596): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(597) " "Verilog HDL assignment warning at killer_d.txt(597): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(598) " "Verilog HDL assignment warning at killer_d.txt(598): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(599) " "Verilog HDL assignment warning at killer_d.txt(599): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(600) " "Verilog HDL assignment warning at killer_d.txt(600): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(601) " "Verilog HDL assignment warning at killer_d.txt(601): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(602) " "Verilog HDL assignment warning at killer_d.txt(602): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(603) " "Verilog HDL assignment warning at killer_d.txt(603): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(604) " "Verilog HDL assignment warning at killer_d.txt(604): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786707 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(605) " "Verilog HDL assignment warning at killer_d.txt(605): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(606) " "Verilog HDL assignment warning at killer_d.txt(606): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(607) " "Verilog HDL assignment warning at killer_d.txt(607): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(608) " "Verilog HDL assignment warning at killer_d.txt(608): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(609) " "Verilog HDL assignment warning at killer_d.txt(609): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(610) " "Verilog HDL assignment warning at killer_d.txt(610): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(611) " "Verilog HDL assignment warning at killer_d.txt(611): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(612) " "Verilog HDL assignment warning at killer_d.txt(612): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(613) " "Verilog HDL assignment warning at killer_d.txt(613): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(614) " "Verilog HDL assignment warning at killer_d.txt(614): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(615) " "Verilog HDL assignment warning at killer_d.txt(615): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(616) " "Verilog HDL assignment warning at killer_d.txt(616): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(617) " "Verilog HDL assignment warning at killer_d.txt(617): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(618) " "Verilog HDL assignment warning at killer_d.txt(618): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(619) " "Verilog HDL assignment warning at killer_d.txt(619): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(620) " "Verilog HDL assignment warning at killer_d.txt(620): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(621) " "Verilog HDL assignment warning at killer_d.txt(621): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(622) " "Verilog HDL assignment warning at killer_d.txt(622): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(623) " "Verilog HDL assignment warning at killer_d.txt(623): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(624) " "Verilog HDL assignment warning at killer_d.txt(624): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(625) " "Verilog HDL assignment warning at killer_d.txt(625): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(626) " "Verilog HDL assignment warning at killer_d.txt(626): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(627) " "Verilog HDL assignment warning at killer_d.txt(627): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(628) " "Verilog HDL assignment warning at killer_d.txt(628): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(629) " "Verilog HDL assignment warning at killer_d.txt(629): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786708 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(630) " "Verilog HDL assignment warning at killer_d.txt(630): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(631) " "Verilog HDL assignment warning at killer_d.txt(631): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(632) " "Verilog HDL assignment warning at killer_d.txt(632): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(633) " "Verilog HDL assignment warning at killer_d.txt(633): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(634) " "Verilog HDL assignment warning at killer_d.txt(634): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(635) " "Verilog HDL assignment warning at killer_d.txt(635): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(636) " "Verilog HDL assignment warning at killer_d.txt(636): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(637) " "Verilog HDL assignment warning at killer_d.txt(637): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(638) " "Verilog HDL assignment warning at killer_d.txt(638): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(639) " "Verilog HDL assignment warning at killer_d.txt(639): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(640) " "Verilog HDL assignment warning at killer_d.txt(640): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(641) " "Verilog HDL assignment warning at killer_d.txt(641): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(642) " "Verilog HDL assignment warning at killer_d.txt(642): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(643) " "Verilog HDL assignment warning at killer_d.txt(643): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(644) " "Verilog HDL assignment warning at killer_d.txt(644): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(645) " "Verilog HDL assignment warning at killer_d.txt(645): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(646) " "Verilog HDL assignment warning at killer_d.txt(646): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(647) " "Verilog HDL assignment warning at killer_d.txt(647): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(648) " "Verilog HDL assignment warning at killer_d.txt(648): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(649) " "Verilog HDL assignment warning at killer_d.txt(649): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(650) " "Verilog HDL assignment warning at killer_d.txt(650): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(651) " "Verilog HDL assignment warning at killer_d.txt(651): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(652) " "Verilog HDL assignment warning at killer_d.txt(652): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(653) " "Verilog HDL assignment warning at killer_d.txt(653): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786709 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(654) " "Verilog HDL assignment warning at killer_d.txt(654): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(655) " "Verilog HDL assignment warning at killer_d.txt(655): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(656) " "Verilog HDL assignment warning at killer_d.txt(656): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(657) " "Verilog HDL assignment warning at killer_d.txt(657): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(658) " "Verilog HDL assignment warning at killer_d.txt(658): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(659) " "Verilog HDL assignment warning at killer_d.txt(659): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(660) " "Verilog HDL assignment warning at killer_d.txt(660): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(661) " "Verilog HDL assignment warning at killer_d.txt(661): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(662) " "Verilog HDL assignment warning at killer_d.txt(662): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(663) " "Verilog HDL assignment warning at killer_d.txt(663): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(664) " "Verilog HDL assignment warning at killer_d.txt(664): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(665) " "Verilog HDL assignment warning at killer_d.txt(665): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(666) " "Verilog HDL assignment warning at killer_d.txt(666): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(667) " "Verilog HDL assignment warning at killer_d.txt(667): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(668) " "Verilog HDL assignment warning at killer_d.txt(668): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(669) " "Verilog HDL assignment warning at killer_d.txt(669): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(670) " "Verilog HDL assignment warning at killer_d.txt(670): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(671) " "Verilog HDL assignment warning at killer_d.txt(671): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(672) " "Verilog HDL assignment warning at killer_d.txt(672): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(673) " "Verilog HDL assignment warning at killer_d.txt(673): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(674) " "Verilog HDL assignment warning at killer_d.txt(674): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(675) " "Verilog HDL assignment warning at killer_d.txt(675): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(676) " "Verilog HDL assignment warning at killer_d.txt(676): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(677) " "Verilog HDL assignment warning at killer_d.txt(677): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(678) " "Verilog HDL assignment warning at killer_d.txt(678): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(679) " "Verilog HDL assignment warning at killer_d.txt(679): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786710 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(680) " "Verilog HDL assignment warning at killer_d.txt(680): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(681) " "Verilog HDL assignment warning at killer_d.txt(681): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(682) " "Verilog HDL assignment warning at killer_d.txt(682): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(683) " "Verilog HDL assignment warning at killer_d.txt(683): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(684) " "Verilog HDL assignment warning at killer_d.txt(684): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(685) " "Verilog HDL assignment warning at killer_d.txt(685): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(686) " "Verilog HDL assignment warning at killer_d.txt(686): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(687) " "Verilog HDL assignment warning at killer_d.txt(687): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(688) " "Verilog HDL assignment warning at killer_d.txt(688): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(689) " "Verilog HDL assignment warning at killer_d.txt(689): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(690) " "Verilog HDL assignment warning at killer_d.txt(690): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(691) " "Verilog HDL assignment warning at killer_d.txt(691): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(692) " "Verilog HDL assignment warning at killer_d.txt(692): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(693) " "Verilog HDL assignment warning at killer_d.txt(693): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(694) " "Verilog HDL assignment warning at killer_d.txt(694): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(695) " "Verilog HDL assignment warning at killer_d.txt(695): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(696) " "Verilog HDL assignment warning at killer_d.txt(696): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(697) " "Verilog HDL assignment warning at killer_d.txt(697): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(698) " "Verilog HDL assignment warning at killer_d.txt(698): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(699) " "Verilog HDL assignment warning at killer_d.txt(699): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(700) " "Verilog HDL assignment warning at killer_d.txt(700): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(701) " "Verilog HDL assignment warning at killer_d.txt(701): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(702) " "Verilog HDL assignment warning at killer_d.txt(702): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(703) " "Verilog HDL assignment warning at killer_d.txt(703): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(704) " "Verilog HDL assignment warning at killer_d.txt(704): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786711 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(705) " "Verilog HDL assignment warning at killer_d.txt(705): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(706) " "Verilog HDL assignment warning at killer_d.txt(706): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(707) " "Verilog HDL assignment warning at killer_d.txt(707): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(708) " "Verilog HDL assignment warning at killer_d.txt(708): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(709) " "Verilog HDL assignment warning at killer_d.txt(709): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(710) " "Verilog HDL assignment warning at killer_d.txt(710): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(711) " "Verilog HDL assignment warning at killer_d.txt(711): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(712) " "Verilog HDL assignment warning at killer_d.txt(712): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(713) " "Verilog HDL assignment warning at killer_d.txt(713): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(714) " "Verilog HDL assignment warning at killer_d.txt(714): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(715) " "Verilog HDL assignment warning at killer_d.txt(715): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(716) " "Verilog HDL assignment warning at killer_d.txt(716): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(717) " "Verilog HDL assignment warning at killer_d.txt(717): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(718) " "Verilog HDL assignment warning at killer_d.txt(718): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(719) " "Verilog HDL assignment warning at killer_d.txt(719): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(720) " "Verilog HDL assignment warning at killer_d.txt(720): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(721) " "Verilog HDL assignment warning at killer_d.txt(721): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(722) " "Verilog HDL assignment warning at killer_d.txt(722): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(723) " "Verilog HDL assignment warning at killer_d.txt(723): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(724) " "Verilog HDL assignment warning at killer_d.txt(724): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(725) " "Verilog HDL assignment warning at killer_d.txt(725): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(726) " "Verilog HDL assignment warning at killer_d.txt(726): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(727) " "Verilog HDL assignment warning at killer_d.txt(727): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(728) " "Verilog HDL assignment warning at killer_d.txt(728): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(729) " "Verilog HDL assignment warning at killer_d.txt(729): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(730) " "Verilog HDL assignment warning at killer_d.txt(730): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786712 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(731) " "Verilog HDL assignment warning at killer_d.txt(731): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(732) " "Verilog HDL assignment warning at killer_d.txt(732): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(733) " "Verilog HDL assignment warning at killer_d.txt(733): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(734) " "Verilog HDL assignment warning at killer_d.txt(734): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(735) " "Verilog HDL assignment warning at killer_d.txt(735): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(736) " "Verilog HDL assignment warning at killer_d.txt(736): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(737) " "Verilog HDL assignment warning at killer_d.txt(737): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(738) " "Verilog HDL assignment warning at killer_d.txt(738): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(739) " "Verilog HDL assignment warning at killer_d.txt(739): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(740) " "Verilog HDL assignment warning at killer_d.txt(740): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(741) " "Verilog HDL assignment warning at killer_d.txt(741): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(742) " "Verilog HDL assignment warning at killer_d.txt(742): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(743) " "Verilog HDL assignment warning at killer_d.txt(743): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(744) " "Verilog HDL assignment warning at killer_d.txt(744): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(745) " "Verilog HDL assignment warning at killer_d.txt(745): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(746) " "Verilog HDL assignment warning at killer_d.txt(746): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(747) " "Verilog HDL assignment warning at killer_d.txt(747): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(748) " "Verilog HDL assignment warning at killer_d.txt(748): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(749) " "Verilog HDL assignment warning at killer_d.txt(749): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(750) " "Verilog HDL assignment warning at killer_d.txt(750): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(751) " "Verilog HDL assignment warning at killer_d.txt(751): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(752) " "Verilog HDL assignment warning at killer_d.txt(752): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(753) " "Verilog HDL assignment warning at killer_d.txt(753): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(754) " "Verilog HDL assignment warning at killer_d.txt(754): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(755) " "Verilog HDL assignment warning at killer_d.txt(755): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786713 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(756) " "Verilog HDL assignment warning at killer_d.txt(756): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(757) " "Verilog HDL assignment warning at killer_d.txt(757): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(758) " "Verilog HDL assignment warning at killer_d.txt(758): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(759) " "Verilog HDL assignment warning at killer_d.txt(759): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(760) " "Verilog HDL assignment warning at killer_d.txt(760): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(761) " "Verilog HDL assignment warning at killer_d.txt(761): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(762) " "Verilog HDL assignment warning at killer_d.txt(762): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(763) " "Verilog HDL assignment warning at killer_d.txt(763): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(764) " "Verilog HDL assignment warning at killer_d.txt(764): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(765) " "Verilog HDL assignment warning at killer_d.txt(765): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(766) " "Verilog HDL assignment warning at killer_d.txt(766): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(767) " "Verilog HDL assignment warning at killer_d.txt(767): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(768) " "Verilog HDL assignment warning at killer_d.txt(768): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(769) " "Verilog HDL assignment warning at killer_d.txt(769): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(770) " "Verilog HDL assignment warning at killer_d.txt(770): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(771) " "Verilog HDL assignment warning at killer_d.txt(771): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(772) " "Verilog HDL assignment warning at killer_d.txt(772): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(773) " "Verilog HDL assignment warning at killer_d.txt(773): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(774) " "Verilog HDL assignment warning at killer_d.txt(774): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(775) " "Verilog HDL assignment warning at killer_d.txt(775): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(776) " "Verilog HDL assignment warning at killer_d.txt(776): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(777) " "Verilog HDL assignment warning at killer_d.txt(777): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(778) " "Verilog HDL assignment warning at killer_d.txt(778): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(779) " "Verilog HDL assignment warning at killer_d.txt(779): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786714 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(780) " "Verilog HDL assignment warning at killer_d.txt(780): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(781) " "Verilog HDL assignment warning at killer_d.txt(781): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(782) " "Verilog HDL assignment warning at killer_d.txt(782): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(783) " "Verilog HDL assignment warning at killer_d.txt(783): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(784) " "Verilog HDL assignment warning at killer_d.txt(784): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(785) " "Verilog HDL assignment warning at killer_d.txt(785): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(786) " "Verilog HDL assignment warning at killer_d.txt(786): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(787) " "Verilog HDL assignment warning at killer_d.txt(787): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(788) " "Verilog HDL assignment warning at killer_d.txt(788): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(789) " "Verilog HDL assignment warning at killer_d.txt(789): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(790) " "Verilog HDL assignment warning at killer_d.txt(790): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(791) " "Verilog HDL assignment warning at killer_d.txt(791): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(792) " "Verilog HDL assignment warning at killer_d.txt(792): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(793) " "Verilog HDL assignment warning at killer_d.txt(793): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(794) " "Verilog HDL assignment warning at killer_d.txt(794): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(795) " "Verilog HDL assignment warning at killer_d.txt(795): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(796) " "Verilog HDL assignment warning at killer_d.txt(796): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(797) " "Verilog HDL assignment warning at killer_d.txt(797): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(798) " "Verilog HDL assignment warning at killer_d.txt(798): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(799) " "Verilog HDL assignment warning at killer_d.txt(799): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(800) " "Verilog HDL assignment warning at killer_d.txt(800): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(801) " "Verilog HDL assignment warning at killer_d.txt(801): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(802) " "Verilog HDL assignment warning at killer_d.txt(802): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(803) " "Verilog HDL assignment warning at killer_d.txt(803): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786715 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(804) " "Verilog HDL assignment warning at killer_d.txt(804): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(805) " "Verilog HDL assignment warning at killer_d.txt(805): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(806) " "Verilog HDL assignment warning at killer_d.txt(806): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(807) " "Verilog HDL assignment warning at killer_d.txt(807): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(808) " "Verilog HDL assignment warning at killer_d.txt(808): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(809) " "Verilog HDL assignment warning at killer_d.txt(809): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(810) " "Verilog HDL assignment warning at killer_d.txt(810): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(811) " "Verilog HDL assignment warning at killer_d.txt(811): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(812) " "Verilog HDL assignment warning at killer_d.txt(812): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(813) " "Verilog HDL assignment warning at killer_d.txt(813): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(814) " "Verilog HDL assignment warning at killer_d.txt(814): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(815) " "Verilog HDL assignment warning at killer_d.txt(815): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(816) " "Verilog HDL assignment warning at killer_d.txt(816): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(817) " "Verilog HDL assignment warning at killer_d.txt(817): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(818) " "Verilog HDL assignment warning at killer_d.txt(818): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(819) " "Verilog HDL assignment warning at killer_d.txt(819): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(820) " "Verilog HDL assignment warning at killer_d.txt(820): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(821) " "Verilog HDL assignment warning at killer_d.txt(821): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(822) " "Verilog HDL assignment warning at killer_d.txt(822): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(823) " "Verilog HDL assignment warning at killer_d.txt(823): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(824) " "Verilog HDL assignment warning at killer_d.txt(824): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(825) " "Verilog HDL assignment warning at killer_d.txt(825): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(826) " "Verilog HDL assignment warning at killer_d.txt(826): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786716 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(827) " "Verilog HDL assignment warning at killer_d.txt(827): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(828) " "Verilog HDL assignment warning at killer_d.txt(828): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(829) " "Verilog HDL assignment warning at killer_d.txt(829): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(830) " "Verilog HDL assignment warning at killer_d.txt(830): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(831) " "Verilog HDL assignment warning at killer_d.txt(831): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(832) " "Verilog HDL assignment warning at killer_d.txt(832): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(833) " "Verilog HDL assignment warning at killer_d.txt(833): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(834) " "Verilog HDL assignment warning at killer_d.txt(834): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(835) " "Verilog HDL assignment warning at killer_d.txt(835): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(836) " "Verilog HDL assignment warning at killer_d.txt(836): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(837) " "Verilog HDL assignment warning at killer_d.txt(837): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(838) " "Verilog HDL assignment warning at killer_d.txt(838): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(839) " "Verilog HDL assignment warning at killer_d.txt(839): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(840) " "Verilog HDL assignment warning at killer_d.txt(840): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(841) " "Verilog HDL assignment warning at killer_d.txt(841): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(842) " "Verilog HDL assignment warning at killer_d.txt(842): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(843) " "Verilog HDL assignment warning at killer_d.txt(843): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(844) " "Verilog HDL assignment warning at killer_d.txt(844): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(845) " "Verilog HDL assignment warning at killer_d.txt(845): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(846) " "Verilog HDL assignment warning at killer_d.txt(846): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(847) " "Verilog HDL assignment warning at killer_d.txt(847): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(848) " "Verilog HDL assignment warning at killer_d.txt(848): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(849) " "Verilog HDL assignment warning at killer_d.txt(849): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786717 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(850) " "Verilog HDL assignment warning at killer_d.txt(850): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(851) " "Verilog HDL assignment warning at killer_d.txt(851): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(852) " "Verilog HDL assignment warning at killer_d.txt(852): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(853) " "Verilog HDL assignment warning at killer_d.txt(853): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(854) " "Verilog HDL assignment warning at killer_d.txt(854): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(855) " "Verilog HDL assignment warning at killer_d.txt(855): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(856) " "Verilog HDL assignment warning at killer_d.txt(856): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(857) " "Verilog HDL assignment warning at killer_d.txt(857): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(858) " "Verilog HDL assignment warning at killer_d.txt(858): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(859) " "Verilog HDL assignment warning at killer_d.txt(859): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(860) " "Verilog HDL assignment warning at killer_d.txt(860): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(861) " "Verilog HDL assignment warning at killer_d.txt(861): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(862) " "Verilog HDL assignment warning at killer_d.txt(862): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(863) " "Verilog HDL assignment warning at killer_d.txt(863): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(864) " "Verilog HDL assignment warning at killer_d.txt(864): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(865) " "Verilog HDL assignment warning at killer_d.txt(865): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(866) " "Verilog HDL assignment warning at killer_d.txt(866): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(867) " "Verilog HDL assignment warning at killer_d.txt(867): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(868) " "Verilog HDL assignment warning at killer_d.txt(868): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(869) " "Verilog HDL assignment warning at killer_d.txt(869): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(870) " "Verilog HDL assignment warning at killer_d.txt(870): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(871) " "Verilog HDL assignment warning at killer_d.txt(871): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(872) " "Verilog HDL assignment warning at killer_d.txt(872): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786718 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(873) " "Verilog HDL assignment warning at killer_d.txt(873): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(874) " "Verilog HDL assignment warning at killer_d.txt(874): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(875) " "Verilog HDL assignment warning at killer_d.txt(875): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(876) " "Verilog HDL assignment warning at killer_d.txt(876): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(877) " "Verilog HDL assignment warning at killer_d.txt(877): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(878) " "Verilog HDL assignment warning at killer_d.txt(878): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(879) " "Verilog HDL assignment warning at killer_d.txt(879): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(880) " "Verilog HDL assignment warning at killer_d.txt(880): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(881) " "Verilog HDL assignment warning at killer_d.txt(881): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(882) " "Verilog HDL assignment warning at killer_d.txt(882): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(883) " "Verilog HDL assignment warning at killer_d.txt(883): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(884) " "Verilog HDL assignment warning at killer_d.txt(884): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(885) " "Verilog HDL assignment warning at killer_d.txt(885): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(886) " "Verilog HDL assignment warning at killer_d.txt(886): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(887) " "Verilog HDL assignment warning at killer_d.txt(887): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(888) " "Verilog HDL assignment warning at killer_d.txt(888): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(889) " "Verilog HDL assignment warning at killer_d.txt(889): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(890) " "Verilog HDL assignment warning at killer_d.txt(890): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(891) " "Verilog HDL assignment warning at killer_d.txt(891): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(892) " "Verilog HDL assignment warning at killer_d.txt(892): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(893) " "Verilog HDL assignment warning at killer_d.txt(893): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(894) " "Verilog HDL assignment warning at killer_d.txt(894): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(895) " "Verilog HDL assignment warning at killer_d.txt(895): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(896) " "Verilog HDL assignment warning at killer_d.txt(896): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(897) " "Verilog HDL assignment warning at killer_d.txt(897): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786719 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(898) " "Verilog HDL assignment warning at killer_d.txt(898): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786720 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(899) " "Verilog HDL assignment warning at killer_d.txt(899): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786720 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_d.txt(900) " "Verilog HDL assignment warning at killer_d.txt(900): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_d.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_d.txt" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786720 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 killer_ram.sv(207) " "Net \"mem.data_a\" at killer_ram.sv(207) has no driver or initial value, using a default initial value '0'" {  } { { "killer_ram.sv" "" { Text "D:/ECE385/Final_project/killer_ram.sv" 207 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270786723 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 killer_ram.sv(207) " "Net \"mem.waddr_a\" at killer_ram.sv(207) has no driver or initial value, using a default initial value '0'" {  } { { "killer_ram.sv" "" { Text "D:/ECE385/Final_project/killer_ram.sv" 207 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270786723 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 killer_ram.sv(207) " "Net \"mem.we_a\" at killer_ram.sv(207) has no driver or initial value, using a default initial value '0'" {  } { { "killer_ram.sv" "" { Text "D:/ECE385/Final_project/killer_ram.sv" 207 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270786723 "|lab8|killer:killer_ram|KILLER_D_ROM:KILLER_D_ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KILLER_R_ROM killer:killer_ram\|KILLER_R_ROM:KILLER_R_ROM " "Elaborating entity \"KILLER_R_ROM\" for hierarchy \"killer:killer_ram\|KILLER_R_ROM:KILLER_R_ROM\"" {  } { { "killer_ram.sv" "KILLER_R_ROM" { Text "D:/ECE385/Final_project/killer_ram.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270786733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(1) " "Verilog HDL assignment warning at killer_r.txt(1): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(2) " "Verilog HDL assignment warning at killer_r.txt(2): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(3) " "Verilog HDL assignment warning at killer_r.txt(3): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(4) " "Verilog HDL assignment warning at killer_r.txt(4): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(5) " "Verilog HDL assignment warning at killer_r.txt(5): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(6) " "Verilog HDL assignment warning at killer_r.txt(6): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(7) " "Verilog HDL assignment warning at killer_r.txt(7): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(8) " "Verilog HDL assignment warning at killer_r.txt(8): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(9) " "Verilog HDL assignment warning at killer_r.txt(9): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(10) " "Verilog HDL assignment warning at killer_r.txt(10): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(11) " "Verilog HDL assignment warning at killer_r.txt(11): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(12) " "Verilog HDL assignment warning at killer_r.txt(12): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(13) " "Verilog HDL assignment warning at killer_r.txt(13): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(14) " "Verilog HDL assignment warning at killer_r.txt(14): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(15) " "Verilog HDL assignment warning at killer_r.txt(15): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(16) " "Verilog HDL assignment warning at killer_r.txt(16): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(17) " "Verilog HDL assignment warning at killer_r.txt(17): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(18) " "Verilog HDL assignment warning at killer_r.txt(18): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(19) " "Verilog HDL assignment warning at killer_r.txt(19): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(20) " "Verilog HDL assignment warning at killer_r.txt(20): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(21) " "Verilog HDL assignment warning at killer_r.txt(21): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(22) " "Verilog HDL assignment warning at killer_r.txt(22): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786735 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(23) " "Verilog HDL assignment warning at killer_r.txt(23): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(24) " "Verilog HDL assignment warning at killer_r.txt(24): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(25) " "Verilog HDL assignment warning at killer_r.txt(25): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(26) " "Verilog HDL assignment warning at killer_r.txt(26): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(27) " "Verilog HDL assignment warning at killer_r.txt(27): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(28) " "Verilog HDL assignment warning at killer_r.txt(28): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(29) " "Verilog HDL assignment warning at killer_r.txt(29): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(30) " "Verilog HDL assignment warning at killer_r.txt(30): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(31) " "Verilog HDL assignment warning at killer_r.txt(31): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(32) " "Verilog HDL assignment warning at killer_r.txt(32): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(33) " "Verilog HDL assignment warning at killer_r.txt(33): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(34) " "Verilog HDL assignment warning at killer_r.txt(34): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(35) " "Verilog HDL assignment warning at killer_r.txt(35): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(36) " "Verilog HDL assignment warning at killer_r.txt(36): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(37) " "Verilog HDL assignment warning at killer_r.txt(37): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(38) " "Verilog HDL assignment warning at killer_r.txt(38): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(39) " "Verilog HDL assignment warning at killer_r.txt(39): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(40) " "Verilog HDL assignment warning at killer_r.txt(40): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(41) " "Verilog HDL assignment warning at killer_r.txt(41): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(42) " "Verilog HDL assignment warning at killer_r.txt(42): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(43) " "Verilog HDL assignment warning at killer_r.txt(43): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(44) " "Verilog HDL assignment warning at killer_r.txt(44): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(45) " "Verilog HDL assignment warning at killer_r.txt(45): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(46) " "Verilog HDL assignment warning at killer_r.txt(46): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(47) " "Verilog HDL assignment warning at killer_r.txt(47): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(48) " "Verilog HDL assignment warning at killer_r.txt(48): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(49) " "Verilog HDL assignment warning at killer_r.txt(49): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786736 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(50) " "Verilog HDL assignment warning at killer_r.txt(50): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(51) " "Verilog HDL assignment warning at killer_r.txt(51): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(52) " "Verilog HDL assignment warning at killer_r.txt(52): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(53) " "Verilog HDL assignment warning at killer_r.txt(53): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(54) " "Verilog HDL assignment warning at killer_r.txt(54): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(55) " "Verilog HDL assignment warning at killer_r.txt(55): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(56) " "Verilog HDL assignment warning at killer_r.txt(56): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(57) " "Verilog HDL assignment warning at killer_r.txt(57): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(58) " "Verilog HDL assignment warning at killer_r.txt(58): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(59) " "Verilog HDL assignment warning at killer_r.txt(59): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(60) " "Verilog HDL assignment warning at killer_r.txt(60): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(61) " "Verilog HDL assignment warning at killer_r.txt(61): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(62) " "Verilog HDL assignment warning at killer_r.txt(62): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(63) " "Verilog HDL assignment warning at killer_r.txt(63): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(64) " "Verilog HDL assignment warning at killer_r.txt(64): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(65) " "Verilog HDL assignment warning at killer_r.txt(65): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(66) " "Verilog HDL assignment warning at killer_r.txt(66): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(67) " "Verilog HDL assignment warning at killer_r.txt(67): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(68) " "Verilog HDL assignment warning at killer_r.txt(68): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(69) " "Verilog HDL assignment warning at killer_r.txt(69): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(70) " "Verilog HDL assignment warning at killer_r.txt(70): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(71) " "Verilog HDL assignment warning at killer_r.txt(71): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(72) " "Verilog HDL assignment warning at killer_r.txt(72): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(73) " "Verilog HDL assignment warning at killer_r.txt(73): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(74) " "Verilog HDL assignment warning at killer_r.txt(74): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(75) " "Verilog HDL assignment warning at killer_r.txt(75): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(76) " "Verilog HDL assignment warning at killer_r.txt(76): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786737 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(77) " "Verilog HDL assignment warning at killer_r.txt(77): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(78) " "Verilog HDL assignment warning at killer_r.txt(78): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(79) " "Verilog HDL assignment warning at killer_r.txt(79): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(80) " "Verilog HDL assignment warning at killer_r.txt(80): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(81) " "Verilog HDL assignment warning at killer_r.txt(81): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(82) " "Verilog HDL assignment warning at killer_r.txt(82): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(83) " "Verilog HDL assignment warning at killer_r.txt(83): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(84) " "Verilog HDL assignment warning at killer_r.txt(84): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(85) " "Verilog HDL assignment warning at killer_r.txt(85): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(86) " "Verilog HDL assignment warning at killer_r.txt(86): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(87) " "Verilog HDL assignment warning at killer_r.txt(87): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(88) " "Verilog HDL assignment warning at killer_r.txt(88): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(89) " "Verilog HDL assignment warning at killer_r.txt(89): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(90) " "Verilog HDL assignment warning at killer_r.txt(90): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(91) " "Verilog HDL assignment warning at killer_r.txt(91): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(92) " "Verilog HDL assignment warning at killer_r.txt(92): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(93) " "Verilog HDL assignment warning at killer_r.txt(93): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(94) " "Verilog HDL assignment warning at killer_r.txt(94): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(95) " "Verilog HDL assignment warning at killer_r.txt(95): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(96) " "Verilog HDL assignment warning at killer_r.txt(96): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(97) " "Verilog HDL assignment warning at killer_r.txt(97): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(98) " "Verilog HDL assignment warning at killer_r.txt(98): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(99) " "Verilog HDL assignment warning at killer_r.txt(99): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(100) " "Verilog HDL assignment warning at killer_r.txt(100): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(101) " "Verilog HDL assignment warning at killer_r.txt(101): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(102) " "Verilog HDL assignment warning at killer_r.txt(102): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(103) " "Verilog HDL assignment warning at killer_r.txt(103): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786738 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(104) " "Verilog HDL assignment warning at killer_r.txt(104): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(105) " "Verilog HDL assignment warning at killer_r.txt(105): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(106) " "Verilog HDL assignment warning at killer_r.txt(106): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(107) " "Verilog HDL assignment warning at killer_r.txt(107): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(108) " "Verilog HDL assignment warning at killer_r.txt(108): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(109) " "Verilog HDL assignment warning at killer_r.txt(109): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(110) " "Verilog HDL assignment warning at killer_r.txt(110): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(111) " "Verilog HDL assignment warning at killer_r.txt(111): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(112) " "Verilog HDL assignment warning at killer_r.txt(112): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(113) " "Verilog HDL assignment warning at killer_r.txt(113): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(114) " "Verilog HDL assignment warning at killer_r.txt(114): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(115) " "Verilog HDL assignment warning at killer_r.txt(115): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(116) " "Verilog HDL assignment warning at killer_r.txt(116): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(117) " "Verilog HDL assignment warning at killer_r.txt(117): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(118) " "Verilog HDL assignment warning at killer_r.txt(118): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(119) " "Verilog HDL assignment warning at killer_r.txt(119): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(120) " "Verilog HDL assignment warning at killer_r.txt(120): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(121) " "Verilog HDL assignment warning at killer_r.txt(121): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(122) " "Verilog HDL assignment warning at killer_r.txt(122): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(123) " "Verilog HDL assignment warning at killer_r.txt(123): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(124) " "Verilog HDL assignment warning at killer_r.txt(124): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(125) " "Verilog HDL assignment warning at killer_r.txt(125): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(126) " "Verilog HDL assignment warning at killer_r.txt(126): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(127) " "Verilog HDL assignment warning at killer_r.txt(127): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(128) " "Verilog HDL assignment warning at killer_r.txt(128): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(129) " "Verilog HDL assignment warning at killer_r.txt(129): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(130) " "Verilog HDL assignment warning at killer_r.txt(130): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786739 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(131) " "Verilog HDL assignment warning at killer_r.txt(131): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(132) " "Verilog HDL assignment warning at killer_r.txt(132): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(133) " "Verilog HDL assignment warning at killer_r.txt(133): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(134) " "Verilog HDL assignment warning at killer_r.txt(134): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(135) " "Verilog HDL assignment warning at killer_r.txt(135): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(136) " "Verilog HDL assignment warning at killer_r.txt(136): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(137) " "Verilog HDL assignment warning at killer_r.txt(137): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(138) " "Verilog HDL assignment warning at killer_r.txt(138): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(139) " "Verilog HDL assignment warning at killer_r.txt(139): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(140) " "Verilog HDL assignment warning at killer_r.txt(140): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(141) " "Verilog HDL assignment warning at killer_r.txt(141): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(142) " "Verilog HDL assignment warning at killer_r.txt(142): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(143) " "Verilog HDL assignment warning at killer_r.txt(143): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(144) " "Verilog HDL assignment warning at killer_r.txt(144): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(145) " "Verilog HDL assignment warning at killer_r.txt(145): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(146) " "Verilog HDL assignment warning at killer_r.txt(146): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(147) " "Verilog HDL assignment warning at killer_r.txt(147): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(148) " "Verilog HDL assignment warning at killer_r.txt(148): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(149) " "Verilog HDL assignment warning at killer_r.txt(149): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(150) " "Verilog HDL assignment warning at killer_r.txt(150): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(151) " "Verilog HDL assignment warning at killer_r.txt(151): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(152) " "Verilog HDL assignment warning at killer_r.txt(152): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(153) " "Verilog HDL assignment warning at killer_r.txt(153): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(154) " "Verilog HDL assignment warning at killer_r.txt(154): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(155) " "Verilog HDL assignment warning at killer_r.txt(155): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786740 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(156) " "Verilog HDL assignment warning at killer_r.txt(156): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(157) " "Verilog HDL assignment warning at killer_r.txt(157): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(158) " "Verilog HDL assignment warning at killer_r.txt(158): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(159) " "Verilog HDL assignment warning at killer_r.txt(159): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(160) " "Verilog HDL assignment warning at killer_r.txt(160): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(161) " "Verilog HDL assignment warning at killer_r.txt(161): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(162) " "Verilog HDL assignment warning at killer_r.txt(162): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(163) " "Verilog HDL assignment warning at killer_r.txt(163): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(164) " "Verilog HDL assignment warning at killer_r.txt(164): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(165) " "Verilog HDL assignment warning at killer_r.txt(165): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(166) " "Verilog HDL assignment warning at killer_r.txt(166): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(167) " "Verilog HDL assignment warning at killer_r.txt(167): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(168) " "Verilog HDL assignment warning at killer_r.txt(168): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(169) " "Verilog HDL assignment warning at killer_r.txt(169): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(170) " "Verilog HDL assignment warning at killer_r.txt(170): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(171) " "Verilog HDL assignment warning at killer_r.txt(171): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(172) " "Verilog HDL assignment warning at killer_r.txt(172): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(173) " "Verilog HDL assignment warning at killer_r.txt(173): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(174) " "Verilog HDL assignment warning at killer_r.txt(174): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(175) " "Verilog HDL assignment warning at killer_r.txt(175): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(176) " "Verilog HDL assignment warning at killer_r.txt(176): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(177) " "Verilog HDL assignment warning at killer_r.txt(177): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(178) " "Verilog HDL assignment warning at killer_r.txt(178): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(179) " "Verilog HDL assignment warning at killer_r.txt(179): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786741 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(180) " "Verilog HDL assignment warning at killer_r.txt(180): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(181) " "Verilog HDL assignment warning at killer_r.txt(181): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(182) " "Verilog HDL assignment warning at killer_r.txt(182): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(183) " "Verilog HDL assignment warning at killer_r.txt(183): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(184) " "Verilog HDL assignment warning at killer_r.txt(184): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(185) " "Verilog HDL assignment warning at killer_r.txt(185): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(186) " "Verilog HDL assignment warning at killer_r.txt(186): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(187) " "Verilog HDL assignment warning at killer_r.txt(187): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(188) " "Verilog HDL assignment warning at killer_r.txt(188): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(189) " "Verilog HDL assignment warning at killer_r.txt(189): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(190) " "Verilog HDL assignment warning at killer_r.txt(190): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(191) " "Verilog HDL assignment warning at killer_r.txt(191): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(192) " "Verilog HDL assignment warning at killer_r.txt(192): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(193) " "Verilog HDL assignment warning at killer_r.txt(193): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(194) " "Verilog HDL assignment warning at killer_r.txt(194): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(195) " "Verilog HDL assignment warning at killer_r.txt(195): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(196) " "Verilog HDL assignment warning at killer_r.txt(196): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(197) " "Verilog HDL assignment warning at killer_r.txt(197): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(198) " "Verilog HDL assignment warning at killer_r.txt(198): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(199) " "Verilog HDL assignment warning at killer_r.txt(199): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(200) " "Verilog HDL assignment warning at killer_r.txt(200): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(201) " "Verilog HDL assignment warning at killer_r.txt(201): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(202) " "Verilog HDL assignment warning at killer_r.txt(202): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(203) " "Verilog HDL assignment warning at killer_r.txt(203): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786742 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(204) " "Verilog HDL assignment warning at killer_r.txt(204): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(205) " "Verilog HDL assignment warning at killer_r.txt(205): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(206) " "Verilog HDL assignment warning at killer_r.txt(206): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(207) " "Verilog HDL assignment warning at killer_r.txt(207): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(208) " "Verilog HDL assignment warning at killer_r.txt(208): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(209) " "Verilog HDL assignment warning at killer_r.txt(209): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(210) " "Verilog HDL assignment warning at killer_r.txt(210): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(211) " "Verilog HDL assignment warning at killer_r.txt(211): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(212) " "Verilog HDL assignment warning at killer_r.txt(212): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(213) " "Verilog HDL assignment warning at killer_r.txt(213): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(214) " "Verilog HDL assignment warning at killer_r.txt(214): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(215) " "Verilog HDL assignment warning at killer_r.txt(215): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(216) " "Verilog HDL assignment warning at killer_r.txt(216): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(217) " "Verilog HDL assignment warning at killer_r.txt(217): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(218) " "Verilog HDL assignment warning at killer_r.txt(218): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(219) " "Verilog HDL assignment warning at killer_r.txt(219): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(220) " "Verilog HDL assignment warning at killer_r.txt(220): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(221) " "Verilog HDL assignment warning at killer_r.txt(221): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(222) " "Verilog HDL assignment warning at killer_r.txt(222): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(223) " "Verilog HDL assignment warning at killer_r.txt(223): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(224) " "Verilog HDL assignment warning at killer_r.txt(224): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(225) " "Verilog HDL assignment warning at killer_r.txt(225): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(226) " "Verilog HDL assignment warning at killer_r.txt(226): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(227) " "Verilog HDL assignment warning at killer_r.txt(227): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(228) " "Verilog HDL assignment warning at killer_r.txt(228): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786743 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(229) " "Verilog HDL assignment warning at killer_r.txt(229): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(230) " "Verilog HDL assignment warning at killer_r.txt(230): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(231) " "Verilog HDL assignment warning at killer_r.txt(231): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(232) " "Verilog HDL assignment warning at killer_r.txt(232): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(233) " "Verilog HDL assignment warning at killer_r.txt(233): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(234) " "Verilog HDL assignment warning at killer_r.txt(234): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(235) " "Verilog HDL assignment warning at killer_r.txt(235): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(236) " "Verilog HDL assignment warning at killer_r.txt(236): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(237) " "Verilog HDL assignment warning at killer_r.txt(237): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(238) " "Verilog HDL assignment warning at killer_r.txt(238): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(239) " "Verilog HDL assignment warning at killer_r.txt(239): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(240) " "Verilog HDL assignment warning at killer_r.txt(240): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(241) " "Verilog HDL assignment warning at killer_r.txt(241): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(242) " "Verilog HDL assignment warning at killer_r.txt(242): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(243) " "Verilog HDL assignment warning at killer_r.txt(243): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(244) " "Verilog HDL assignment warning at killer_r.txt(244): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(245) " "Verilog HDL assignment warning at killer_r.txt(245): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(246) " "Verilog HDL assignment warning at killer_r.txt(246): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(247) " "Verilog HDL assignment warning at killer_r.txt(247): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(248) " "Verilog HDL assignment warning at killer_r.txt(248): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(249) " "Verilog HDL assignment warning at killer_r.txt(249): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(250) " "Verilog HDL assignment warning at killer_r.txt(250): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(251) " "Verilog HDL assignment warning at killer_r.txt(251): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(252) " "Verilog HDL assignment warning at killer_r.txt(252): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(253) " "Verilog HDL assignment warning at killer_r.txt(253): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(254) " "Verilog HDL assignment warning at killer_r.txt(254): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786744 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(255) " "Verilog HDL assignment warning at killer_r.txt(255): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(256) " "Verilog HDL assignment warning at killer_r.txt(256): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(257) " "Verilog HDL assignment warning at killer_r.txt(257): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(258) " "Verilog HDL assignment warning at killer_r.txt(258): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(259) " "Verilog HDL assignment warning at killer_r.txt(259): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(260) " "Verilog HDL assignment warning at killer_r.txt(260): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(261) " "Verilog HDL assignment warning at killer_r.txt(261): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(262) " "Verilog HDL assignment warning at killer_r.txt(262): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(263) " "Verilog HDL assignment warning at killer_r.txt(263): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(264) " "Verilog HDL assignment warning at killer_r.txt(264): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(265) " "Verilog HDL assignment warning at killer_r.txt(265): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(266) " "Verilog HDL assignment warning at killer_r.txt(266): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(267) " "Verilog HDL assignment warning at killer_r.txt(267): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(268) " "Verilog HDL assignment warning at killer_r.txt(268): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(269) " "Verilog HDL assignment warning at killer_r.txt(269): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(270) " "Verilog HDL assignment warning at killer_r.txt(270): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(271) " "Verilog HDL assignment warning at killer_r.txt(271): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(272) " "Verilog HDL assignment warning at killer_r.txt(272): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(273) " "Verilog HDL assignment warning at killer_r.txt(273): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(274) " "Verilog HDL assignment warning at killer_r.txt(274): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(275) " "Verilog HDL assignment warning at killer_r.txt(275): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(276) " "Verilog HDL assignment warning at killer_r.txt(276): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(277) " "Verilog HDL assignment warning at killer_r.txt(277): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(278) " "Verilog HDL assignment warning at killer_r.txt(278): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(279) " "Verilog HDL assignment warning at killer_r.txt(279): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(280) " "Verilog HDL assignment warning at killer_r.txt(280): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(281) " "Verilog HDL assignment warning at killer_r.txt(281): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786745 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(282) " "Verilog HDL assignment warning at killer_r.txt(282): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(283) " "Verilog HDL assignment warning at killer_r.txt(283): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(284) " "Verilog HDL assignment warning at killer_r.txt(284): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(285) " "Verilog HDL assignment warning at killer_r.txt(285): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(286) " "Verilog HDL assignment warning at killer_r.txt(286): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(287) " "Verilog HDL assignment warning at killer_r.txt(287): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(288) " "Verilog HDL assignment warning at killer_r.txt(288): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(289) " "Verilog HDL assignment warning at killer_r.txt(289): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(290) " "Verilog HDL assignment warning at killer_r.txt(290): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(291) " "Verilog HDL assignment warning at killer_r.txt(291): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(292) " "Verilog HDL assignment warning at killer_r.txt(292): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(293) " "Verilog HDL assignment warning at killer_r.txt(293): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(294) " "Verilog HDL assignment warning at killer_r.txt(294): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(295) " "Verilog HDL assignment warning at killer_r.txt(295): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(296) " "Verilog HDL assignment warning at killer_r.txt(296): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(297) " "Verilog HDL assignment warning at killer_r.txt(297): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(298) " "Verilog HDL assignment warning at killer_r.txt(298): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(299) " "Verilog HDL assignment warning at killer_r.txt(299): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(300) " "Verilog HDL assignment warning at killer_r.txt(300): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(301) " "Verilog HDL assignment warning at killer_r.txt(301): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(302) " "Verilog HDL assignment warning at killer_r.txt(302): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(303) " "Verilog HDL assignment warning at killer_r.txt(303): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(304) " "Verilog HDL assignment warning at killer_r.txt(304): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(305) " "Verilog HDL assignment warning at killer_r.txt(305): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(306) " "Verilog HDL assignment warning at killer_r.txt(306): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(307) " "Verilog HDL assignment warning at killer_r.txt(307): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786746 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(308) " "Verilog HDL assignment warning at killer_r.txt(308): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(309) " "Verilog HDL assignment warning at killer_r.txt(309): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(310) " "Verilog HDL assignment warning at killer_r.txt(310): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(311) " "Verilog HDL assignment warning at killer_r.txt(311): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(312) " "Verilog HDL assignment warning at killer_r.txt(312): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(313) " "Verilog HDL assignment warning at killer_r.txt(313): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(314) " "Verilog HDL assignment warning at killer_r.txt(314): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(315) " "Verilog HDL assignment warning at killer_r.txt(315): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(316) " "Verilog HDL assignment warning at killer_r.txt(316): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(317) " "Verilog HDL assignment warning at killer_r.txt(317): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(318) " "Verilog HDL assignment warning at killer_r.txt(318): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(319) " "Verilog HDL assignment warning at killer_r.txt(319): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(320) " "Verilog HDL assignment warning at killer_r.txt(320): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(321) " "Verilog HDL assignment warning at killer_r.txt(321): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(322) " "Verilog HDL assignment warning at killer_r.txt(322): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(323) " "Verilog HDL assignment warning at killer_r.txt(323): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(324) " "Verilog HDL assignment warning at killer_r.txt(324): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(325) " "Verilog HDL assignment warning at killer_r.txt(325): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(326) " "Verilog HDL assignment warning at killer_r.txt(326): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(327) " "Verilog HDL assignment warning at killer_r.txt(327): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(328) " "Verilog HDL assignment warning at killer_r.txt(328): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(329) " "Verilog HDL assignment warning at killer_r.txt(329): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(330) " "Verilog HDL assignment warning at killer_r.txt(330): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(331) " "Verilog HDL assignment warning at killer_r.txt(331): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(332) " "Verilog HDL assignment warning at killer_r.txt(332): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(333) " "Verilog HDL assignment warning at killer_r.txt(333): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786747 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(334) " "Verilog HDL assignment warning at killer_r.txt(334): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(335) " "Verilog HDL assignment warning at killer_r.txt(335): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(336) " "Verilog HDL assignment warning at killer_r.txt(336): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(337) " "Verilog HDL assignment warning at killer_r.txt(337): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(338) " "Verilog HDL assignment warning at killer_r.txt(338): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(339) " "Verilog HDL assignment warning at killer_r.txt(339): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(340) " "Verilog HDL assignment warning at killer_r.txt(340): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(341) " "Verilog HDL assignment warning at killer_r.txt(341): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(342) " "Verilog HDL assignment warning at killer_r.txt(342): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(343) " "Verilog HDL assignment warning at killer_r.txt(343): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(344) " "Verilog HDL assignment warning at killer_r.txt(344): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(345) " "Verilog HDL assignment warning at killer_r.txt(345): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(346) " "Verilog HDL assignment warning at killer_r.txt(346): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(347) " "Verilog HDL assignment warning at killer_r.txt(347): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(348) " "Verilog HDL assignment warning at killer_r.txt(348): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(349) " "Verilog HDL assignment warning at killer_r.txt(349): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(350) " "Verilog HDL assignment warning at killer_r.txt(350): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(351) " "Verilog HDL assignment warning at killer_r.txt(351): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(352) " "Verilog HDL assignment warning at killer_r.txt(352): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(353) " "Verilog HDL assignment warning at killer_r.txt(353): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(354) " "Verilog HDL assignment warning at killer_r.txt(354): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(355) " "Verilog HDL assignment warning at killer_r.txt(355): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(356) " "Verilog HDL assignment warning at killer_r.txt(356): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(357) " "Verilog HDL assignment warning at killer_r.txt(357): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(358) " "Verilog HDL assignment warning at killer_r.txt(358): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(359) " "Verilog HDL assignment warning at killer_r.txt(359): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786748 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(360) " "Verilog HDL assignment warning at killer_r.txt(360): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(361) " "Verilog HDL assignment warning at killer_r.txt(361): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(362) " "Verilog HDL assignment warning at killer_r.txt(362): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(363) " "Verilog HDL assignment warning at killer_r.txt(363): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(364) " "Verilog HDL assignment warning at killer_r.txt(364): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(365) " "Verilog HDL assignment warning at killer_r.txt(365): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(366) " "Verilog HDL assignment warning at killer_r.txt(366): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(367) " "Verilog HDL assignment warning at killer_r.txt(367): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(368) " "Verilog HDL assignment warning at killer_r.txt(368): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(369) " "Verilog HDL assignment warning at killer_r.txt(369): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(370) " "Verilog HDL assignment warning at killer_r.txt(370): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(371) " "Verilog HDL assignment warning at killer_r.txt(371): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(372) " "Verilog HDL assignment warning at killer_r.txt(372): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(373) " "Verilog HDL assignment warning at killer_r.txt(373): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(374) " "Verilog HDL assignment warning at killer_r.txt(374): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(375) " "Verilog HDL assignment warning at killer_r.txt(375): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(376) " "Verilog HDL assignment warning at killer_r.txt(376): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(377) " "Verilog HDL assignment warning at killer_r.txt(377): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(378) " "Verilog HDL assignment warning at killer_r.txt(378): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(379) " "Verilog HDL assignment warning at killer_r.txt(379): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(380) " "Verilog HDL assignment warning at killer_r.txt(380): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(381) " "Verilog HDL assignment warning at killer_r.txt(381): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(382) " "Verilog HDL assignment warning at killer_r.txt(382): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(383) " "Verilog HDL assignment warning at killer_r.txt(383): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(384) " "Verilog HDL assignment warning at killer_r.txt(384): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(385) " "Verilog HDL assignment warning at killer_r.txt(385): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786749 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(386) " "Verilog HDL assignment warning at killer_r.txt(386): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(387) " "Verilog HDL assignment warning at killer_r.txt(387): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(388) " "Verilog HDL assignment warning at killer_r.txt(388): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(389) " "Verilog HDL assignment warning at killer_r.txt(389): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(390) " "Verilog HDL assignment warning at killer_r.txt(390): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(391) " "Verilog HDL assignment warning at killer_r.txt(391): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(392) " "Verilog HDL assignment warning at killer_r.txt(392): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(393) " "Verilog HDL assignment warning at killer_r.txt(393): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(394) " "Verilog HDL assignment warning at killer_r.txt(394): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(395) " "Verilog HDL assignment warning at killer_r.txt(395): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(396) " "Verilog HDL assignment warning at killer_r.txt(396): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(397) " "Verilog HDL assignment warning at killer_r.txt(397): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(398) " "Verilog HDL assignment warning at killer_r.txt(398): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(399) " "Verilog HDL assignment warning at killer_r.txt(399): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(400) " "Verilog HDL assignment warning at killer_r.txt(400): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(401) " "Verilog HDL assignment warning at killer_r.txt(401): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(402) " "Verilog HDL assignment warning at killer_r.txt(402): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(403) " "Verilog HDL assignment warning at killer_r.txt(403): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(404) " "Verilog HDL assignment warning at killer_r.txt(404): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(405) " "Verilog HDL assignment warning at killer_r.txt(405): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(406) " "Verilog HDL assignment warning at killer_r.txt(406): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(407) " "Verilog HDL assignment warning at killer_r.txt(407): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(408) " "Verilog HDL assignment warning at killer_r.txt(408): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(409) " "Verilog HDL assignment warning at killer_r.txt(409): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786750 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(410) " "Verilog HDL assignment warning at killer_r.txt(410): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(411) " "Verilog HDL assignment warning at killer_r.txt(411): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(412) " "Verilog HDL assignment warning at killer_r.txt(412): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(413) " "Verilog HDL assignment warning at killer_r.txt(413): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(414) " "Verilog HDL assignment warning at killer_r.txt(414): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(415) " "Verilog HDL assignment warning at killer_r.txt(415): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(416) " "Verilog HDL assignment warning at killer_r.txt(416): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(417) " "Verilog HDL assignment warning at killer_r.txt(417): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(418) " "Verilog HDL assignment warning at killer_r.txt(418): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(419) " "Verilog HDL assignment warning at killer_r.txt(419): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(420) " "Verilog HDL assignment warning at killer_r.txt(420): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(421) " "Verilog HDL assignment warning at killer_r.txt(421): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(422) " "Verilog HDL assignment warning at killer_r.txt(422): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(423) " "Verilog HDL assignment warning at killer_r.txt(423): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(424) " "Verilog HDL assignment warning at killer_r.txt(424): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(425) " "Verilog HDL assignment warning at killer_r.txt(425): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(426) " "Verilog HDL assignment warning at killer_r.txt(426): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(427) " "Verilog HDL assignment warning at killer_r.txt(427): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(428) " "Verilog HDL assignment warning at killer_r.txt(428): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(429) " "Verilog HDL assignment warning at killer_r.txt(429): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(430) " "Verilog HDL assignment warning at killer_r.txt(430): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(431) " "Verilog HDL assignment warning at killer_r.txt(431): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(432) " "Verilog HDL assignment warning at killer_r.txt(432): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(433) " "Verilog HDL assignment warning at killer_r.txt(433): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786751 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(434) " "Verilog HDL assignment warning at killer_r.txt(434): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(435) " "Verilog HDL assignment warning at killer_r.txt(435): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(436) " "Verilog HDL assignment warning at killer_r.txt(436): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(437) " "Verilog HDL assignment warning at killer_r.txt(437): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(438) " "Verilog HDL assignment warning at killer_r.txt(438): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(439) " "Verilog HDL assignment warning at killer_r.txt(439): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(440) " "Verilog HDL assignment warning at killer_r.txt(440): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(441) " "Verilog HDL assignment warning at killer_r.txt(441): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(442) " "Verilog HDL assignment warning at killer_r.txt(442): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(443) " "Verilog HDL assignment warning at killer_r.txt(443): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(444) " "Verilog HDL assignment warning at killer_r.txt(444): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(445) " "Verilog HDL assignment warning at killer_r.txt(445): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(446) " "Verilog HDL assignment warning at killer_r.txt(446): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(447) " "Verilog HDL assignment warning at killer_r.txt(447): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(448) " "Verilog HDL assignment warning at killer_r.txt(448): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(449) " "Verilog HDL assignment warning at killer_r.txt(449): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(450) " "Verilog HDL assignment warning at killer_r.txt(450): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(451) " "Verilog HDL assignment warning at killer_r.txt(451): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(452) " "Verilog HDL assignment warning at killer_r.txt(452): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(453) " "Verilog HDL assignment warning at killer_r.txt(453): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(454) " "Verilog HDL assignment warning at killer_r.txt(454): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(455) " "Verilog HDL assignment warning at killer_r.txt(455): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(456) " "Verilog HDL assignment warning at killer_r.txt(456): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786752 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(457) " "Verilog HDL assignment warning at killer_r.txt(457): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(458) " "Verilog HDL assignment warning at killer_r.txt(458): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(459) " "Verilog HDL assignment warning at killer_r.txt(459): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(460) " "Verilog HDL assignment warning at killer_r.txt(460): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(461) " "Verilog HDL assignment warning at killer_r.txt(461): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(462) " "Verilog HDL assignment warning at killer_r.txt(462): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(463) " "Verilog HDL assignment warning at killer_r.txt(463): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(464) " "Verilog HDL assignment warning at killer_r.txt(464): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(465) " "Verilog HDL assignment warning at killer_r.txt(465): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(466) " "Verilog HDL assignment warning at killer_r.txt(466): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(467) " "Verilog HDL assignment warning at killer_r.txt(467): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(468) " "Verilog HDL assignment warning at killer_r.txt(468): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(469) " "Verilog HDL assignment warning at killer_r.txt(469): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(470) " "Verilog HDL assignment warning at killer_r.txt(470): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(471) " "Verilog HDL assignment warning at killer_r.txt(471): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(472) " "Verilog HDL assignment warning at killer_r.txt(472): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(473) " "Verilog HDL assignment warning at killer_r.txt(473): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(474) " "Verilog HDL assignment warning at killer_r.txt(474): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(475) " "Verilog HDL assignment warning at killer_r.txt(475): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(476) " "Verilog HDL assignment warning at killer_r.txt(476): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(477) " "Verilog HDL assignment warning at killer_r.txt(477): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(478) " "Verilog HDL assignment warning at killer_r.txt(478): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(479) " "Verilog HDL assignment warning at killer_r.txt(479): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(480) " "Verilog HDL assignment warning at killer_r.txt(480): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(481) " "Verilog HDL assignment warning at killer_r.txt(481): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786753 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(482) " "Verilog HDL assignment warning at killer_r.txt(482): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(483) " "Verilog HDL assignment warning at killer_r.txt(483): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(484) " "Verilog HDL assignment warning at killer_r.txt(484): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(485) " "Verilog HDL assignment warning at killer_r.txt(485): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(486) " "Verilog HDL assignment warning at killer_r.txt(486): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(487) " "Verilog HDL assignment warning at killer_r.txt(487): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(488) " "Verilog HDL assignment warning at killer_r.txt(488): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(489) " "Verilog HDL assignment warning at killer_r.txt(489): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(490) " "Verilog HDL assignment warning at killer_r.txt(490): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(491) " "Verilog HDL assignment warning at killer_r.txt(491): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(492) " "Verilog HDL assignment warning at killer_r.txt(492): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(493) " "Verilog HDL assignment warning at killer_r.txt(493): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(494) " "Verilog HDL assignment warning at killer_r.txt(494): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(495) " "Verilog HDL assignment warning at killer_r.txt(495): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(496) " "Verilog HDL assignment warning at killer_r.txt(496): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(497) " "Verilog HDL assignment warning at killer_r.txt(497): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(498) " "Verilog HDL assignment warning at killer_r.txt(498): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(499) " "Verilog HDL assignment warning at killer_r.txt(499): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(500) " "Verilog HDL assignment warning at killer_r.txt(500): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(501) " "Verilog HDL assignment warning at killer_r.txt(501): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(502) " "Verilog HDL assignment warning at killer_r.txt(502): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(503) " "Verilog HDL assignment warning at killer_r.txt(503): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(504) " "Verilog HDL assignment warning at killer_r.txt(504): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(505) " "Verilog HDL assignment warning at killer_r.txt(505): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(506) " "Verilog HDL assignment warning at killer_r.txt(506): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786754 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(507) " "Verilog HDL assignment warning at killer_r.txt(507): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(508) " "Verilog HDL assignment warning at killer_r.txt(508): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(509) " "Verilog HDL assignment warning at killer_r.txt(509): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(510) " "Verilog HDL assignment warning at killer_r.txt(510): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(511) " "Verilog HDL assignment warning at killer_r.txt(511): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(512) " "Verilog HDL assignment warning at killer_r.txt(512): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(513) " "Verilog HDL assignment warning at killer_r.txt(513): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(514) " "Verilog HDL assignment warning at killer_r.txt(514): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(515) " "Verilog HDL assignment warning at killer_r.txt(515): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(516) " "Verilog HDL assignment warning at killer_r.txt(516): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(517) " "Verilog HDL assignment warning at killer_r.txt(517): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(518) " "Verilog HDL assignment warning at killer_r.txt(518): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(519) " "Verilog HDL assignment warning at killer_r.txt(519): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(520) " "Verilog HDL assignment warning at killer_r.txt(520): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(521) " "Verilog HDL assignment warning at killer_r.txt(521): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(522) " "Verilog HDL assignment warning at killer_r.txt(522): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(523) " "Verilog HDL assignment warning at killer_r.txt(523): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(524) " "Verilog HDL assignment warning at killer_r.txt(524): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(525) " "Verilog HDL assignment warning at killer_r.txt(525): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(526) " "Verilog HDL assignment warning at killer_r.txt(526): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(527) " "Verilog HDL assignment warning at killer_r.txt(527): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(528) " "Verilog HDL assignment warning at killer_r.txt(528): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(529) " "Verilog HDL assignment warning at killer_r.txt(529): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(530) " "Verilog HDL assignment warning at killer_r.txt(530): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(531) " "Verilog HDL assignment warning at killer_r.txt(531): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786755 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(532) " "Verilog HDL assignment warning at killer_r.txt(532): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(533) " "Verilog HDL assignment warning at killer_r.txt(533): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(534) " "Verilog HDL assignment warning at killer_r.txt(534): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(535) " "Verilog HDL assignment warning at killer_r.txt(535): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(536) " "Verilog HDL assignment warning at killer_r.txt(536): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(537) " "Verilog HDL assignment warning at killer_r.txt(537): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(538) " "Verilog HDL assignment warning at killer_r.txt(538): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(539) " "Verilog HDL assignment warning at killer_r.txt(539): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(540) " "Verilog HDL assignment warning at killer_r.txt(540): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(541) " "Verilog HDL assignment warning at killer_r.txt(541): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(542) " "Verilog HDL assignment warning at killer_r.txt(542): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(543) " "Verilog HDL assignment warning at killer_r.txt(543): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(544) " "Verilog HDL assignment warning at killer_r.txt(544): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(545) " "Verilog HDL assignment warning at killer_r.txt(545): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(546) " "Verilog HDL assignment warning at killer_r.txt(546): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(547) " "Verilog HDL assignment warning at killer_r.txt(547): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(548) " "Verilog HDL assignment warning at killer_r.txt(548): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(549) " "Verilog HDL assignment warning at killer_r.txt(549): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(550) " "Verilog HDL assignment warning at killer_r.txt(550): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(551) " "Verilog HDL assignment warning at killer_r.txt(551): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(552) " "Verilog HDL assignment warning at killer_r.txt(552): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(553) " "Verilog HDL assignment warning at killer_r.txt(553): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(554) " "Verilog HDL assignment warning at killer_r.txt(554): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(555) " "Verilog HDL assignment warning at killer_r.txt(555): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(556) " "Verilog HDL assignment warning at killer_r.txt(556): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(557) " "Verilog HDL assignment warning at killer_r.txt(557): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786756 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(558) " "Verilog HDL assignment warning at killer_r.txt(558): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(559) " "Verilog HDL assignment warning at killer_r.txt(559): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(560) " "Verilog HDL assignment warning at killer_r.txt(560): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(561) " "Verilog HDL assignment warning at killer_r.txt(561): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(562) " "Verilog HDL assignment warning at killer_r.txt(562): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(563) " "Verilog HDL assignment warning at killer_r.txt(563): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(564) " "Verilog HDL assignment warning at killer_r.txt(564): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(565) " "Verilog HDL assignment warning at killer_r.txt(565): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(566) " "Verilog HDL assignment warning at killer_r.txt(566): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(567) " "Verilog HDL assignment warning at killer_r.txt(567): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(568) " "Verilog HDL assignment warning at killer_r.txt(568): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(569) " "Verilog HDL assignment warning at killer_r.txt(569): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(570) " "Verilog HDL assignment warning at killer_r.txt(570): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(571) " "Verilog HDL assignment warning at killer_r.txt(571): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(572) " "Verilog HDL assignment warning at killer_r.txt(572): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(573) " "Verilog HDL assignment warning at killer_r.txt(573): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(574) " "Verilog HDL assignment warning at killer_r.txt(574): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(575) " "Verilog HDL assignment warning at killer_r.txt(575): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(576) " "Verilog HDL assignment warning at killer_r.txt(576): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(577) " "Verilog HDL assignment warning at killer_r.txt(577): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(578) " "Verilog HDL assignment warning at killer_r.txt(578): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(579) " "Verilog HDL assignment warning at killer_r.txt(579): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(580) " "Verilog HDL assignment warning at killer_r.txt(580): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(581) " "Verilog HDL assignment warning at killer_r.txt(581): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(582) " "Verilog HDL assignment warning at killer_r.txt(582): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786757 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(583) " "Verilog HDL assignment warning at killer_r.txt(583): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(584) " "Verilog HDL assignment warning at killer_r.txt(584): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(585) " "Verilog HDL assignment warning at killer_r.txt(585): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(586) " "Verilog HDL assignment warning at killer_r.txt(586): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(587) " "Verilog HDL assignment warning at killer_r.txt(587): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(588) " "Verilog HDL assignment warning at killer_r.txt(588): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(589) " "Verilog HDL assignment warning at killer_r.txt(589): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(590) " "Verilog HDL assignment warning at killer_r.txt(590): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(591) " "Verilog HDL assignment warning at killer_r.txt(591): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(592) " "Verilog HDL assignment warning at killer_r.txt(592): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(593) " "Verilog HDL assignment warning at killer_r.txt(593): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(594) " "Verilog HDL assignment warning at killer_r.txt(594): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(595) " "Verilog HDL assignment warning at killer_r.txt(595): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(596) " "Verilog HDL assignment warning at killer_r.txt(596): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(597) " "Verilog HDL assignment warning at killer_r.txt(597): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(598) " "Verilog HDL assignment warning at killer_r.txt(598): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(599) " "Verilog HDL assignment warning at killer_r.txt(599): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(600) " "Verilog HDL assignment warning at killer_r.txt(600): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(601) " "Verilog HDL assignment warning at killer_r.txt(601): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(602) " "Verilog HDL assignment warning at killer_r.txt(602): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(603) " "Verilog HDL assignment warning at killer_r.txt(603): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(604) " "Verilog HDL assignment warning at killer_r.txt(604): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(605) " "Verilog HDL assignment warning at killer_r.txt(605): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(606) " "Verilog HDL assignment warning at killer_r.txt(606): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(607) " "Verilog HDL assignment warning at killer_r.txt(607): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(608) " "Verilog HDL assignment warning at killer_r.txt(608): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786758 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(609) " "Verilog HDL assignment warning at killer_r.txt(609): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(610) " "Verilog HDL assignment warning at killer_r.txt(610): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(611) " "Verilog HDL assignment warning at killer_r.txt(611): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(612) " "Verilog HDL assignment warning at killer_r.txt(612): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(613) " "Verilog HDL assignment warning at killer_r.txt(613): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(614) " "Verilog HDL assignment warning at killer_r.txt(614): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(615) " "Verilog HDL assignment warning at killer_r.txt(615): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(616) " "Verilog HDL assignment warning at killer_r.txt(616): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(617) " "Verilog HDL assignment warning at killer_r.txt(617): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(618) " "Verilog HDL assignment warning at killer_r.txt(618): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(619) " "Verilog HDL assignment warning at killer_r.txt(619): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(620) " "Verilog HDL assignment warning at killer_r.txt(620): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(621) " "Verilog HDL assignment warning at killer_r.txt(621): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(622) " "Verilog HDL assignment warning at killer_r.txt(622): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(623) " "Verilog HDL assignment warning at killer_r.txt(623): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(624) " "Verilog HDL assignment warning at killer_r.txt(624): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(625) " "Verilog HDL assignment warning at killer_r.txt(625): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(626) " "Verilog HDL assignment warning at killer_r.txt(626): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(627) " "Verilog HDL assignment warning at killer_r.txt(627): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(628) " "Verilog HDL assignment warning at killer_r.txt(628): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(629) " "Verilog HDL assignment warning at killer_r.txt(629): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(630) " "Verilog HDL assignment warning at killer_r.txt(630): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(631) " "Verilog HDL assignment warning at killer_r.txt(631): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(632) " "Verilog HDL assignment warning at killer_r.txt(632): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(633) " "Verilog HDL assignment warning at killer_r.txt(633): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786759 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(634) " "Verilog HDL assignment warning at killer_r.txt(634): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(635) " "Verilog HDL assignment warning at killer_r.txt(635): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(636) " "Verilog HDL assignment warning at killer_r.txt(636): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(637) " "Verilog HDL assignment warning at killer_r.txt(637): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(638) " "Verilog HDL assignment warning at killer_r.txt(638): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(639) " "Verilog HDL assignment warning at killer_r.txt(639): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(640) " "Verilog HDL assignment warning at killer_r.txt(640): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(641) " "Verilog HDL assignment warning at killer_r.txt(641): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(642) " "Verilog HDL assignment warning at killer_r.txt(642): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(643) " "Verilog HDL assignment warning at killer_r.txt(643): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(644) " "Verilog HDL assignment warning at killer_r.txt(644): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(645) " "Verilog HDL assignment warning at killer_r.txt(645): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(646) " "Verilog HDL assignment warning at killer_r.txt(646): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(647) " "Verilog HDL assignment warning at killer_r.txt(647): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(648) " "Verilog HDL assignment warning at killer_r.txt(648): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(649) " "Verilog HDL assignment warning at killer_r.txt(649): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(650) " "Verilog HDL assignment warning at killer_r.txt(650): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(651) " "Verilog HDL assignment warning at killer_r.txt(651): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(652) " "Verilog HDL assignment warning at killer_r.txt(652): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(653) " "Verilog HDL assignment warning at killer_r.txt(653): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(654) " "Verilog HDL assignment warning at killer_r.txt(654): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(655) " "Verilog HDL assignment warning at killer_r.txt(655): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(656) " "Verilog HDL assignment warning at killer_r.txt(656): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786760 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(657) " "Verilog HDL assignment warning at killer_r.txt(657): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(658) " "Verilog HDL assignment warning at killer_r.txt(658): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(659) " "Verilog HDL assignment warning at killer_r.txt(659): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(660) " "Verilog HDL assignment warning at killer_r.txt(660): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(661) " "Verilog HDL assignment warning at killer_r.txt(661): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(662) " "Verilog HDL assignment warning at killer_r.txt(662): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(663) " "Verilog HDL assignment warning at killer_r.txt(663): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(664) " "Verilog HDL assignment warning at killer_r.txt(664): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(665) " "Verilog HDL assignment warning at killer_r.txt(665): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(666) " "Verilog HDL assignment warning at killer_r.txt(666): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(667) " "Verilog HDL assignment warning at killer_r.txt(667): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(668) " "Verilog HDL assignment warning at killer_r.txt(668): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(669) " "Verilog HDL assignment warning at killer_r.txt(669): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(670) " "Verilog HDL assignment warning at killer_r.txt(670): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(671) " "Verilog HDL assignment warning at killer_r.txt(671): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(672) " "Verilog HDL assignment warning at killer_r.txt(672): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(673) " "Verilog HDL assignment warning at killer_r.txt(673): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(674) " "Verilog HDL assignment warning at killer_r.txt(674): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(675) " "Verilog HDL assignment warning at killer_r.txt(675): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(676) " "Verilog HDL assignment warning at killer_r.txt(676): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(677) " "Verilog HDL assignment warning at killer_r.txt(677): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(678) " "Verilog HDL assignment warning at killer_r.txt(678): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(679) " "Verilog HDL assignment warning at killer_r.txt(679): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786761 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(680) " "Verilog HDL assignment warning at killer_r.txt(680): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(681) " "Verilog HDL assignment warning at killer_r.txt(681): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(682) " "Verilog HDL assignment warning at killer_r.txt(682): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(683) " "Verilog HDL assignment warning at killer_r.txt(683): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(684) " "Verilog HDL assignment warning at killer_r.txt(684): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(685) " "Verilog HDL assignment warning at killer_r.txt(685): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(686) " "Verilog HDL assignment warning at killer_r.txt(686): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(687) " "Verilog HDL assignment warning at killer_r.txt(687): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(688) " "Verilog HDL assignment warning at killer_r.txt(688): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(689) " "Verilog HDL assignment warning at killer_r.txt(689): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(690) " "Verilog HDL assignment warning at killer_r.txt(690): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(691) " "Verilog HDL assignment warning at killer_r.txt(691): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(692) " "Verilog HDL assignment warning at killer_r.txt(692): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(693) " "Verilog HDL assignment warning at killer_r.txt(693): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(694) " "Verilog HDL assignment warning at killer_r.txt(694): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(695) " "Verilog HDL assignment warning at killer_r.txt(695): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(696) " "Verilog HDL assignment warning at killer_r.txt(696): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(697) " "Verilog HDL assignment warning at killer_r.txt(697): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(698) " "Verilog HDL assignment warning at killer_r.txt(698): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(699) " "Verilog HDL assignment warning at killer_r.txt(699): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(700) " "Verilog HDL assignment warning at killer_r.txt(700): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(701) " "Verilog HDL assignment warning at killer_r.txt(701): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(702) " "Verilog HDL assignment warning at killer_r.txt(702): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(703) " "Verilog HDL assignment warning at killer_r.txt(703): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786762 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(704) " "Verilog HDL assignment warning at killer_r.txt(704): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(705) " "Verilog HDL assignment warning at killer_r.txt(705): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(706) " "Verilog HDL assignment warning at killer_r.txt(706): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(707) " "Verilog HDL assignment warning at killer_r.txt(707): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(708) " "Verilog HDL assignment warning at killer_r.txt(708): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(709) " "Verilog HDL assignment warning at killer_r.txt(709): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(710) " "Verilog HDL assignment warning at killer_r.txt(710): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(711) " "Verilog HDL assignment warning at killer_r.txt(711): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(712) " "Verilog HDL assignment warning at killer_r.txt(712): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(713) " "Verilog HDL assignment warning at killer_r.txt(713): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(714) " "Verilog HDL assignment warning at killer_r.txt(714): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(715) " "Verilog HDL assignment warning at killer_r.txt(715): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(716) " "Verilog HDL assignment warning at killer_r.txt(716): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(717) " "Verilog HDL assignment warning at killer_r.txt(717): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(718) " "Verilog HDL assignment warning at killer_r.txt(718): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(719) " "Verilog HDL assignment warning at killer_r.txt(719): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(720) " "Verilog HDL assignment warning at killer_r.txt(720): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(721) " "Verilog HDL assignment warning at killer_r.txt(721): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(722) " "Verilog HDL assignment warning at killer_r.txt(722): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(723) " "Verilog HDL assignment warning at killer_r.txt(723): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(724) " "Verilog HDL assignment warning at killer_r.txt(724): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(725) " "Verilog HDL assignment warning at killer_r.txt(725): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(726) " "Verilog HDL assignment warning at killer_r.txt(726): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786763 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(727) " "Verilog HDL assignment warning at killer_r.txt(727): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(728) " "Verilog HDL assignment warning at killer_r.txt(728): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(729) " "Verilog HDL assignment warning at killer_r.txt(729): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(730) " "Verilog HDL assignment warning at killer_r.txt(730): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(731) " "Verilog HDL assignment warning at killer_r.txt(731): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(732) " "Verilog HDL assignment warning at killer_r.txt(732): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(733) " "Verilog HDL assignment warning at killer_r.txt(733): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(734) " "Verilog HDL assignment warning at killer_r.txt(734): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(735) " "Verilog HDL assignment warning at killer_r.txt(735): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(736) " "Verilog HDL assignment warning at killer_r.txt(736): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(737) " "Verilog HDL assignment warning at killer_r.txt(737): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(738) " "Verilog HDL assignment warning at killer_r.txt(738): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(739) " "Verilog HDL assignment warning at killer_r.txt(739): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(740) " "Verilog HDL assignment warning at killer_r.txt(740): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(741) " "Verilog HDL assignment warning at killer_r.txt(741): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(742) " "Verilog HDL assignment warning at killer_r.txt(742): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(743) " "Verilog HDL assignment warning at killer_r.txt(743): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(744) " "Verilog HDL assignment warning at killer_r.txt(744): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(745) " "Verilog HDL assignment warning at killer_r.txt(745): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(746) " "Verilog HDL assignment warning at killer_r.txt(746): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(747) " "Verilog HDL assignment warning at killer_r.txt(747): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(748) " "Verilog HDL assignment warning at killer_r.txt(748): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(749) " "Verilog HDL assignment warning at killer_r.txt(749): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(750) " "Verilog HDL assignment warning at killer_r.txt(750): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(751) " "Verilog HDL assignment warning at killer_r.txt(751): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786764 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(752) " "Verilog HDL assignment warning at killer_r.txt(752): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(753) " "Verilog HDL assignment warning at killer_r.txt(753): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(754) " "Verilog HDL assignment warning at killer_r.txt(754): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(755) " "Verilog HDL assignment warning at killer_r.txt(755): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(756) " "Verilog HDL assignment warning at killer_r.txt(756): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(757) " "Verilog HDL assignment warning at killer_r.txt(757): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(758) " "Verilog HDL assignment warning at killer_r.txt(758): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(759) " "Verilog HDL assignment warning at killer_r.txt(759): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(760) " "Verilog HDL assignment warning at killer_r.txt(760): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(761) " "Verilog HDL assignment warning at killer_r.txt(761): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(762) " "Verilog HDL assignment warning at killer_r.txt(762): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(763) " "Verilog HDL assignment warning at killer_r.txt(763): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(764) " "Verilog HDL assignment warning at killer_r.txt(764): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(765) " "Verilog HDL assignment warning at killer_r.txt(765): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(766) " "Verilog HDL assignment warning at killer_r.txt(766): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(767) " "Verilog HDL assignment warning at killer_r.txt(767): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(768) " "Verilog HDL assignment warning at killer_r.txt(768): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(769) " "Verilog HDL assignment warning at killer_r.txt(769): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(770) " "Verilog HDL assignment warning at killer_r.txt(770): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(771) " "Verilog HDL assignment warning at killer_r.txt(771): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(772) " "Verilog HDL assignment warning at killer_r.txt(772): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(773) " "Verilog HDL assignment warning at killer_r.txt(773): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(774) " "Verilog HDL assignment warning at killer_r.txt(774): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(775) " "Verilog HDL assignment warning at killer_r.txt(775): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786765 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(776) " "Verilog HDL assignment warning at killer_r.txt(776): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(777) " "Verilog HDL assignment warning at killer_r.txt(777): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(778) " "Verilog HDL assignment warning at killer_r.txt(778): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(779) " "Verilog HDL assignment warning at killer_r.txt(779): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(780) " "Verilog HDL assignment warning at killer_r.txt(780): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(781) " "Verilog HDL assignment warning at killer_r.txt(781): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(782) " "Verilog HDL assignment warning at killer_r.txt(782): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(783) " "Verilog HDL assignment warning at killer_r.txt(783): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(784) " "Verilog HDL assignment warning at killer_r.txt(784): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(785) " "Verilog HDL assignment warning at killer_r.txt(785): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(786) " "Verilog HDL assignment warning at killer_r.txt(786): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(787) " "Verilog HDL assignment warning at killer_r.txt(787): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(788) " "Verilog HDL assignment warning at killer_r.txt(788): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(789) " "Verilog HDL assignment warning at killer_r.txt(789): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(790) " "Verilog HDL assignment warning at killer_r.txt(790): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(791) " "Verilog HDL assignment warning at killer_r.txt(791): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(792) " "Verilog HDL assignment warning at killer_r.txt(792): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(793) " "Verilog HDL assignment warning at killer_r.txt(793): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(794) " "Verilog HDL assignment warning at killer_r.txt(794): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(795) " "Verilog HDL assignment warning at killer_r.txt(795): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(796) " "Verilog HDL assignment warning at killer_r.txt(796): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(797) " "Verilog HDL assignment warning at killer_r.txt(797): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(798) " "Verilog HDL assignment warning at killer_r.txt(798): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(799) " "Verilog HDL assignment warning at killer_r.txt(799): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(800) " "Verilog HDL assignment warning at killer_r.txt(800): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(801) " "Verilog HDL assignment warning at killer_r.txt(801): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786766 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(802) " "Verilog HDL assignment warning at killer_r.txt(802): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(803) " "Verilog HDL assignment warning at killer_r.txt(803): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(804) " "Verilog HDL assignment warning at killer_r.txt(804): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(805) " "Verilog HDL assignment warning at killer_r.txt(805): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(806) " "Verilog HDL assignment warning at killer_r.txt(806): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(807) " "Verilog HDL assignment warning at killer_r.txt(807): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(808) " "Verilog HDL assignment warning at killer_r.txt(808): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(809) " "Verilog HDL assignment warning at killer_r.txt(809): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(810) " "Verilog HDL assignment warning at killer_r.txt(810): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(811) " "Verilog HDL assignment warning at killer_r.txt(811): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(812) " "Verilog HDL assignment warning at killer_r.txt(812): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(813) " "Verilog HDL assignment warning at killer_r.txt(813): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(814) " "Verilog HDL assignment warning at killer_r.txt(814): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(815) " "Verilog HDL assignment warning at killer_r.txt(815): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(816) " "Verilog HDL assignment warning at killer_r.txt(816): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(817) " "Verilog HDL assignment warning at killer_r.txt(817): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(818) " "Verilog HDL assignment warning at killer_r.txt(818): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(819) " "Verilog HDL assignment warning at killer_r.txt(819): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(820) " "Verilog HDL assignment warning at killer_r.txt(820): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(821) " "Verilog HDL assignment warning at killer_r.txt(821): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(822) " "Verilog HDL assignment warning at killer_r.txt(822): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(823) " "Verilog HDL assignment warning at killer_r.txt(823): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(824) " "Verilog HDL assignment warning at killer_r.txt(824): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(825) " "Verilog HDL assignment warning at killer_r.txt(825): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(826) " "Verilog HDL assignment warning at killer_r.txt(826): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786767 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(827) " "Verilog HDL assignment warning at killer_r.txt(827): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(828) " "Verilog HDL assignment warning at killer_r.txt(828): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(829) " "Verilog HDL assignment warning at killer_r.txt(829): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(830) " "Verilog HDL assignment warning at killer_r.txt(830): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(831) " "Verilog HDL assignment warning at killer_r.txt(831): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(832) " "Verilog HDL assignment warning at killer_r.txt(832): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(833) " "Verilog HDL assignment warning at killer_r.txt(833): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(834) " "Verilog HDL assignment warning at killer_r.txt(834): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(835) " "Verilog HDL assignment warning at killer_r.txt(835): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(836) " "Verilog HDL assignment warning at killer_r.txt(836): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(837) " "Verilog HDL assignment warning at killer_r.txt(837): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(838) " "Verilog HDL assignment warning at killer_r.txt(838): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(839) " "Verilog HDL assignment warning at killer_r.txt(839): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(840) " "Verilog HDL assignment warning at killer_r.txt(840): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(841) " "Verilog HDL assignment warning at killer_r.txt(841): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(842) " "Verilog HDL assignment warning at killer_r.txt(842): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(843) " "Verilog HDL assignment warning at killer_r.txt(843): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(844) " "Verilog HDL assignment warning at killer_r.txt(844): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(845) " "Verilog HDL assignment warning at killer_r.txt(845): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(846) " "Verilog HDL assignment warning at killer_r.txt(846): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(847) " "Verilog HDL assignment warning at killer_r.txt(847): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(848) " "Verilog HDL assignment warning at killer_r.txt(848): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(849) " "Verilog HDL assignment warning at killer_r.txt(849): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(850) " "Verilog HDL assignment warning at killer_r.txt(850): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(851) " "Verilog HDL assignment warning at killer_r.txt(851): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786768 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(852) " "Verilog HDL assignment warning at killer_r.txt(852): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(853) " "Verilog HDL assignment warning at killer_r.txt(853): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(854) " "Verilog HDL assignment warning at killer_r.txt(854): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(855) " "Verilog HDL assignment warning at killer_r.txt(855): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(856) " "Verilog HDL assignment warning at killer_r.txt(856): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(857) " "Verilog HDL assignment warning at killer_r.txt(857): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(858) " "Verilog HDL assignment warning at killer_r.txt(858): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(859) " "Verilog HDL assignment warning at killer_r.txt(859): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(860) " "Verilog HDL assignment warning at killer_r.txt(860): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(861) " "Verilog HDL assignment warning at killer_r.txt(861): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(862) " "Verilog HDL assignment warning at killer_r.txt(862): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(863) " "Verilog HDL assignment warning at killer_r.txt(863): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(864) " "Verilog HDL assignment warning at killer_r.txt(864): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(865) " "Verilog HDL assignment warning at killer_r.txt(865): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(866) " "Verilog HDL assignment warning at killer_r.txt(866): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(867) " "Verilog HDL assignment warning at killer_r.txt(867): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(868) " "Verilog HDL assignment warning at killer_r.txt(868): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(869) " "Verilog HDL assignment warning at killer_r.txt(869): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(870) " "Verilog HDL assignment warning at killer_r.txt(870): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(871) " "Verilog HDL assignment warning at killer_r.txt(871): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(872) " "Verilog HDL assignment warning at killer_r.txt(872): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(873) " "Verilog HDL assignment warning at killer_r.txt(873): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(874) " "Verilog HDL assignment warning at killer_r.txt(874): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(875) " "Verilog HDL assignment warning at killer_r.txt(875): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(876) " "Verilog HDL assignment warning at killer_r.txt(876): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786769 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(877) " "Verilog HDL assignment warning at killer_r.txt(877): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(878) " "Verilog HDL assignment warning at killer_r.txt(878): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(879) " "Verilog HDL assignment warning at killer_r.txt(879): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(880) " "Verilog HDL assignment warning at killer_r.txt(880): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(881) " "Verilog HDL assignment warning at killer_r.txt(881): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(882) " "Verilog HDL assignment warning at killer_r.txt(882): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(883) " "Verilog HDL assignment warning at killer_r.txt(883): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(884) " "Verilog HDL assignment warning at killer_r.txt(884): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(885) " "Verilog HDL assignment warning at killer_r.txt(885): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(886) " "Verilog HDL assignment warning at killer_r.txt(886): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(887) " "Verilog HDL assignment warning at killer_r.txt(887): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(888) " "Verilog HDL assignment warning at killer_r.txt(888): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(889) " "Verilog HDL assignment warning at killer_r.txt(889): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(890) " "Verilog HDL assignment warning at killer_r.txt(890): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(891) " "Verilog HDL assignment warning at killer_r.txt(891): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(892) " "Verilog HDL assignment warning at killer_r.txt(892): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(893) " "Verilog HDL assignment warning at killer_r.txt(893): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(894) " "Verilog HDL assignment warning at killer_r.txt(894): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(895) " "Verilog HDL assignment warning at killer_r.txt(895): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(896) " "Verilog HDL assignment warning at killer_r.txt(896): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(897) " "Verilog HDL assignment warning at killer_r.txt(897): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(898) " "Verilog HDL assignment warning at killer_r.txt(898): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(899) " "Verilog HDL assignment warning at killer_r.txt(899): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_r.txt(900) " "Verilog HDL assignment warning at killer_r.txt(900): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_r.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_r.txt" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786770 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 killer_ram.sv(232) " "Net \"mem.data_a\" at killer_ram.sv(232) has no driver or initial value, using a default initial value '0'" {  } { { "killer_ram.sv" "" { Text "D:/ECE385/Final_project/killer_ram.sv" 232 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270786773 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 killer_ram.sv(232) " "Net \"mem.waddr_a\" at killer_ram.sv(232) has no driver or initial value, using a default initial value '0'" {  } { { "killer_ram.sv" "" { Text "D:/ECE385/Final_project/killer_ram.sv" 232 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270786774 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 killer_ram.sv(232) " "Net \"mem.we_a\" at killer_ram.sv(232) has no driver or initial value, using a default initial value '0'" {  } { { "killer_ram.sv" "" { Text "D:/ECE385/Final_project/killer_ram.sv" 232 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270786774 "|lab8|killer:killer_ram|KILLER_R_ROM:KILLER_R_ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KILLER_L_ROM killer:killer_ram\|KILLER_L_ROM:KILLER_L_ROM " "Elaborating entity \"KILLER_L_ROM\" for hierarchy \"killer:killer_ram\|KILLER_L_ROM:KILLER_L_ROM\"" {  } { { "killer_ram.sv" "KILLER_L_ROM" { Text "D:/ECE385/Final_project/killer_ram.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270786784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(1) " "Verilog HDL assignment warning at killer_l.txt(1): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786785 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(2) " "Verilog HDL assignment warning at killer_l.txt(2): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786785 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(3) " "Verilog HDL assignment warning at killer_l.txt(3): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786785 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(4) " "Verilog HDL assignment warning at killer_l.txt(4): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(5) " "Verilog HDL assignment warning at killer_l.txt(5): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(6) " "Verilog HDL assignment warning at killer_l.txt(6): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(7) " "Verilog HDL assignment warning at killer_l.txt(7): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(8) " "Verilog HDL assignment warning at killer_l.txt(8): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(9) " "Verilog HDL assignment warning at killer_l.txt(9): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(10) " "Verilog HDL assignment warning at killer_l.txt(10): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(11) " "Verilog HDL assignment warning at killer_l.txt(11): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(12) " "Verilog HDL assignment warning at killer_l.txt(12): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(13) " "Verilog HDL assignment warning at killer_l.txt(13): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(14) " "Verilog HDL assignment warning at killer_l.txt(14): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(15) " "Verilog HDL assignment warning at killer_l.txt(15): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(16) " "Verilog HDL assignment warning at killer_l.txt(16): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(17) " "Verilog HDL assignment warning at killer_l.txt(17): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(18) " "Verilog HDL assignment warning at killer_l.txt(18): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(19) " "Verilog HDL assignment warning at killer_l.txt(19): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(20) " "Verilog HDL assignment warning at killer_l.txt(20): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(21) " "Verilog HDL assignment warning at killer_l.txt(21): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(22) " "Verilog HDL assignment warning at killer_l.txt(22): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(23) " "Verilog HDL assignment warning at killer_l.txt(23): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(24) " "Verilog HDL assignment warning at killer_l.txt(24): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(25) " "Verilog HDL assignment warning at killer_l.txt(25): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(26) " "Verilog HDL assignment warning at killer_l.txt(26): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786786 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(27) " "Verilog HDL assignment warning at killer_l.txt(27): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(28) " "Verilog HDL assignment warning at killer_l.txt(28): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(29) " "Verilog HDL assignment warning at killer_l.txt(29): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(30) " "Verilog HDL assignment warning at killer_l.txt(30): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(31) " "Verilog HDL assignment warning at killer_l.txt(31): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(32) " "Verilog HDL assignment warning at killer_l.txt(32): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(33) " "Verilog HDL assignment warning at killer_l.txt(33): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(34) " "Verilog HDL assignment warning at killer_l.txt(34): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(35) " "Verilog HDL assignment warning at killer_l.txt(35): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(36) " "Verilog HDL assignment warning at killer_l.txt(36): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(37) " "Verilog HDL assignment warning at killer_l.txt(37): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(38) " "Verilog HDL assignment warning at killer_l.txt(38): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(39) " "Verilog HDL assignment warning at killer_l.txt(39): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(40) " "Verilog HDL assignment warning at killer_l.txt(40): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(41) " "Verilog HDL assignment warning at killer_l.txt(41): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(42) " "Verilog HDL assignment warning at killer_l.txt(42): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(43) " "Verilog HDL assignment warning at killer_l.txt(43): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(44) " "Verilog HDL assignment warning at killer_l.txt(44): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(45) " "Verilog HDL assignment warning at killer_l.txt(45): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(46) " "Verilog HDL assignment warning at killer_l.txt(46): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(47) " "Verilog HDL assignment warning at killer_l.txt(47): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(48) " "Verilog HDL assignment warning at killer_l.txt(48): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(49) " "Verilog HDL assignment warning at killer_l.txt(49): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(50) " "Verilog HDL assignment warning at killer_l.txt(50): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786787 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(51) " "Verilog HDL assignment warning at killer_l.txt(51): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(52) " "Verilog HDL assignment warning at killer_l.txt(52): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(53) " "Verilog HDL assignment warning at killer_l.txt(53): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(54) " "Verilog HDL assignment warning at killer_l.txt(54): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(55) " "Verilog HDL assignment warning at killer_l.txt(55): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(56) " "Verilog HDL assignment warning at killer_l.txt(56): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(57) " "Verilog HDL assignment warning at killer_l.txt(57): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(58) " "Verilog HDL assignment warning at killer_l.txt(58): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(59) " "Verilog HDL assignment warning at killer_l.txt(59): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(60) " "Verilog HDL assignment warning at killer_l.txt(60): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(61) " "Verilog HDL assignment warning at killer_l.txt(61): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(62) " "Verilog HDL assignment warning at killer_l.txt(62): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(63) " "Verilog HDL assignment warning at killer_l.txt(63): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(64) " "Verilog HDL assignment warning at killer_l.txt(64): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(65) " "Verilog HDL assignment warning at killer_l.txt(65): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(66) " "Verilog HDL assignment warning at killer_l.txt(66): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(67) " "Verilog HDL assignment warning at killer_l.txt(67): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(68) " "Verilog HDL assignment warning at killer_l.txt(68): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(69) " "Verilog HDL assignment warning at killer_l.txt(69): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(70) " "Verilog HDL assignment warning at killer_l.txt(70): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(71) " "Verilog HDL assignment warning at killer_l.txt(71): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(72) " "Verilog HDL assignment warning at killer_l.txt(72): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(73) " "Verilog HDL assignment warning at killer_l.txt(73): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(74) " "Verilog HDL assignment warning at killer_l.txt(74): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(75) " "Verilog HDL assignment warning at killer_l.txt(75): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786788 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(76) " "Verilog HDL assignment warning at killer_l.txt(76): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(77) " "Verilog HDL assignment warning at killer_l.txt(77): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(78) " "Verilog HDL assignment warning at killer_l.txt(78): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(79) " "Verilog HDL assignment warning at killer_l.txt(79): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(80) " "Verilog HDL assignment warning at killer_l.txt(80): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(81) " "Verilog HDL assignment warning at killer_l.txt(81): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(82) " "Verilog HDL assignment warning at killer_l.txt(82): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(83) " "Verilog HDL assignment warning at killer_l.txt(83): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(84) " "Verilog HDL assignment warning at killer_l.txt(84): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(85) " "Verilog HDL assignment warning at killer_l.txt(85): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(86) " "Verilog HDL assignment warning at killer_l.txt(86): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(87) " "Verilog HDL assignment warning at killer_l.txt(87): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(88) " "Verilog HDL assignment warning at killer_l.txt(88): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(89) " "Verilog HDL assignment warning at killer_l.txt(89): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(90) " "Verilog HDL assignment warning at killer_l.txt(90): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(91) " "Verilog HDL assignment warning at killer_l.txt(91): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(92) " "Verilog HDL assignment warning at killer_l.txt(92): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(93) " "Verilog HDL assignment warning at killer_l.txt(93): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(94) " "Verilog HDL assignment warning at killer_l.txt(94): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(95) " "Verilog HDL assignment warning at killer_l.txt(95): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(96) " "Verilog HDL assignment warning at killer_l.txt(96): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(97) " "Verilog HDL assignment warning at killer_l.txt(97): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(98) " "Verilog HDL assignment warning at killer_l.txt(98): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(99) " "Verilog HDL assignment warning at killer_l.txt(99): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(100) " "Verilog HDL assignment warning at killer_l.txt(100): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786789 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(101) " "Verilog HDL assignment warning at killer_l.txt(101): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(102) " "Verilog HDL assignment warning at killer_l.txt(102): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(103) " "Verilog HDL assignment warning at killer_l.txt(103): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(104) " "Verilog HDL assignment warning at killer_l.txt(104): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(105) " "Verilog HDL assignment warning at killer_l.txt(105): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(106) " "Verilog HDL assignment warning at killer_l.txt(106): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(107) " "Verilog HDL assignment warning at killer_l.txt(107): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(108) " "Verilog HDL assignment warning at killer_l.txt(108): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(109) " "Verilog HDL assignment warning at killer_l.txt(109): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(110) " "Verilog HDL assignment warning at killer_l.txt(110): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(111) " "Verilog HDL assignment warning at killer_l.txt(111): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(112) " "Verilog HDL assignment warning at killer_l.txt(112): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(113) " "Verilog HDL assignment warning at killer_l.txt(113): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(114) " "Verilog HDL assignment warning at killer_l.txt(114): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(115) " "Verilog HDL assignment warning at killer_l.txt(115): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(116) " "Verilog HDL assignment warning at killer_l.txt(116): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(117) " "Verilog HDL assignment warning at killer_l.txt(117): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(118) " "Verilog HDL assignment warning at killer_l.txt(118): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(119) " "Verilog HDL assignment warning at killer_l.txt(119): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(120) " "Verilog HDL assignment warning at killer_l.txt(120): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(121) " "Verilog HDL assignment warning at killer_l.txt(121): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(122) " "Verilog HDL assignment warning at killer_l.txt(122): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(123) " "Verilog HDL assignment warning at killer_l.txt(123): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(124) " "Verilog HDL assignment warning at killer_l.txt(124): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(125) " "Verilog HDL assignment warning at killer_l.txt(125): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786790 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(126) " "Verilog HDL assignment warning at killer_l.txt(126): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(127) " "Verilog HDL assignment warning at killer_l.txt(127): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(128) " "Verilog HDL assignment warning at killer_l.txt(128): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(129) " "Verilog HDL assignment warning at killer_l.txt(129): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(130) " "Verilog HDL assignment warning at killer_l.txt(130): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(131) " "Verilog HDL assignment warning at killer_l.txt(131): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(132) " "Verilog HDL assignment warning at killer_l.txt(132): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(133) " "Verilog HDL assignment warning at killer_l.txt(133): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(134) " "Verilog HDL assignment warning at killer_l.txt(134): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(135) " "Verilog HDL assignment warning at killer_l.txt(135): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(136) " "Verilog HDL assignment warning at killer_l.txt(136): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(137) " "Verilog HDL assignment warning at killer_l.txt(137): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(138) " "Verilog HDL assignment warning at killer_l.txt(138): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(139) " "Verilog HDL assignment warning at killer_l.txt(139): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(140) " "Verilog HDL assignment warning at killer_l.txt(140): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(141) " "Verilog HDL assignment warning at killer_l.txt(141): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(142) " "Verilog HDL assignment warning at killer_l.txt(142): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(143) " "Verilog HDL assignment warning at killer_l.txt(143): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(144) " "Verilog HDL assignment warning at killer_l.txt(144): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(145) " "Verilog HDL assignment warning at killer_l.txt(145): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(146) " "Verilog HDL assignment warning at killer_l.txt(146): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(147) " "Verilog HDL assignment warning at killer_l.txt(147): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(148) " "Verilog HDL assignment warning at killer_l.txt(148): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(149) " "Verilog HDL assignment warning at killer_l.txt(149): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(150) " "Verilog HDL assignment warning at killer_l.txt(150): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(151) " "Verilog HDL assignment warning at killer_l.txt(151): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(152) " "Verilog HDL assignment warning at killer_l.txt(152): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786791 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(153) " "Verilog HDL assignment warning at killer_l.txt(153): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(154) " "Verilog HDL assignment warning at killer_l.txt(154): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(155) " "Verilog HDL assignment warning at killer_l.txt(155): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(156) " "Verilog HDL assignment warning at killer_l.txt(156): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(157) " "Verilog HDL assignment warning at killer_l.txt(157): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(158) " "Verilog HDL assignment warning at killer_l.txt(158): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(159) " "Verilog HDL assignment warning at killer_l.txt(159): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(160) " "Verilog HDL assignment warning at killer_l.txt(160): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(161) " "Verilog HDL assignment warning at killer_l.txt(161): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(162) " "Verilog HDL assignment warning at killer_l.txt(162): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(163) " "Verilog HDL assignment warning at killer_l.txt(163): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(164) " "Verilog HDL assignment warning at killer_l.txt(164): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(165) " "Verilog HDL assignment warning at killer_l.txt(165): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(166) " "Verilog HDL assignment warning at killer_l.txt(166): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(167) " "Verilog HDL assignment warning at killer_l.txt(167): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(168) " "Verilog HDL assignment warning at killer_l.txt(168): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(169) " "Verilog HDL assignment warning at killer_l.txt(169): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(170) " "Verilog HDL assignment warning at killer_l.txt(170): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(171) " "Verilog HDL assignment warning at killer_l.txt(171): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(172) " "Verilog HDL assignment warning at killer_l.txt(172): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(173) " "Verilog HDL assignment warning at killer_l.txt(173): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(174) " "Verilog HDL assignment warning at killer_l.txt(174): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(175) " "Verilog HDL assignment warning at killer_l.txt(175): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(176) " "Verilog HDL assignment warning at killer_l.txt(176): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(177) " "Verilog HDL assignment warning at killer_l.txt(177): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(178) " "Verilog HDL assignment warning at killer_l.txt(178): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(179) " "Verilog HDL assignment warning at killer_l.txt(179): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786792 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(180) " "Verilog HDL assignment warning at killer_l.txt(180): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(181) " "Verilog HDL assignment warning at killer_l.txt(181): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(182) " "Verilog HDL assignment warning at killer_l.txt(182): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(183) " "Verilog HDL assignment warning at killer_l.txt(183): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(184) " "Verilog HDL assignment warning at killer_l.txt(184): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(185) " "Verilog HDL assignment warning at killer_l.txt(185): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(186) " "Verilog HDL assignment warning at killer_l.txt(186): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(187) " "Verilog HDL assignment warning at killer_l.txt(187): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(188) " "Verilog HDL assignment warning at killer_l.txt(188): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(189) " "Verilog HDL assignment warning at killer_l.txt(189): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(190) " "Verilog HDL assignment warning at killer_l.txt(190): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(191) " "Verilog HDL assignment warning at killer_l.txt(191): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(192) " "Verilog HDL assignment warning at killer_l.txt(192): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(193) " "Verilog HDL assignment warning at killer_l.txt(193): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(194) " "Verilog HDL assignment warning at killer_l.txt(194): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(195) " "Verilog HDL assignment warning at killer_l.txt(195): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(196) " "Verilog HDL assignment warning at killer_l.txt(196): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(197) " "Verilog HDL assignment warning at killer_l.txt(197): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(198) " "Verilog HDL assignment warning at killer_l.txt(198): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(199) " "Verilog HDL assignment warning at killer_l.txt(199): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(200) " "Verilog HDL assignment warning at killer_l.txt(200): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(201) " "Verilog HDL assignment warning at killer_l.txt(201): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(202) " "Verilog HDL assignment warning at killer_l.txt(202): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(203) " "Verilog HDL assignment warning at killer_l.txt(203): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(204) " "Verilog HDL assignment warning at killer_l.txt(204): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(205) " "Verilog HDL assignment warning at killer_l.txt(205): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786793 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(206) " "Verilog HDL assignment warning at killer_l.txt(206): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(207) " "Verilog HDL assignment warning at killer_l.txt(207): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(208) " "Verilog HDL assignment warning at killer_l.txt(208): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(209) " "Verilog HDL assignment warning at killer_l.txt(209): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(210) " "Verilog HDL assignment warning at killer_l.txt(210): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(211) " "Verilog HDL assignment warning at killer_l.txt(211): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(212) " "Verilog HDL assignment warning at killer_l.txt(212): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(213) " "Verilog HDL assignment warning at killer_l.txt(213): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(214) " "Verilog HDL assignment warning at killer_l.txt(214): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(215) " "Verilog HDL assignment warning at killer_l.txt(215): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(216) " "Verilog HDL assignment warning at killer_l.txt(216): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(217) " "Verilog HDL assignment warning at killer_l.txt(217): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(218) " "Verilog HDL assignment warning at killer_l.txt(218): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(219) " "Verilog HDL assignment warning at killer_l.txt(219): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(220) " "Verilog HDL assignment warning at killer_l.txt(220): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(221) " "Verilog HDL assignment warning at killer_l.txt(221): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(222) " "Verilog HDL assignment warning at killer_l.txt(222): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(223) " "Verilog HDL assignment warning at killer_l.txt(223): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(224) " "Verilog HDL assignment warning at killer_l.txt(224): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(225) " "Verilog HDL assignment warning at killer_l.txt(225): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(226) " "Verilog HDL assignment warning at killer_l.txt(226): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(227) " "Verilog HDL assignment warning at killer_l.txt(227): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(228) " "Verilog HDL assignment warning at killer_l.txt(228): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(229) " "Verilog HDL assignment warning at killer_l.txt(229): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(230) " "Verilog HDL assignment warning at killer_l.txt(230): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(231) " "Verilog HDL assignment warning at killer_l.txt(231): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786794 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(232) " "Verilog HDL assignment warning at killer_l.txt(232): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(233) " "Verilog HDL assignment warning at killer_l.txt(233): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(234) " "Verilog HDL assignment warning at killer_l.txt(234): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(235) " "Verilog HDL assignment warning at killer_l.txt(235): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(236) " "Verilog HDL assignment warning at killer_l.txt(236): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(237) " "Verilog HDL assignment warning at killer_l.txt(237): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(238) " "Verilog HDL assignment warning at killer_l.txt(238): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(239) " "Verilog HDL assignment warning at killer_l.txt(239): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(240) " "Verilog HDL assignment warning at killer_l.txt(240): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(241) " "Verilog HDL assignment warning at killer_l.txt(241): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(242) " "Verilog HDL assignment warning at killer_l.txt(242): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(243) " "Verilog HDL assignment warning at killer_l.txt(243): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(244) " "Verilog HDL assignment warning at killer_l.txt(244): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(245) " "Verilog HDL assignment warning at killer_l.txt(245): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(246) " "Verilog HDL assignment warning at killer_l.txt(246): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(247) " "Verilog HDL assignment warning at killer_l.txt(247): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(248) " "Verilog HDL assignment warning at killer_l.txt(248): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(249) " "Verilog HDL assignment warning at killer_l.txt(249): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(250) " "Verilog HDL assignment warning at killer_l.txt(250): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(251) " "Verilog HDL assignment warning at killer_l.txt(251): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(252) " "Verilog HDL assignment warning at killer_l.txt(252): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(253) " "Verilog HDL assignment warning at killer_l.txt(253): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(254) " "Verilog HDL assignment warning at killer_l.txt(254): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(255) " "Verilog HDL assignment warning at killer_l.txt(255): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(256) " "Verilog HDL assignment warning at killer_l.txt(256): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(257) " "Verilog HDL assignment warning at killer_l.txt(257): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786795 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(258) " "Verilog HDL assignment warning at killer_l.txt(258): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(259) " "Verilog HDL assignment warning at killer_l.txt(259): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(260) " "Verilog HDL assignment warning at killer_l.txt(260): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(261) " "Verilog HDL assignment warning at killer_l.txt(261): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(262) " "Verilog HDL assignment warning at killer_l.txt(262): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(263) " "Verilog HDL assignment warning at killer_l.txt(263): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(264) " "Verilog HDL assignment warning at killer_l.txt(264): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(265) " "Verilog HDL assignment warning at killer_l.txt(265): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(266) " "Verilog HDL assignment warning at killer_l.txt(266): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(267) " "Verilog HDL assignment warning at killer_l.txt(267): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(268) " "Verilog HDL assignment warning at killer_l.txt(268): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(269) " "Verilog HDL assignment warning at killer_l.txt(269): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(270) " "Verilog HDL assignment warning at killer_l.txt(270): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(271) " "Verilog HDL assignment warning at killer_l.txt(271): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(272) " "Verilog HDL assignment warning at killer_l.txt(272): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(273) " "Verilog HDL assignment warning at killer_l.txt(273): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(274) " "Verilog HDL assignment warning at killer_l.txt(274): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(275) " "Verilog HDL assignment warning at killer_l.txt(275): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(276) " "Verilog HDL assignment warning at killer_l.txt(276): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(277) " "Verilog HDL assignment warning at killer_l.txt(277): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(278) " "Verilog HDL assignment warning at killer_l.txt(278): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(279) " "Verilog HDL assignment warning at killer_l.txt(279): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(280) " "Verilog HDL assignment warning at killer_l.txt(280): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(281) " "Verilog HDL assignment warning at killer_l.txt(281): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786796 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(282) " "Verilog HDL assignment warning at killer_l.txt(282): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(283) " "Verilog HDL assignment warning at killer_l.txt(283): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(284) " "Verilog HDL assignment warning at killer_l.txt(284): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(285) " "Verilog HDL assignment warning at killer_l.txt(285): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(286) " "Verilog HDL assignment warning at killer_l.txt(286): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(287) " "Verilog HDL assignment warning at killer_l.txt(287): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(288) " "Verilog HDL assignment warning at killer_l.txt(288): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(289) " "Verilog HDL assignment warning at killer_l.txt(289): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(290) " "Verilog HDL assignment warning at killer_l.txt(290): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(291) " "Verilog HDL assignment warning at killer_l.txt(291): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(292) " "Verilog HDL assignment warning at killer_l.txt(292): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(293) " "Verilog HDL assignment warning at killer_l.txt(293): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(294) " "Verilog HDL assignment warning at killer_l.txt(294): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(295) " "Verilog HDL assignment warning at killer_l.txt(295): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(296) " "Verilog HDL assignment warning at killer_l.txt(296): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(297) " "Verilog HDL assignment warning at killer_l.txt(297): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(298) " "Verilog HDL assignment warning at killer_l.txt(298): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(299) " "Verilog HDL assignment warning at killer_l.txt(299): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(300) " "Verilog HDL assignment warning at killer_l.txt(300): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(301) " "Verilog HDL assignment warning at killer_l.txt(301): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(302) " "Verilog HDL assignment warning at killer_l.txt(302): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(303) " "Verilog HDL assignment warning at killer_l.txt(303): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(304) " "Verilog HDL assignment warning at killer_l.txt(304): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(305) " "Verilog HDL assignment warning at killer_l.txt(305): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786797 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(306) " "Verilog HDL assignment warning at killer_l.txt(306): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(307) " "Verilog HDL assignment warning at killer_l.txt(307): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(308) " "Verilog HDL assignment warning at killer_l.txt(308): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(309) " "Verilog HDL assignment warning at killer_l.txt(309): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(310) " "Verilog HDL assignment warning at killer_l.txt(310): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(311) " "Verilog HDL assignment warning at killer_l.txt(311): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(312) " "Verilog HDL assignment warning at killer_l.txt(312): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(313) " "Verilog HDL assignment warning at killer_l.txt(313): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(314) " "Verilog HDL assignment warning at killer_l.txt(314): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(315) " "Verilog HDL assignment warning at killer_l.txt(315): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(316) " "Verilog HDL assignment warning at killer_l.txt(316): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(317) " "Verilog HDL assignment warning at killer_l.txt(317): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(318) " "Verilog HDL assignment warning at killer_l.txt(318): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(319) " "Verilog HDL assignment warning at killer_l.txt(319): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(320) " "Verilog HDL assignment warning at killer_l.txt(320): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(321) " "Verilog HDL assignment warning at killer_l.txt(321): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(322) " "Verilog HDL assignment warning at killer_l.txt(322): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(323) " "Verilog HDL assignment warning at killer_l.txt(323): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(324) " "Verilog HDL assignment warning at killer_l.txt(324): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(325) " "Verilog HDL assignment warning at killer_l.txt(325): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(326) " "Verilog HDL assignment warning at killer_l.txt(326): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(327) " "Verilog HDL assignment warning at killer_l.txt(327): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(328) " "Verilog HDL assignment warning at killer_l.txt(328): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(329) " "Verilog HDL assignment warning at killer_l.txt(329): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786798 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(330) " "Verilog HDL assignment warning at killer_l.txt(330): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(331) " "Verilog HDL assignment warning at killer_l.txt(331): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(332) " "Verilog HDL assignment warning at killer_l.txt(332): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(333) " "Verilog HDL assignment warning at killer_l.txt(333): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(334) " "Verilog HDL assignment warning at killer_l.txt(334): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(335) " "Verilog HDL assignment warning at killer_l.txt(335): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(336) " "Verilog HDL assignment warning at killer_l.txt(336): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(337) " "Verilog HDL assignment warning at killer_l.txt(337): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(338) " "Verilog HDL assignment warning at killer_l.txt(338): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(339) " "Verilog HDL assignment warning at killer_l.txt(339): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(340) " "Verilog HDL assignment warning at killer_l.txt(340): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(341) " "Verilog HDL assignment warning at killer_l.txt(341): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(342) " "Verilog HDL assignment warning at killer_l.txt(342): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(343) " "Verilog HDL assignment warning at killer_l.txt(343): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(344) " "Verilog HDL assignment warning at killer_l.txt(344): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(345) " "Verilog HDL assignment warning at killer_l.txt(345): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(346) " "Verilog HDL assignment warning at killer_l.txt(346): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(347) " "Verilog HDL assignment warning at killer_l.txt(347): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(348) " "Verilog HDL assignment warning at killer_l.txt(348): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(349) " "Verilog HDL assignment warning at killer_l.txt(349): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(350) " "Verilog HDL assignment warning at killer_l.txt(350): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(351) " "Verilog HDL assignment warning at killer_l.txt(351): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(352) " "Verilog HDL assignment warning at killer_l.txt(352): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(353) " "Verilog HDL assignment warning at killer_l.txt(353): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786799 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(354) " "Verilog HDL assignment warning at killer_l.txt(354): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(355) " "Verilog HDL assignment warning at killer_l.txt(355): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(356) " "Verilog HDL assignment warning at killer_l.txt(356): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(357) " "Verilog HDL assignment warning at killer_l.txt(357): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(358) " "Verilog HDL assignment warning at killer_l.txt(358): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(359) " "Verilog HDL assignment warning at killer_l.txt(359): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(360) " "Verilog HDL assignment warning at killer_l.txt(360): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(361) " "Verilog HDL assignment warning at killer_l.txt(361): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(362) " "Verilog HDL assignment warning at killer_l.txt(362): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(363) " "Verilog HDL assignment warning at killer_l.txt(363): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(364) " "Verilog HDL assignment warning at killer_l.txt(364): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(365) " "Verilog HDL assignment warning at killer_l.txt(365): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(366) " "Verilog HDL assignment warning at killer_l.txt(366): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(367) " "Verilog HDL assignment warning at killer_l.txt(367): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(368) " "Verilog HDL assignment warning at killer_l.txt(368): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(369) " "Verilog HDL assignment warning at killer_l.txt(369): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(370) " "Verilog HDL assignment warning at killer_l.txt(370): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(371) " "Verilog HDL assignment warning at killer_l.txt(371): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(372) " "Verilog HDL assignment warning at killer_l.txt(372): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(373) " "Verilog HDL assignment warning at killer_l.txt(373): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(374) " "Verilog HDL assignment warning at killer_l.txt(374): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(375) " "Verilog HDL assignment warning at killer_l.txt(375): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(376) " "Verilog HDL assignment warning at killer_l.txt(376): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(377) " "Verilog HDL assignment warning at killer_l.txt(377): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786800 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(378) " "Verilog HDL assignment warning at killer_l.txt(378): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(379) " "Verilog HDL assignment warning at killer_l.txt(379): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(380) " "Verilog HDL assignment warning at killer_l.txt(380): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(381) " "Verilog HDL assignment warning at killer_l.txt(381): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(382) " "Verilog HDL assignment warning at killer_l.txt(382): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(383) " "Verilog HDL assignment warning at killer_l.txt(383): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(384) " "Verilog HDL assignment warning at killer_l.txt(384): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(385) " "Verilog HDL assignment warning at killer_l.txt(385): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(386) " "Verilog HDL assignment warning at killer_l.txt(386): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(387) " "Verilog HDL assignment warning at killer_l.txt(387): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(388) " "Verilog HDL assignment warning at killer_l.txt(388): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(389) " "Verilog HDL assignment warning at killer_l.txt(389): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(390) " "Verilog HDL assignment warning at killer_l.txt(390): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(391) " "Verilog HDL assignment warning at killer_l.txt(391): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(392) " "Verilog HDL assignment warning at killer_l.txt(392): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(393) " "Verilog HDL assignment warning at killer_l.txt(393): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(394) " "Verilog HDL assignment warning at killer_l.txt(394): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(395) " "Verilog HDL assignment warning at killer_l.txt(395): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(396) " "Verilog HDL assignment warning at killer_l.txt(396): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(397) " "Verilog HDL assignment warning at killer_l.txt(397): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(398) " "Verilog HDL assignment warning at killer_l.txt(398): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(399) " "Verilog HDL assignment warning at killer_l.txt(399): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(400) " "Verilog HDL assignment warning at killer_l.txt(400): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(401) " "Verilog HDL assignment warning at killer_l.txt(401): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(402) " "Verilog HDL assignment warning at killer_l.txt(402): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(403) " "Verilog HDL assignment warning at killer_l.txt(403): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786801 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(404) " "Verilog HDL assignment warning at killer_l.txt(404): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(405) " "Verilog HDL assignment warning at killer_l.txt(405): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(406) " "Verilog HDL assignment warning at killer_l.txt(406): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(407) " "Verilog HDL assignment warning at killer_l.txt(407): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(408) " "Verilog HDL assignment warning at killer_l.txt(408): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(409) " "Verilog HDL assignment warning at killer_l.txt(409): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(410) " "Verilog HDL assignment warning at killer_l.txt(410): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(411) " "Verilog HDL assignment warning at killer_l.txt(411): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(412) " "Verilog HDL assignment warning at killer_l.txt(412): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(413) " "Verilog HDL assignment warning at killer_l.txt(413): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(414) " "Verilog HDL assignment warning at killer_l.txt(414): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(415) " "Verilog HDL assignment warning at killer_l.txt(415): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(416) " "Verilog HDL assignment warning at killer_l.txt(416): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(417) " "Verilog HDL assignment warning at killer_l.txt(417): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(418) " "Verilog HDL assignment warning at killer_l.txt(418): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(419) " "Verilog HDL assignment warning at killer_l.txt(419): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(420) " "Verilog HDL assignment warning at killer_l.txt(420): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(421) " "Verilog HDL assignment warning at killer_l.txt(421): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(422) " "Verilog HDL assignment warning at killer_l.txt(422): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(423) " "Verilog HDL assignment warning at killer_l.txt(423): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(424) " "Verilog HDL assignment warning at killer_l.txt(424): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(425) " "Verilog HDL assignment warning at killer_l.txt(425): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(426) " "Verilog HDL assignment warning at killer_l.txt(426): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(427) " "Verilog HDL assignment warning at killer_l.txt(427): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(428) " "Verilog HDL assignment warning at killer_l.txt(428): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786802 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(429) " "Verilog HDL assignment warning at killer_l.txt(429): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(430) " "Verilog HDL assignment warning at killer_l.txt(430): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(431) " "Verilog HDL assignment warning at killer_l.txt(431): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(432) " "Verilog HDL assignment warning at killer_l.txt(432): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(433) " "Verilog HDL assignment warning at killer_l.txt(433): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(434) " "Verilog HDL assignment warning at killer_l.txt(434): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(435) " "Verilog HDL assignment warning at killer_l.txt(435): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(436) " "Verilog HDL assignment warning at killer_l.txt(436): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(437) " "Verilog HDL assignment warning at killer_l.txt(437): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(438) " "Verilog HDL assignment warning at killer_l.txt(438): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(439) " "Verilog HDL assignment warning at killer_l.txt(439): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(440) " "Verilog HDL assignment warning at killer_l.txt(440): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(441) " "Verilog HDL assignment warning at killer_l.txt(441): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(442) " "Verilog HDL assignment warning at killer_l.txt(442): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(443) " "Verilog HDL assignment warning at killer_l.txt(443): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(444) " "Verilog HDL assignment warning at killer_l.txt(444): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(445) " "Verilog HDL assignment warning at killer_l.txt(445): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(446) " "Verilog HDL assignment warning at killer_l.txt(446): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(447) " "Verilog HDL assignment warning at killer_l.txt(447): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(448) " "Verilog HDL assignment warning at killer_l.txt(448): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(449) " "Verilog HDL assignment warning at killer_l.txt(449): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(450) " "Verilog HDL assignment warning at killer_l.txt(450): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(451) " "Verilog HDL assignment warning at killer_l.txt(451): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(452) " "Verilog HDL assignment warning at killer_l.txt(452): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(453) " "Verilog HDL assignment warning at killer_l.txt(453): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(454) " "Verilog HDL assignment warning at killer_l.txt(454): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(455) " "Verilog HDL assignment warning at killer_l.txt(455): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786803 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(456) " "Verilog HDL assignment warning at killer_l.txt(456): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(457) " "Verilog HDL assignment warning at killer_l.txt(457): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(458) " "Verilog HDL assignment warning at killer_l.txt(458): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(459) " "Verilog HDL assignment warning at killer_l.txt(459): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(460) " "Verilog HDL assignment warning at killer_l.txt(460): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(461) " "Verilog HDL assignment warning at killer_l.txt(461): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(462) " "Verilog HDL assignment warning at killer_l.txt(462): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(463) " "Verilog HDL assignment warning at killer_l.txt(463): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(464) " "Verilog HDL assignment warning at killer_l.txt(464): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(465) " "Verilog HDL assignment warning at killer_l.txt(465): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(466) " "Verilog HDL assignment warning at killer_l.txt(466): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(467) " "Verilog HDL assignment warning at killer_l.txt(467): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(468) " "Verilog HDL assignment warning at killer_l.txt(468): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(469) " "Verilog HDL assignment warning at killer_l.txt(469): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(470) " "Verilog HDL assignment warning at killer_l.txt(470): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(471) " "Verilog HDL assignment warning at killer_l.txt(471): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(472) " "Verilog HDL assignment warning at killer_l.txt(472): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(473) " "Verilog HDL assignment warning at killer_l.txt(473): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(474) " "Verilog HDL assignment warning at killer_l.txt(474): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(475) " "Verilog HDL assignment warning at killer_l.txt(475): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(476) " "Verilog HDL assignment warning at killer_l.txt(476): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(477) " "Verilog HDL assignment warning at killer_l.txt(477): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(478) " "Verilog HDL assignment warning at killer_l.txt(478): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(479) " "Verilog HDL assignment warning at killer_l.txt(479): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(480) " "Verilog HDL assignment warning at killer_l.txt(480): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786804 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(481) " "Verilog HDL assignment warning at killer_l.txt(481): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(482) " "Verilog HDL assignment warning at killer_l.txt(482): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(483) " "Verilog HDL assignment warning at killer_l.txt(483): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(484) " "Verilog HDL assignment warning at killer_l.txt(484): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(485) " "Verilog HDL assignment warning at killer_l.txt(485): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(486) " "Verilog HDL assignment warning at killer_l.txt(486): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(487) " "Verilog HDL assignment warning at killer_l.txt(487): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(488) " "Verilog HDL assignment warning at killer_l.txt(488): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(489) " "Verilog HDL assignment warning at killer_l.txt(489): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(490) " "Verilog HDL assignment warning at killer_l.txt(490): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(491) " "Verilog HDL assignment warning at killer_l.txt(491): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(492) " "Verilog HDL assignment warning at killer_l.txt(492): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(493) " "Verilog HDL assignment warning at killer_l.txt(493): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(494) " "Verilog HDL assignment warning at killer_l.txt(494): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(495) " "Verilog HDL assignment warning at killer_l.txt(495): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(496) " "Verilog HDL assignment warning at killer_l.txt(496): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(497) " "Verilog HDL assignment warning at killer_l.txt(497): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(498) " "Verilog HDL assignment warning at killer_l.txt(498): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(499) " "Verilog HDL assignment warning at killer_l.txt(499): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(500) " "Verilog HDL assignment warning at killer_l.txt(500): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(501) " "Verilog HDL assignment warning at killer_l.txt(501): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(502) " "Verilog HDL assignment warning at killer_l.txt(502): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(503) " "Verilog HDL assignment warning at killer_l.txt(503): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(504) " "Verilog HDL assignment warning at killer_l.txt(504): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(505) " "Verilog HDL assignment warning at killer_l.txt(505): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(506) " "Verilog HDL assignment warning at killer_l.txt(506): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786805 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(507) " "Verilog HDL assignment warning at killer_l.txt(507): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(508) " "Verilog HDL assignment warning at killer_l.txt(508): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(509) " "Verilog HDL assignment warning at killer_l.txt(509): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(510) " "Verilog HDL assignment warning at killer_l.txt(510): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(511) " "Verilog HDL assignment warning at killer_l.txt(511): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(512) " "Verilog HDL assignment warning at killer_l.txt(512): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(513) " "Verilog HDL assignment warning at killer_l.txt(513): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(514) " "Verilog HDL assignment warning at killer_l.txt(514): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(515) " "Verilog HDL assignment warning at killer_l.txt(515): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(516) " "Verilog HDL assignment warning at killer_l.txt(516): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(517) " "Verilog HDL assignment warning at killer_l.txt(517): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(518) " "Verilog HDL assignment warning at killer_l.txt(518): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(519) " "Verilog HDL assignment warning at killer_l.txt(519): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(520) " "Verilog HDL assignment warning at killer_l.txt(520): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(521) " "Verilog HDL assignment warning at killer_l.txt(521): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(522) " "Verilog HDL assignment warning at killer_l.txt(522): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(523) " "Verilog HDL assignment warning at killer_l.txt(523): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(524) " "Verilog HDL assignment warning at killer_l.txt(524): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(525) " "Verilog HDL assignment warning at killer_l.txt(525): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(526) " "Verilog HDL assignment warning at killer_l.txt(526): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(527) " "Verilog HDL assignment warning at killer_l.txt(527): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(528) " "Verilog HDL assignment warning at killer_l.txt(528): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(529) " "Verilog HDL assignment warning at killer_l.txt(529): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(530) " "Verilog HDL assignment warning at killer_l.txt(530): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(531) " "Verilog HDL assignment warning at killer_l.txt(531): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786806 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(532) " "Verilog HDL assignment warning at killer_l.txt(532): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(533) " "Verilog HDL assignment warning at killer_l.txt(533): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(534) " "Verilog HDL assignment warning at killer_l.txt(534): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(535) " "Verilog HDL assignment warning at killer_l.txt(535): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(536) " "Verilog HDL assignment warning at killer_l.txt(536): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(537) " "Verilog HDL assignment warning at killer_l.txt(537): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(538) " "Verilog HDL assignment warning at killer_l.txt(538): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(539) " "Verilog HDL assignment warning at killer_l.txt(539): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(540) " "Verilog HDL assignment warning at killer_l.txt(540): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(541) " "Verilog HDL assignment warning at killer_l.txt(541): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(542) " "Verilog HDL assignment warning at killer_l.txt(542): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(543) " "Verilog HDL assignment warning at killer_l.txt(543): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(544) " "Verilog HDL assignment warning at killer_l.txt(544): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(545) " "Verilog HDL assignment warning at killer_l.txt(545): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(546) " "Verilog HDL assignment warning at killer_l.txt(546): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(547) " "Verilog HDL assignment warning at killer_l.txt(547): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(548) " "Verilog HDL assignment warning at killer_l.txt(548): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(549) " "Verilog HDL assignment warning at killer_l.txt(549): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(550) " "Verilog HDL assignment warning at killer_l.txt(550): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(551) " "Verilog HDL assignment warning at killer_l.txt(551): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(552) " "Verilog HDL assignment warning at killer_l.txt(552): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(553) " "Verilog HDL assignment warning at killer_l.txt(553): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(554) " "Verilog HDL assignment warning at killer_l.txt(554): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(555) " "Verilog HDL assignment warning at killer_l.txt(555): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(556) " "Verilog HDL assignment warning at killer_l.txt(556): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(557) " "Verilog HDL assignment warning at killer_l.txt(557): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786807 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(558) " "Verilog HDL assignment warning at killer_l.txt(558): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(559) " "Verilog HDL assignment warning at killer_l.txt(559): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(560) " "Verilog HDL assignment warning at killer_l.txt(560): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(561) " "Verilog HDL assignment warning at killer_l.txt(561): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(562) " "Verilog HDL assignment warning at killer_l.txt(562): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(563) " "Verilog HDL assignment warning at killer_l.txt(563): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(564) " "Verilog HDL assignment warning at killer_l.txt(564): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(565) " "Verilog HDL assignment warning at killer_l.txt(565): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(566) " "Verilog HDL assignment warning at killer_l.txt(566): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(567) " "Verilog HDL assignment warning at killer_l.txt(567): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(568) " "Verilog HDL assignment warning at killer_l.txt(568): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(569) " "Verilog HDL assignment warning at killer_l.txt(569): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(570) " "Verilog HDL assignment warning at killer_l.txt(570): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(571) " "Verilog HDL assignment warning at killer_l.txt(571): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(572) " "Verilog HDL assignment warning at killer_l.txt(572): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(573) " "Verilog HDL assignment warning at killer_l.txt(573): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(574) " "Verilog HDL assignment warning at killer_l.txt(574): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(575) " "Verilog HDL assignment warning at killer_l.txt(575): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(576) " "Verilog HDL assignment warning at killer_l.txt(576): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(577) " "Verilog HDL assignment warning at killer_l.txt(577): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(578) " "Verilog HDL assignment warning at killer_l.txt(578): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(579) " "Verilog HDL assignment warning at killer_l.txt(579): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(580) " "Verilog HDL assignment warning at killer_l.txt(580): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(581) " "Verilog HDL assignment warning at killer_l.txt(581): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(582) " "Verilog HDL assignment warning at killer_l.txt(582): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(583) " "Verilog HDL assignment warning at killer_l.txt(583): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786808 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(584) " "Verilog HDL assignment warning at killer_l.txt(584): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(585) " "Verilog HDL assignment warning at killer_l.txt(585): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(586) " "Verilog HDL assignment warning at killer_l.txt(586): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(587) " "Verilog HDL assignment warning at killer_l.txt(587): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(588) " "Verilog HDL assignment warning at killer_l.txt(588): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(589) " "Verilog HDL assignment warning at killer_l.txt(589): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(590) " "Verilog HDL assignment warning at killer_l.txt(590): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(591) " "Verilog HDL assignment warning at killer_l.txt(591): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(592) " "Verilog HDL assignment warning at killer_l.txt(592): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(593) " "Verilog HDL assignment warning at killer_l.txt(593): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(594) " "Verilog HDL assignment warning at killer_l.txt(594): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(595) " "Verilog HDL assignment warning at killer_l.txt(595): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(596) " "Verilog HDL assignment warning at killer_l.txt(596): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(597) " "Verilog HDL assignment warning at killer_l.txt(597): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(598) " "Verilog HDL assignment warning at killer_l.txt(598): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(599) " "Verilog HDL assignment warning at killer_l.txt(599): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(600) " "Verilog HDL assignment warning at killer_l.txt(600): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(601) " "Verilog HDL assignment warning at killer_l.txt(601): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(602) " "Verilog HDL assignment warning at killer_l.txt(602): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(603) " "Verilog HDL assignment warning at killer_l.txt(603): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(604) " "Verilog HDL assignment warning at killer_l.txt(604): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(605) " "Verilog HDL assignment warning at killer_l.txt(605): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(606) " "Verilog HDL assignment warning at killer_l.txt(606): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(607) " "Verilog HDL assignment warning at killer_l.txt(607): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(608) " "Verilog HDL assignment warning at killer_l.txt(608): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786809 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(609) " "Verilog HDL assignment warning at killer_l.txt(609): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(610) " "Verilog HDL assignment warning at killer_l.txt(610): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(611) " "Verilog HDL assignment warning at killer_l.txt(611): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(612) " "Verilog HDL assignment warning at killer_l.txt(612): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(613) " "Verilog HDL assignment warning at killer_l.txt(613): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(614) " "Verilog HDL assignment warning at killer_l.txt(614): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(615) " "Verilog HDL assignment warning at killer_l.txt(615): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(616) " "Verilog HDL assignment warning at killer_l.txt(616): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(617) " "Verilog HDL assignment warning at killer_l.txt(617): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(618) " "Verilog HDL assignment warning at killer_l.txt(618): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(619) " "Verilog HDL assignment warning at killer_l.txt(619): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(620) " "Verilog HDL assignment warning at killer_l.txt(620): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(621) " "Verilog HDL assignment warning at killer_l.txt(621): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(622) " "Verilog HDL assignment warning at killer_l.txt(622): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(623) " "Verilog HDL assignment warning at killer_l.txt(623): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(624) " "Verilog HDL assignment warning at killer_l.txt(624): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(625) " "Verilog HDL assignment warning at killer_l.txt(625): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(626) " "Verilog HDL assignment warning at killer_l.txt(626): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(627) " "Verilog HDL assignment warning at killer_l.txt(627): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(628) " "Verilog HDL assignment warning at killer_l.txt(628): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(629) " "Verilog HDL assignment warning at killer_l.txt(629): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(630) " "Verilog HDL assignment warning at killer_l.txt(630): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(631) " "Verilog HDL assignment warning at killer_l.txt(631): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(632) " "Verilog HDL assignment warning at killer_l.txt(632): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(633) " "Verilog HDL assignment warning at killer_l.txt(633): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(634) " "Verilog HDL assignment warning at killer_l.txt(634): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786810 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(635) " "Verilog HDL assignment warning at killer_l.txt(635): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(636) " "Verilog HDL assignment warning at killer_l.txt(636): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(637) " "Verilog HDL assignment warning at killer_l.txt(637): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(638) " "Verilog HDL assignment warning at killer_l.txt(638): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(639) " "Verilog HDL assignment warning at killer_l.txt(639): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(640) " "Verilog HDL assignment warning at killer_l.txt(640): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(641) " "Verilog HDL assignment warning at killer_l.txt(641): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(642) " "Verilog HDL assignment warning at killer_l.txt(642): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(643) " "Verilog HDL assignment warning at killer_l.txt(643): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(644) " "Verilog HDL assignment warning at killer_l.txt(644): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(645) " "Verilog HDL assignment warning at killer_l.txt(645): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(646) " "Verilog HDL assignment warning at killer_l.txt(646): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(647) " "Verilog HDL assignment warning at killer_l.txt(647): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(648) " "Verilog HDL assignment warning at killer_l.txt(648): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(649) " "Verilog HDL assignment warning at killer_l.txt(649): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(650) " "Verilog HDL assignment warning at killer_l.txt(650): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(651) " "Verilog HDL assignment warning at killer_l.txt(651): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(652) " "Verilog HDL assignment warning at killer_l.txt(652): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(653) " "Verilog HDL assignment warning at killer_l.txt(653): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(654) " "Verilog HDL assignment warning at killer_l.txt(654): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(655) " "Verilog HDL assignment warning at killer_l.txt(655): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(656) " "Verilog HDL assignment warning at killer_l.txt(656): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(657) " "Verilog HDL assignment warning at killer_l.txt(657): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786811 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(658) " "Verilog HDL assignment warning at killer_l.txt(658): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(659) " "Verilog HDL assignment warning at killer_l.txt(659): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(660) " "Verilog HDL assignment warning at killer_l.txt(660): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(661) " "Verilog HDL assignment warning at killer_l.txt(661): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(662) " "Verilog HDL assignment warning at killer_l.txt(662): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(663) " "Verilog HDL assignment warning at killer_l.txt(663): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(664) " "Verilog HDL assignment warning at killer_l.txt(664): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(665) " "Verilog HDL assignment warning at killer_l.txt(665): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(666) " "Verilog HDL assignment warning at killer_l.txt(666): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(667) " "Verilog HDL assignment warning at killer_l.txt(667): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(668) " "Verilog HDL assignment warning at killer_l.txt(668): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(669) " "Verilog HDL assignment warning at killer_l.txt(669): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(670) " "Verilog HDL assignment warning at killer_l.txt(670): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(671) " "Verilog HDL assignment warning at killer_l.txt(671): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(672) " "Verilog HDL assignment warning at killer_l.txt(672): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(673) " "Verilog HDL assignment warning at killer_l.txt(673): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(674) " "Verilog HDL assignment warning at killer_l.txt(674): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(675) " "Verilog HDL assignment warning at killer_l.txt(675): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(676) " "Verilog HDL assignment warning at killer_l.txt(676): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(677) " "Verilog HDL assignment warning at killer_l.txt(677): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(678) " "Verilog HDL assignment warning at killer_l.txt(678): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(679) " "Verilog HDL assignment warning at killer_l.txt(679): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(680) " "Verilog HDL assignment warning at killer_l.txt(680): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(681) " "Verilog HDL assignment warning at killer_l.txt(681): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(682) " "Verilog HDL assignment warning at killer_l.txt(682): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(683) " "Verilog HDL assignment warning at killer_l.txt(683): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786812 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(684) " "Verilog HDL assignment warning at killer_l.txt(684): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(685) " "Verilog HDL assignment warning at killer_l.txt(685): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(686) " "Verilog HDL assignment warning at killer_l.txt(686): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(687) " "Verilog HDL assignment warning at killer_l.txt(687): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(688) " "Verilog HDL assignment warning at killer_l.txt(688): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(689) " "Verilog HDL assignment warning at killer_l.txt(689): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(690) " "Verilog HDL assignment warning at killer_l.txt(690): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(691) " "Verilog HDL assignment warning at killer_l.txt(691): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(692) " "Verilog HDL assignment warning at killer_l.txt(692): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(693) " "Verilog HDL assignment warning at killer_l.txt(693): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(694) " "Verilog HDL assignment warning at killer_l.txt(694): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(695) " "Verilog HDL assignment warning at killer_l.txt(695): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(696) " "Verilog HDL assignment warning at killer_l.txt(696): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(697) " "Verilog HDL assignment warning at killer_l.txt(697): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(698) " "Verilog HDL assignment warning at killer_l.txt(698): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(699) " "Verilog HDL assignment warning at killer_l.txt(699): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(700) " "Verilog HDL assignment warning at killer_l.txt(700): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(701) " "Verilog HDL assignment warning at killer_l.txt(701): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(702) " "Verilog HDL assignment warning at killer_l.txt(702): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(703) " "Verilog HDL assignment warning at killer_l.txt(703): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(704) " "Verilog HDL assignment warning at killer_l.txt(704): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(705) " "Verilog HDL assignment warning at killer_l.txt(705): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(706) " "Verilog HDL assignment warning at killer_l.txt(706): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(707) " "Verilog HDL assignment warning at killer_l.txt(707): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(708) " "Verilog HDL assignment warning at killer_l.txt(708): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786813 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(709) " "Verilog HDL assignment warning at killer_l.txt(709): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(710) " "Verilog HDL assignment warning at killer_l.txt(710): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(711) " "Verilog HDL assignment warning at killer_l.txt(711): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(712) " "Verilog HDL assignment warning at killer_l.txt(712): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(713) " "Verilog HDL assignment warning at killer_l.txt(713): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(714) " "Verilog HDL assignment warning at killer_l.txt(714): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(715) " "Verilog HDL assignment warning at killer_l.txt(715): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(716) " "Verilog HDL assignment warning at killer_l.txt(716): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(717) " "Verilog HDL assignment warning at killer_l.txt(717): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(718) " "Verilog HDL assignment warning at killer_l.txt(718): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(719) " "Verilog HDL assignment warning at killer_l.txt(719): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(720) " "Verilog HDL assignment warning at killer_l.txt(720): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(721) " "Verilog HDL assignment warning at killer_l.txt(721): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(722) " "Verilog HDL assignment warning at killer_l.txt(722): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(723) " "Verilog HDL assignment warning at killer_l.txt(723): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(724) " "Verilog HDL assignment warning at killer_l.txt(724): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(725) " "Verilog HDL assignment warning at killer_l.txt(725): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(726) " "Verilog HDL assignment warning at killer_l.txt(726): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(727) " "Verilog HDL assignment warning at killer_l.txt(727): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(728) " "Verilog HDL assignment warning at killer_l.txt(728): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(729) " "Verilog HDL assignment warning at killer_l.txt(729): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(730) " "Verilog HDL assignment warning at killer_l.txt(730): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(731) " "Verilog HDL assignment warning at killer_l.txt(731): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(732) " "Verilog HDL assignment warning at killer_l.txt(732): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(733) " "Verilog HDL assignment warning at killer_l.txt(733): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786814 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(734) " "Verilog HDL assignment warning at killer_l.txt(734): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(735) " "Verilog HDL assignment warning at killer_l.txt(735): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(736) " "Verilog HDL assignment warning at killer_l.txt(736): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(737) " "Verilog HDL assignment warning at killer_l.txt(737): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(738) " "Verilog HDL assignment warning at killer_l.txt(738): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(739) " "Verilog HDL assignment warning at killer_l.txt(739): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(740) " "Verilog HDL assignment warning at killer_l.txt(740): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(741) " "Verilog HDL assignment warning at killer_l.txt(741): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(742) " "Verilog HDL assignment warning at killer_l.txt(742): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(743) " "Verilog HDL assignment warning at killer_l.txt(743): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(744) " "Verilog HDL assignment warning at killer_l.txt(744): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(745) " "Verilog HDL assignment warning at killer_l.txt(745): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(746) " "Verilog HDL assignment warning at killer_l.txt(746): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(747) " "Verilog HDL assignment warning at killer_l.txt(747): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(748) " "Verilog HDL assignment warning at killer_l.txt(748): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(749) " "Verilog HDL assignment warning at killer_l.txt(749): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(750) " "Verilog HDL assignment warning at killer_l.txt(750): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(751) " "Verilog HDL assignment warning at killer_l.txt(751): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(752) " "Verilog HDL assignment warning at killer_l.txt(752): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(753) " "Verilog HDL assignment warning at killer_l.txt(753): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(754) " "Verilog HDL assignment warning at killer_l.txt(754): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(755) " "Verilog HDL assignment warning at killer_l.txt(755): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(756) " "Verilog HDL assignment warning at killer_l.txt(756): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(757) " "Verilog HDL assignment warning at killer_l.txt(757): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(758) " "Verilog HDL assignment warning at killer_l.txt(758): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(759) " "Verilog HDL assignment warning at killer_l.txt(759): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786815 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(760) " "Verilog HDL assignment warning at killer_l.txt(760): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(761) " "Verilog HDL assignment warning at killer_l.txt(761): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(762) " "Verilog HDL assignment warning at killer_l.txt(762): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(763) " "Verilog HDL assignment warning at killer_l.txt(763): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(764) " "Verilog HDL assignment warning at killer_l.txt(764): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(765) " "Verilog HDL assignment warning at killer_l.txt(765): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(766) " "Verilog HDL assignment warning at killer_l.txt(766): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(767) " "Verilog HDL assignment warning at killer_l.txt(767): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(768) " "Verilog HDL assignment warning at killer_l.txt(768): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(769) " "Verilog HDL assignment warning at killer_l.txt(769): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(770) " "Verilog HDL assignment warning at killer_l.txt(770): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(771) " "Verilog HDL assignment warning at killer_l.txt(771): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(772) " "Verilog HDL assignment warning at killer_l.txt(772): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(773) " "Verilog HDL assignment warning at killer_l.txt(773): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(774) " "Verilog HDL assignment warning at killer_l.txt(774): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(775) " "Verilog HDL assignment warning at killer_l.txt(775): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(776) " "Verilog HDL assignment warning at killer_l.txt(776): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(777) " "Verilog HDL assignment warning at killer_l.txt(777): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(778) " "Verilog HDL assignment warning at killer_l.txt(778): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(779) " "Verilog HDL assignment warning at killer_l.txt(779): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(780) " "Verilog HDL assignment warning at killer_l.txt(780): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(781) " "Verilog HDL assignment warning at killer_l.txt(781): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(782) " "Verilog HDL assignment warning at killer_l.txt(782): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(783) " "Verilog HDL assignment warning at killer_l.txt(783): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786816 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(784) " "Verilog HDL assignment warning at killer_l.txt(784): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(785) " "Verilog HDL assignment warning at killer_l.txt(785): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(786) " "Verilog HDL assignment warning at killer_l.txt(786): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(787) " "Verilog HDL assignment warning at killer_l.txt(787): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(788) " "Verilog HDL assignment warning at killer_l.txt(788): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(789) " "Verilog HDL assignment warning at killer_l.txt(789): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(790) " "Verilog HDL assignment warning at killer_l.txt(790): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(791) " "Verilog HDL assignment warning at killer_l.txt(791): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(792) " "Verilog HDL assignment warning at killer_l.txt(792): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(793) " "Verilog HDL assignment warning at killer_l.txt(793): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(794) " "Verilog HDL assignment warning at killer_l.txt(794): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(795) " "Verilog HDL assignment warning at killer_l.txt(795): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(796) " "Verilog HDL assignment warning at killer_l.txt(796): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(797) " "Verilog HDL assignment warning at killer_l.txt(797): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(798) " "Verilog HDL assignment warning at killer_l.txt(798): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(799) " "Verilog HDL assignment warning at killer_l.txt(799): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(800) " "Verilog HDL assignment warning at killer_l.txt(800): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(801) " "Verilog HDL assignment warning at killer_l.txt(801): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(802) " "Verilog HDL assignment warning at killer_l.txt(802): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(803) " "Verilog HDL assignment warning at killer_l.txt(803): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(804) " "Verilog HDL assignment warning at killer_l.txt(804): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(805) " "Verilog HDL assignment warning at killer_l.txt(805): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(806) " "Verilog HDL assignment warning at killer_l.txt(806): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(807) " "Verilog HDL assignment warning at killer_l.txt(807): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(808) " "Verilog HDL assignment warning at killer_l.txt(808): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786817 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(809) " "Verilog HDL assignment warning at killer_l.txt(809): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(810) " "Verilog HDL assignment warning at killer_l.txt(810): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(811) " "Verilog HDL assignment warning at killer_l.txt(811): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(812) " "Verilog HDL assignment warning at killer_l.txt(812): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(813) " "Verilog HDL assignment warning at killer_l.txt(813): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(814) " "Verilog HDL assignment warning at killer_l.txt(814): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(815) " "Verilog HDL assignment warning at killer_l.txt(815): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(816) " "Verilog HDL assignment warning at killer_l.txt(816): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(817) " "Verilog HDL assignment warning at killer_l.txt(817): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(818) " "Verilog HDL assignment warning at killer_l.txt(818): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(819) " "Verilog HDL assignment warning at killer_l.txt(819): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(820) " "Verilog HDL assignment warning at killer_l.txt(820): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(821) " "Verilog HDL assignment warning at killer_l.txt(821): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(822) " "Verilog HDL assignment warning at killer_l.txt(822): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(823) " "Verilog HDL assignment warning at killer_l.txt(823): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(824) " "Verilog HDL assignment warning at killer_l.txt(824): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(825) " "Verilog HDL assignment warning at killer_l.txt(825): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(826) " "Verilog HDL assignment warning at killer_l.txt(826): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(827) " "Verilog HDL assignment warning at killer_l.txt(827): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(828) " "Verilog HDL assignment warning at killer_l.txt(828): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(829) " "Verilog HDL assignment warning at killer_l.txt(829): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(830) " "Verilog HDL assignment warning at killer_l.txt(830): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(831) " "Verilog HDL assignment warning at killer_l.txt(831): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(832) " "Verilog HDL assignment warning at killer_l.txt(832): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786818 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(833) " "Verilog HDL assignment warning at killer_l.txt(833): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(834) " "Verilog HDL assignment warning at killer_l.txt(834): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(835) " "Verilog HDL assignment warning at killer_l.txt(835): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(836) " "Verilog HDL assignment warning at killer_l.txt(836): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(837) " "Verilog HDL assignment warning at killer_l.txt(837): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(838) " "Verilog HDL assignment warning at killer_l.txt(838): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(839) " "Verilog HDL assignment warning at killer_l.txt(839): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(840) " "Verilog HDL assignment warning at killer_l.txt(840): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(841) " "Verilog HDL assignment warning at killer_l.txt(841): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(842) " "Verilog HDL assignment warning at killer_l.txt(842): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(843) " "Verilog HDL assignment warning at killer_l.txt(843): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(844) " "Verilog HDL assignment warning at killer_l.txt(844): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(845) " "Verilog HDL assignment warning at killer_l.txt(845): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(846) " "Verilog HDL assignment warning at killer_l.txt(846): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(847) " "Verilog HDL assignment warning at killer_l.txt(847): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(848) " "Verilog HDL assignment warning at killer_l.txt(848): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(849) " "Verilog HDL assignment warning at killer_l.txt(849): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(850) " "Verilog HDL assignment warning at killer_l.txt(850): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(851) " "Verilog HDL assignment warning at killer_l.txt(851): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(852) " "Verilog HDL assignment warning at killer_l.txt(852): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(853) " "Verilog HDL assignment warning at killer_l.txt(853): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(854) " "Verilog HDL assignment warning at killer_l.txt(854): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(855) " "Verilog HDL assignment warning at killer_l.txt(855): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(856) " "Verilog HDL assignment warning at killer_l.txt(856): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(857) " "Verilog HDL assignment warning at killer_l.txt(857): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786819 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(858) " "Verilog HDL assignment warning at killer_l.txt(858): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(859) " "Verilog HDL assignment warning at killer_l.txt(859): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(860) " "Verilog HDL assignment warning at killer_l.txt(860): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(861) " "Verilog HDL assignment warning at killer_l.txt(861): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(862) " "Verilog HDL assignment warning at killer_l.txt(862): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(863) " "Verilog HDL assignment warning at killer_l.txt(863): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(864) " "Verilog HDL assignment warning at killer_l.txt(864): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(865) " "Verilog HDL assignment warning at killer_l.txt(865): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(866) " "Verilog HDL assignment warning at killer_l.txt(866): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(867) " "Verilog HDL assignment warning at killer_l.txt(867): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(868) " "Verilog HDL assignment warning at killer_l.txt(868): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(869) " "Verilog HDL assignment warning at killer_l.txt(869): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(870) " "Verilog HDL assignment warning at killer_l.txt(870): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(871) " "Verilog HDL assignment warning at killer_l.txt(871): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(872) " "Verilog HDL assignment warning at killer_l.txt(872): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(873) " "Verilog HDL assignment warning at killer_l.txt(873): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(874) " "Verilog HDL assignment warning at killer_l.txt(874): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(875) " "Verilog HDL assignment warning at killer_l.txt(875): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(876) " "Verilog HDL assignment warning at killer_l.txt(876): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(877) " "Verilog HDL assignment warning at killer_l.txt(877): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(878) " "Verilog HDL assignment warning at killer_l.txt(878): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(879) " "Verilog HDL assignment warning at killer_l.txt(879): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(880) " "Verilog HDL assignment warning at killer_l.txt(880): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(881) " "Verilog HDL assignment warning at killer_l.txt(881): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(882) " "Verilog HDL assignment warning at killer_l.txt(882): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786820 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(883) " "Verilog HDL assignment warning at killer_l.txt(883): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786821 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(884) " "Verilog HDL assignment warning at killer_l.txt(884): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786821 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(885) " "Verilog HDL assignment warning at killer_l.txt(885): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786821 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(886) " "Verilog HDL assignment warning at killer_l.txt(886): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786821 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(887) " "Verilog HDL assignment warning at killer_l.txt(887): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786821 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(888) " "Verilog HDL assignment warning at killer_l.txt(888): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786821 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(889) " "Verilog HDL assignment warning at killer_l.txt(889): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786821 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(890) " "Verilog HDL assignment warning at killer_l.txt(890): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786821 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(891) " "Verilog HDL assignment warning at killer_l.txt(891): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786821 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(892) " "Verilog HDL assignment warning at killer_l.txt(892): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786821 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(893) " "Verilog HDL assignment warning at killer_l.txt(893): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786821 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(894) " "Verilog HDL assignment warning at killer_l.txt(894): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786821 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(895) " "Verilog HDL assignment warning at killer_l.txt(895): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786821 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(896) " "Verilog HDL assignment warning at killer_l.txt(896): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786821 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(897) " "Verilog HDL assignment warning at killer_l.txt(897): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786821 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(898) " "Verilog HDL assignment warning at killer_l.txt(898): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786821 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(899) " "Verilog HDL assignment warning at killer_l.txt(899): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786821 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 killer_l.txt(900) " "Verilog HDL assignment warning at killer_l.txt(900): truncated value with size 4 to match size of target (3)" {  } { { "sprite_hex/killer_l.txt" "" { Text "D:/ECE385/Final_project/sprite_hex/killer_l.txt" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786821 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 killer_ram.sv(256) " "Net \"mem.data_a\" at killer_ram.sv(256) has no driver or initial value, using a default initial value '0'" {  } { { "killer_ram.sv" "" { Text "D:/ECE385/Final_project/killer_ram.sv" 256 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270786824 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 killer_ram.sv(256) " "Net \"mem.waddr_a\" at killer_ram.sv(256) has no driver or initial value, using a default initial value '0'" {  } { { "killer_ram.sv" "" { Text "D:/ECE385/Final_project/killer_ram.sv" 256 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270786824 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 killer_ram.sv(256) " "Net \"mem.we_a\" at killer_ram.sv(256) has no driver or initial value, using a default initial value '0'" {  } { { "killer_ram.sv" "" { Text "D:/ECE385/Final_project/killer_ram.sv" 256 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270786824 "|lab8|killer:killer_ram|KILLER_L_ROM:KILLER_L_ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kill kill:kill_logic " "Elaborating entity \"kill\" for hierarchy \"kill:kill_logic\"" {  } { { "lab8.sv" "kill_logic" { Text "D:/ECE385/Final_project/lab8.sv" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270786836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "killerFSM killerFSM:killerFSM " "Elaborating entity \"killerFSM\" for hierarchy \"killerFSM:killerFSM\"" {  } { { "lab8.sv" "killerFSM" { Text "D:/ECE385/Final_project/lab8.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270786884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "save save:save_ram " "Elaborating entity \"save\" for hierarchy \"save:save_ram\"" {  } { { "lab8.sv" "save_ram" { Text "D:/ECE385/Final_project/lab8.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270786892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAVE_RAM save:save_ram\|SAVE_RAM:SAVE_RAM " "Elaborating entity \"SAVE_RAM\" for hierarchy \"save:save_ram\|SAVE_RAM:SAVE_RAM\"" {  } { { "save_ram.sv" "SAVE_RAM" { Text "D:/ECE385/Final_project/save_ram.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270786903 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 save_ram.sv(79) " "Verilog HDL assignment warning at save_ram.sv(79): truncated value with size 4 to match size of target (3)" {  } { { "save_ram.sv" "" { Text "D:/ECE385/Final_project/save_ram.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786905 "|lab8|save:save_ram|SAVE_RAM:SAVE_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 save_ram.sv(71) " "Net \"mem.data_a\" at save_ram.sv(71) has no driver or initial value, using a default initial value '0'" {  } { { "save_ram.sv" "" { Text "D:/ECE385/Final_project/save_ram.sv" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270786906 "|lab8|save:save_ram|SAVE_RAM:SAVE_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 save_ram.sv(71) " "Net \"mem.waddr_a\" at save_ram.sv(71) has no driver or initial value, using a default initial value '0'" {  } { { "save_ram.sv" "" { Text "D:/ECE385/Final_project/save_ram.sv" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270786906 "|lab8|save:save_ram|SAVE_RAM:SAVE_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 save_ram.sv(71) " "Net \"mem.we_a\" at save_ram.sv(71) has no driver or initial value, using a default initial value '0'" {  } { { "save_ram.sv" "" { Text "D:/ECE385/Final_project/save_ram.sv" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270786906 "|lab8|save:save_ram|SAVE_RAM:SAVE_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAVED_RAM save:save_ram\|SAVED_RAM:SAVED_RAM " "Elaborating entity \"SAVED_RAM\" for hierarchy \"save:save_ram\|SAVED_RAM:SAVED_RAM\"" {  } { { "save_ram.sv" "SAVED_RAM" { Text "D:/ECE385/Final_project/save_ram.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270786912 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 save_ram.sv(102) " "Verilog HDL assignment warning at save_ram.sv(102): truncated value with size 4 to match size of target (3)" {  } { { "save_ram.sv" "" { Text "D:/ECE385/Final_project/save_ram.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641270786914 "|lab8|save:save_ram|SAVED_RAM:SAVED_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 save_ram.sv(94) " "Net \"mem.data_a\" at save_ram.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "save_ram.sv" "" { Text "D:/ECE385/Final_project/save_ram.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270786915 "|lab8|save:save_ram|SAVED_RAM:SAVED_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 save_ram.sv(94) " "Net \"mem.waddr_a\" at save_ram.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "save_ram.sv" "" { Text "D:/ECE385/Final_project/save_ram.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270786915 "|lab8|save:save_ram|SAVED_RAM:SAVED_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 save_ram.sv(94) " "Net \"mem.we_a\" at save_ram.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "save_ram.sv" "" { Text "D:/ECE385/Final_project/save_ram.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641270786915 "|lab8|save:save_ram|SAVED_RAM:SAVED_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "lab8.sv" "color_instance" { Text "D:/ECE385/Final_project/lab8.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270786921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "lab8.sv" "hex_inst_0" { Text "D:/ECE385/Final_project/lab8.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270786952 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641270789152 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.04.12:33:12 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2022.01.04.12:33:12 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270792556 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270795024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270795157 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270798163 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270798230 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270798301 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270798388 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270798394 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270798394 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641270799081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "D:/ECE385/Final_project/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270799257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270799257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/ECE385/Final_project/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270799323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270799323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/ECE385/Final_project/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270799326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270799326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/ECE385/Final_project/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270799373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270799373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/ECE385/Final_project/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270799438 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/ECE385/Final_project/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270799438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270799438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/ECE385/Final_project/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270799488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270799488 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1641270805923 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1641270805923 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "27 " "Inferred 27 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "background:background_ram\|background_RAM:background_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"background:background_ram\|background_RAM:background_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_background_RAM_ea427172.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_background_RAM_ea427172.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "startpage:startpage_ram\|startpage_RAM:startpage_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"startpage:startpage_ram\|startpage_RAM:startpage_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_startpage_RAM_3a45c30b.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_startpage_RAM_3a45c30b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "killer:killer_ram\|KILLER_L_ROM:KILLER_L_ROM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"killer:killer_ram\|KILLER_L_ROM:KILLER_L_ROM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KILLER_L_ROM_e88500e2.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KILLER_L_ROM_e88500e2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "killer:killer_ram\|KILLER_R_ROM:KILLER_R_ROM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"killer:killer_ram\|KILLER_R_ROM:KILLER_R_ROM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KILLER_R_ROM_e9137859.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KILLER_R_ROM_e9137859.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "killer:killer_ram\|KILLER_D_ROM:KILLER_D_ROM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"killer:killer_ram\|KILLER_D_ROM:KILLER_D_ROM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KILLER_D_ROM_f212636d.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KILLER_D_ROM_f212636d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "killer:killer_ram\|KILLER_ROM:KILLER_ROM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"killer:killer_ram\|KILLER_ROM:KILLER_ROM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KILLER_ROM_93bde6c1.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KILLER_ROM_93bde6c1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ground:ground_ram\|nograss_RAM:nograss_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ground:ground_ram\|nograss_RAM:nograss_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_nograss_RAM_28068182.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_nograss_RAM_28068182.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ground:ground_ram\|ground_RAM:ground_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ground:ground_ram\|ground_RAM:ground_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_ground_RAM_99124fda.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_ground_RAM_99124fda.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "kid:kid_ram\|KID_RAM:KID_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"kid:kid_ram\|KID_RAM:KID_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KID_RAM_7a84a32f.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KID_RAM_7a84a32f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "kid:kid_ram\|KID_R1_RAM:KID_R1_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"kid:kid_ram\|KID_R1_RAM:KID_R1_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KID_R1_RAM_f4bf8e0f.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KID_R1_RAM_f4bf8e0f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "kid:kid_ram\|KID_R2_RAM:KID_R2_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"kid:kid_ram\|KID_R2_RAM:KID_R2_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KID_R2_RAM_f508b6f1.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KID_R2_RAM_f508b6f1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "kid:kid_ram\|KID_R3_RAM:KID_R3_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"kid:kid_ram\|KID_R3_RAM:KID_R3_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KID_R3_RAM_f518debe.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KID_R3_RAM_f518debe.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "kid:kid_ram\|KID_DIE_RAM:KID_DIE_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"kid:kid_ram\|KID_DIE_RAM:KID_DIE_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KID_DIE_RAM_986abab2.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KID_DIE_RAM_986abab2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "kid:kid_ram\|KID_L_RAM:KID_L_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"kid:kid_ram\|KID_L_RAM:KID_L_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KID_L_RAM_ae2cf3f8.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KID_L_RAM_ae2cf3f8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "kid:kid_ram\|KID_L1_RAM:KID_L1_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"kid:kid_ram\|KID_L1_RAM:KID_L1_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KID_L1_RAM_54333590.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KID_L1_RAM_54333590.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "kid:kid_ram\|KID_L2_RAM:KID_L2_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"kid:kid_ram\|KID_L2_RAM:KID_L2_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KID_L2_RAM_45bd5dc2.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KID_L2_RAM_45bd5dc2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "kid:kid_ram\|KID_L3_RAM:KID_L3_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"kid:kid_ram\|KID_L3_RAM:KID_L3_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KID_L3_RAM_458a6beb.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KID_L3_RAM_458a6beb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "kid:kid_ram\|KID_JR_RAM:KID_JR_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"kid:kid_ram\|KID_JR_RAM:KID_JR_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KID_JR_RAM_206654de.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KID_JR_RAM_206654de.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "kid:kid_ram\|KID_JR1_RAM:KID_JR1_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"kid:kid_ram\|KID_JR1_RAM:KID_JR1_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KID_JR1_RAM_e5b4767a.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KID_JR1_RAM_e5b4767a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "kid:kid_ram\|KID_FR_RAM:KID_FR_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"kid:kid_ram\|KID_FR_RAM:KID_FR_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KID_FR_RAM_fc92737f.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KID_FR_RAM_fc92737f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "kid:kid_ram\|KID_FR1_RAM:KID_FR1_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"kid:kid_ram\|KID_FR1_RAM:KID_FR1_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KID_FR1_RAM_cd7770f3.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KID_FR1_RAM_cd7770f3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "kid:kid_ram\|KID_JL_RAM:KID_JL_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"kid:kid_ram\|KID_JL_RAM:KID_JL_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KID_JL_RAM_3981f09f.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KID_JL_RAM_3981f09f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "kid:kid_ram\|KID_JL1_RAM:KID_JL1_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"kid:kid_ram\|KID_JL1_RAM:KID_JL1_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KID_JL1_RAM_57738ca2.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KID_JL1_RAM_57738ca2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "kid:kid_ram\|KID_FL_RAM:KID_FL_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"kid:kid_ram\|KID_FL_RAM:KID_FL_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KID_FL_RAM_fda9c33f.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KID_FL_RAM_fda9c33f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "kid:kid_ram\|KID_FL1_RAM:KID_FL1_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"kid:kid_ram\|KID_FL1_RAM:KID_FL1_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_KID_FL1_RAM_1b0c110a.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_KID_FL1_RAM_1b0c110a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "save:save_ram\|SAVE_RAM:SAVE_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"save:save_ram\|SAVE_RAM:SAVE_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_SAVE_RAM_3d009d88.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_SAVE_RAM_3d009d88.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "save:save_ram\|SAVED_RAM:SAVED_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"save:save_ram\|SAVED_RAM:SAVED_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_SAVED_RAM_aec35f4a.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_SAVED_RAM_aec35f4a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641270813838 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641270813838 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "30 " "Inferred 30 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult46 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult46\"" {  } { { "kill.sv" "Mult46" { Text "D:/ECE385/Final_project/kill.sv" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult11\"" {  } { { "kill.sv" "Mult11" { Text "D:/ECE385/Final_project/kill.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult0\"" {  } { { "kill.sv" "Mult0" { Text "D:/ECE385/Final_project/kill.sv" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult1\"" {  } { { "kill.sv" "Mult1" { Text "D:/ECE385/Final_project/kill.sv" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult2\"" {  } { { "kill.sv" "Mult2" { Text "D:/ECE385/Final_project/kill.sv" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult5\"" {  } { { "kill.sv" "Mult5" { Text "D:/ECE385/Final_project/kill.sv" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult8\"" {  } { { "kill.sv" "Mult8" { Text "D:/ECE385/Final_project/kill.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult9\"" {  } { { "kill.sv" "Mult9" { Text "D:/ECE385/Final_project/kill.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult12\"" {  } { { "kill.sv" "Mult12" { Text "D:/ECE385/Final_project/kill.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult16\"" {  } { { "kill.sv" "Mult16" { Text "D:/ECE385/Final_project/kill.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult19\"" {  } { { "kill.sv" "Mult19" { Text "D:/ECE385/Final_project/kill.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult20\"" {  } { { "kill.sv" "Mult20" { Text "D:/ECE385/Final_project/kill.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult21\"" {  } { { "kill.sv" "Mult21" { Text "D:/ECE385/Final_project/kill.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult23\"" {  } { { "kill.sv" "Mult23" { Text "D:/ECE385/Final_project/kill.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult24\"" {  } { { "kill.sv" "Mult24" { Text "D:/ECE385/Final_project/kill.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult25\"" {  } { { "kill.sv" "Mult25" { Text "D:/ECE385/Final_project/kill.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult27\"" {  } { { "kill.sv" "Mult27" { Text "D:/ECE385/Final_project/kill.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult29\"" {  } { { "kill.sv" "Mult29" { Text "D:/ECE385/Final_project/kill.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult30\"" {  } { { "kill.sv" "Mult30" { Text "D:/ECE385/Final_project/kill.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult31\"" {  } { { "kill.sv" "Mult31" { Text "D:/ECE385/Final_project/kill.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult32\"" {  } { { "kill.sv" "Mult32" { Text "D:/ECE385/Final_project/kill.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult34\"" {  } { { "kill.sv" "Mult34" { Text "D:/ECE385/Final_project/kill.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult36\"" {  } { { "kill.sv" "Mult36" { Text "D:/ECE385/Final_project/kill.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult38 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult38\"" {  } { { "kill.sv" "Mult38" { Text "D:/ECE385/Final_project/kill.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult41 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult41\"" {  } { { "kill.sv" "Mult41" { Text "D:/ECE385/Final_project/kill.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kill:kill_logic\|Mult47 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kill:kill_logic\|Mult47\"" {  } { { "kill.sv" "Mult47" { Text "D:/ECE385/Final_project/kill.sv" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "save:save_ram\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"save:save_ram\|Mult0\"" {  } { { "save_ram.sv" "Mult0" { Text "D:/ECE385/Final_project/save_ram.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "save:save_ram\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"save:save_ram\|Mult1\"" {  } { { "save_ram.sv" "Mult1" { Text "D:/ECE385/Final_project/save_ram.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "save:save_ram\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"save:save_ram\|Mult2\"" {  } { { "save_ram.sv" "Mult2" { Text "D:/ECE385/Final_project/save_ram.sv" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "save:save_ram\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"save:save_ram\|Mult3\"" {  } { { "save_ram.sv" "Mult3" { Text "D:/ECE385/Final_project/save_ram.sv" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270813846 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641270813846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:background_ram\|background_RAM:background_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"background:background_ram\|background_RAM:background_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270813878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:background_ram\|background_RAM:background_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"background:background_ram\|background_RAM:background_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270813878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270813878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270813878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270813878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270813878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270813878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270813878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270813878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270813878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_background_RAM_ea427172.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_background_RAM_ea427172.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270813878 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270813878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tb71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tb71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tb71 " "Found entity 1: altsyncram_tb71" {  } { { "db/altsyncram_tb71.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_tb71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270813934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270813934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "D:/ECE385/Final_project/db/decode_u9a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270814297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270814297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hob " "Found entity 1: mux_hob" {  } { { "db/mux_hob.tdf" "" { Text "D:/ECE385/Final_project/db/mux_hob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270814346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270814346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "startpage:startpage_ram\|startpage_RAM:startpage_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"startpage:startpage_ram\|startpage_RAM:startpage_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270814369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "startpage:startpage_ram\|startpage_RAM:startpage_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"startpage:startpage_ram\|startpage_RAM:startpage_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_startpage_RAM_3a45c30b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_startpage_RAM_3a45c30b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814369 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270814369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ga71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ga71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ga71 " "Found entity 1: altsyncram_ga71" {  } { { "db/altsyncram_ga71.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_ga71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270814425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270814425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "killer:killer_ram\|KILLER_L_ROM:KILLER_L_ROM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"killer:killer_ram\|KILLER_L_ROM:KILLER_L_ROM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270814768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "killer:killer_ram\|KILLER_L_ROM:KILLER_L_ROM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"killer:killer_ram\|KILLER_L_ROM:KILLER_L_ROM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KILLER_L_ROM_e88500e2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KILLER_L_ROM_e88500e2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814768 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270814768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9271 " "Found entity 1: altsyncram_9271" {  } { { "db/altsyncram_9271.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_9271.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270814821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270814821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "killer:killer_ram\|KILLER_R_ROM:KILLER_R_ROM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"killer:killer_ram\|KILLER_R_ROM:KILLER_R_ROM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270814849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "killer:killer_ram\|KILLER_R_ROM:KILLER_R_ROM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"killer:killer_ram\|KILLER_R_ROM:KILLER_R_ROM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KILLER_R_ROM_e9137859.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KILLER_R_ROM_e9137859.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814849 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270814849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d171.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d171.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d171 " "Found entity 1: altsyncram_d171" {  } { { "db/altsyncram_d171.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_d171.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270814900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270814900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "killer:killer_ram\|KILLER_D_ROM:KILLER_D_ROM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"killer:killer_ram\|KILLER_D_ROM:KILLER_D_ROM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270814928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "killer:killer_ram\|KILLER_D_ROM:KILLER_D_ROM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"killer:killer_ram\|KILLER_D_ROM:KILLER_D_ROM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KILLER_D_ROM_f212636d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KILLER_D_ROM_f212636d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270814928 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270814928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u171.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u171.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u171 " "Found entity 1: altsyncram_u171" {  } { { "db/altsyncram_u171.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_u171.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270814980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270814980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "killer:killer_ram\|KILLER_ROM:KILLER_ROM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"killer:killer_ram\|KILLER_ROM:KILLER_ROM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270815008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "killer:killer_ram\|KILLER_ROM:KILLER_ROM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"killer:killer_ram\|KILLER_ROM:KILLER_ROM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KILLER_ROM_93bde6c1.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KILLER_ROM_93bde6c1.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815008 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270815008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uu61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uu61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uu61 " "Found entity 1: altsyncram_uu61" {  } { { "db/altsyncram_uu61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_uu61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270815060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270815060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ground:ground_ram\|nograss_RAM:nograss_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ground:ground_ram\|nograss_RAM:nograss_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270815089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ground:ground_ram\|nograss_RAM:nograss_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ground:ground_ram\|nograss_RAM:nograss_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_nograss_RAM_28068182.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_nograss_RAM_28068182.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815089 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270815089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cs61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cs61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cs61 " "Found entity 1: altsyncram_cs61" {  } { { "db/altsyncram_cs61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_cs61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270815141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270815141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ground:ground_ram\|ground_RAM:ground_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ground:ground_ram\|ground_RAM:ground_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270815169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ground:ground_ram\|ground_RAM:ground_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ground:ground_ram\|ground_RAM:ground_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_ground_RAM_99124fda.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_ground_RAM_99124fda.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815169 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270815169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ft61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ft61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ft61 " "Found entity 1: altsyncram_ft61" {  } { { "db/altsyncram_ft61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_ft61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270815222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270815222 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/ECE385/Final_project/db/lab8.ram0_ground_RAM_99124fda.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/ECE385/Final_project/db/lab8.ram0_ground_RAM_99124fda.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/quartus/quartus_file/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1641270815227 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/ECE385/Final_project/db/lab8.ram0_ground_RAM_99124fda.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/ECE385/Final_project/db/lab8.ram0_ground_RAM_99124fda.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/quartus/quartus_file/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1641270815229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kid:kid_ram\|KID_RAM:KID_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"kid:kid_ram\|KID_RAM:KID_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270815250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kid:kid_ram\|KID_RAM:KID_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"kid:kid_ram\|KID_RAM:KID_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KID_RAM_7a84a32f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KID_RAM_7a84a32f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815250 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270815250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_li61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_li61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_li61 " "Found entity 1: altsyncram_li61" {  } { { "db/altsyncram_li61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_li61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270815302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270815302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kid:kid_ram\|KID_R1_RAM:KID_R1_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"kid:kid_ram\|KID_R1_RAM:KID_R1_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270815333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kid:kid_ram\|KID_R1_RAM:KID_R1_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"kid:kid_ram\|KID_R1_RAM:KID_R1_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KID_R1_RAM_f4bf8e0f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KID_R1_RAM_f4bf8e0f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815333 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270815333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_st61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_st61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_st61 " "Found entity 1: altsyncram_st61" {  } { { "db/altsyncram_st61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_st61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270815385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270815385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kid:kid_ram\|KID_R2_RAM:KID_R2_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"kid:kid_ram\|KID_R2_RAM:KID_R2_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270815415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kid:kid_ram\|KID_R2_RAM:KID_R2_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"kid:kid_ram\|KID_R2_RAM:KID_R2_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KID_R2_RAM_f508b6f1.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KID_R2_RAM_f508b6f1.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815415 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270815415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qq61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qq61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qq61 " "Found entity 1: altsyncram_qq61" {  } { { "db/altsyncram_qq61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_qq61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270815467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270815467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kid:kid_ram\|KID_R3_RAM:KID_R3_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"kid:kid_ram\|KID_R3_RAM:KID_R3_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270815497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kid:kid_ram\|KID_R3_RAM:KID_R3_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"kid:kid_ram\|KID_R3_RAM:KID_R3_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KID_R3_RAM_f518debe.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KID_R3_RAM_f518debe.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815497 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270815497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tt61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tt61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tt61 " "Found entity 1: altsyncram_tt61" {  } { { "db/altsyncram_tt61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_tt61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270815549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270815549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kid:kid_ram\|KID_DIE_RAM:KID_DIE_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"kid:kid_ram\|KID_DIE_RAM:KID_DIE_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270815581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kid:kid_ram\|KID_DIE_RAM:KID_DIE_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"kid:kid_ram\|KID_DIE_RAM:KID_DIE_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KID_DIE_RAM_986abab2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KID_DIE_RAM_986abab2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815581 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270815581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l071.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l071 " "Found entity 1: altsyncram_l071" {  } { { "db/altsyncram_l071.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_l071.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270815633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270815633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kid:kid_ram\|KID_L_RAM:KID_L_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"kid:kid_ram\|KID_L_RAM:KID_L_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270815664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kid:kid_ram\|KID_L_RAM:KID_L_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"kid:kid_ram\|KID_L_RAM:KID_L_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KID_L_RAM_ae2cf3f8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KID_L_RAM_ae2cf3f8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815664 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270815664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2s61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2s61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2s61 " "Found entity 1: altsyncram_2s61" {  } { { "db/altsyncram_2s61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_2s61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270815716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270815716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kid:kid_ram\|KID_L1_RAM:KID_L1_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"kid:kid_ram\|KID_L1_RAM:KID_L1_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270815746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kid:kid_ram\|KID_L1_RAM:KID_L1_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"kid:kid_ram\|KID_L1_RAM:KID_L1_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KID_L1_RAM_54333590.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KID_L1_RAM_54333590.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815746 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270815746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1m61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1m61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1m61 " "Found entity 1: altsyncram_1m61" {  } { { "db/altsyncram_1m61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_1m61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270815801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270815801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kid:kid_ram\|KID_L2_RAM:KID_L2_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"kid:kid_ram\|KID_L2_RAM:KID_L2_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270815832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kid:kid_ram\|KID_L2_RAM:KID_L2_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"kid:kid_ram\|KID_L2_RAM:KID_L2_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KID_L2_RAM_45bd5dc2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KID_L2_RAM_45bd5dc2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815832 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270815832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vr61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vr61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vr61 " "Found entity 1: altsyncram_vr61" {  } { { "db/altsyncram_vr61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_vr61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270815884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270815884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kid:kid_ram\|KID_L3_RAM:KID_L3_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"kid:kid_ram\|KID_L3_RAM:KID_L3_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270815914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kid:kid_ram\|KID_L3_RAM:KID_L3_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"kid:kid_ram\|KID_L3_RAM:KID_L3_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KID_L3_RAM_458a6beb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KID_L3_RAM_458a6beb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815914 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270815914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4s61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4s61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4s61 " "Found entity 1: altsyncram_4s61" {  } { { "db/altsyncram_4s61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_4s61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270815967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270815967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kid:kid_ram\|KID_JR_RAM:KID_JR_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"kid:kid_ram\|KID_JR_RAM:KID_JR_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270815997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kid:kid_ram\|KID_JR_RAM:KID_JR_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"kid:kid_ram\|KID_JR_RAM:KID_JR_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KID_JR_RAM_206654de.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KID_JR_RAM_206654de.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270815997 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270815997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0r61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0r61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0r61 " "Found entity 1: altsyncram_0r61" {  } { { "db/altsyncram_0r61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_0r61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270816049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270816049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kid:kid_ram\|KID_JR1_RAM:KID_JR1_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"kid:kid_ram\|KID_JR1_RAM:KID_JR1_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270816080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kid:kid_ram\|KID_JR1_RAM:KID_JR1_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"kid:kid_ram\|KID_JR1_RAM:KID_JR1_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KID_JR1_RAM_e5b4767a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KID_JR1_RAM_e5b4767a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816080 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270816080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6u61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6u61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6u61 " "Found entity 1: altsyncram_6u61" {  } { { "db/altsyncram_6u61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_6u61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270816132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270816132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kid:kid_ram\|KID_FR_RAM:KID_FR_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"kid:kid_ram\|KID_FR_RAM:KID_FR_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270816163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kid:kid_ram\|KID_FR_RAM:KID_FR_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"kid:kid_ram\|KID_FR_RAM:KID_FR_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KID_FR_RAM_fc92737f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KID_FR_RAM_fc92737f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816163 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270816163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ns61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ns61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ns61 " "Found entity 1: altsyncram_ns61" {  } { { "db/altsyncram_ns61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_ns61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270816215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270816215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kid:kid_ram\|KID_FR1_RAM:KID_FR1_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"kid:kid_ram\|KID_FR1_RAM:KID_FR1_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270816246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kid:kid_ram\|KID_FR1_RAM:KID_FR1_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"kid:kid_ram\|KID_FR1_RAM:KID_FR1_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KID_FR1_RAM_cd7770f3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KID_FR1_RAM_cd7770f3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816246 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270816246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2u61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2u61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2u61 " "Found entity 1: altsyncram_2u61" {  } { { "db/altsyncram_2u61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_2u61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270816298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270816298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kid:kid_ram\|KID_JL_RAM:KID_JL_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"kid:kid_ram\|KID_JL_RAM:KID_JL_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270816331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kid:kid_ram\|KID_JL_RAM:KID_JL_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"kid:kid_ram\|KID_JL_RAM:KID_JL_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KID_JL_RAM_3981f09f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KID_JL_RAM_3981f09f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816331 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270816331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4r61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4r61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4r61 " "Found entity 1: altsyncram_4r61" {  } { { "db/altsyncram_4r61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_4r61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270816383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270816383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kid:kid_ram\|KID_JL1_RAM:KID_JL1_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"kid:kid_ram\|KID_JL1_RAM:KID_JL1_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270816414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kid:kid_ram\|KID_JL1_RAM:KID_JL1_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"kid:kid_ram\|KID_JL1_RAM:KID_JL1_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KID_JL1_RAM_57738ca2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KID_JL1_RAM_57738ca2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816414 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270816414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fs61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fs61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fs61 " "Found entity 1: altsyncram_fs61" {  } { { "db/altsyncram_fs61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_fs61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270816467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270816467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kid:kid_ram\|KID_FL_RAM:KID_FL_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"kid:kid_ram\|KID_FL_RAM:KID_FL_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270816498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kid:kid_ram\|KID_FL_RAM:KID_FL_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"kid:kid_ram\|KID_FL_RAM:KID_FL_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KID_FL_RAM_fda9c33f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KID_FL_RAM_fda9c33f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816498 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270816498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9v61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9v61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9v61 " "Found entity 1: altsyncram_9v61" {  } { { "db/altsyncram_9v61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_9v61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270816551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270816551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kid:kid_ram\|KID_FL1_RAM:KID_FL1_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"kid:kid_ram\|KID_FL1_RAM:KID_FL1_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270816581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kid:kid_ram\|KID_FL1_RAM:KID_FL1_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"kid:kid_ram\|KID_FL1_RAM:KID_FL1_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_KID_FL1_RAM_1b0c110a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_KID_FL1_RAM_1b0c110a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816582 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270816582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0t61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0t61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0t61 " "Found entity 1: altsyncram_0t61" {  } { { "db/altsyncram_0t61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_0t61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270816634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270816634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "save:save_ram\|SAVE_RAM:SAVE_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"save:save_ram\|SAVE_RAM:SAVE_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270816664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "save:save_ram\|SAVE_RAM:SAVE_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"save:save_ram\|SAVE_RAM:SAVE_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_SAVE_RAM_3d009d88.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_SAVE_RAM_3d009d88.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816664 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270816664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jj61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jj61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jj61 " "Found entity 1: altsyncram_jj61" {  } { { "db/altsyncram_jj61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_jj61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270816716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270816716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "save:save_ram\|SAVED_RAM:SAVED_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"save:save_ram\|SAVED_RAM:SAVED_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270816744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "save:save_ram\|SAVED_RAM:SAVED_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"save:save_ram\|SAVED_RAM:SAVED_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_SAVED_RAM_aec35f4a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_SAVED_RAM_aec35f4a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816745 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270816745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vq61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vq61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vq61 " "Found entity 1: altsyncram_vq61" {  } { { "db/altsyncram_vq61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_vq61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270816798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270816798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kill:kill_logic\|lpm_mult:Mult46 " "Elaborated megafunction instantiation \"kill:kill_logic\|lpm_mult:Mult46\"" {  } { { "kill.sv" "" { Text "D:/ECE385/Final_project/kill.sv" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270816871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kill:kill_logic\|lpm_mult:Mult46 " "Instantiated megafunction \"kill:kill_logic\|lpm_mult:Mult46\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270816871 ""}  } { { "kill.sv" "" { Text "D:/ECE385/Final_project/kill.sv" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270816871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "D:/ECE385/Final_project/db/mult_p5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641270816923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270816923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kill:kill_logic\|lpm_mult:Mult41 " "Elaborated megafunction instantiation \"kill:kill_logic\|lpm_mult:Mult41\"" {  } { { "kill.sv" "" { Text "D:/ECE385/Final_project/kill.sv" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270817329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kill:kill_logic\|lpm_mult:Mult41 " "Instantiated megafunction \"kill:kill_logic\|lpm_mult:Mult41\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270817329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270817329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270817329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270817329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270817329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270817329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270817329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270817329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641270817329 ""}  } { { "kill.sv" "" { Text "D:/ECE385/Final_project/kill.sv" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641270817329 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "save:save_ram\|SAVED_RAM:SAVED_RAM\|altsyncram:mem_rtl_0\|altsyncram_vq61:auto_generated\|ram_block1a3 " "Synthesized away node \"save:save_ram\|SAVED_RAM:SAVED_RAM\|altsyncram:mem_rtl_0\|altsyncram_vq61:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_vq61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_vq61.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus_file/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "save_ram.sv" "" { Text "D:/ECE385/Final_project/save_ram.sv" 29 0 0 } } { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 224 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270817678 "|lab8|save:save_ram|SAVED_RAM:SAVED_RAM|altsyncram:mem_rtl_0|altsyncram_vq61:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "save:save_ram\|SAVE_RAM:SAVE_RAM\|altsyncram:mem_rtl_0\|altsyncram_jj61:auto_generated\|ram_block1a3 " "Synthesized away node \"save:save_ram\|SAVE_RAM:SAVE_RAM\|altsyncram:mem_rtl_0\|altsyncram_jj61:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_jj61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_jj61.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus_file/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "save_ram.sv" "" { Text "D:/ECE385/Final_project/save_ram.sv" 28 0 0 } } { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 224 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270817678 "|lab8|save:save_ram|SAVE_RAM:SAVE_RAM|altsyncram:mem_rtl_0|altsyncram_jj61:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ground:ground_ram\|nograss_RAM:nograss_RAM\|altsyncram:mem_rtl_0\|altsyncram_cs61:auto_generated\|ram_block1a2 " "Synthesized away node \"ground:ground_ram\|nograss_RAM:nograss_RAM\|altsyncram:mem_rtl_0\|altsyncram_cs61:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_cs61.tdf" "" { Text "D:/ECE385/Final_project/db/altsyncram_cs61.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus_file/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ground_ram.sv" "" { Text "D:/ECE385/Final_project/ground_ram.sv" 444 0 0 } } { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 208 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270817678 "|lab8|ground:ground_ram|nograss_RAM:nograss_RAM|altsyncram:mem_rtl_0|altsyncram_cs61:auto_generated|ram_block1a2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1641270817678 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1641270817678 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1641270818360 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 442 -1 0 } } { "lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 356 -1 0 } } { "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 352 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/quartus/quartus_file/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/quartus/quartus_file/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 398 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/quartus/quartus_file/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 266 -1 0 } } { "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/ECE385/Final_project/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641270818589 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1641270818590 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641270825700 "|lab8|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641270825700 "|lab8|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641270825700 "|lab8|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641270825700 "|lab8|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641270825700 "|lab8|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641270825700 "|lab8|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641270825700 "|lab8|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641270825700 "|lab8|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641270825700 "|lab8|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641270825700 "|lab8|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641270825700 "|lab8|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641270825700 "|lab8|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641270825700 "|lab8|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641270825700 "|lab8|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641270825700 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270826052 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "118 " "118 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641270832644 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "kid_logic:kid_l\|kid_X_Pos\[0\]~10 " "Logic cell \"kid_logic:kid_l\|kid_X_Pos\[0\]~10\"" {  } { { "kid.sv" "kid_X_Pos\[0\]~10" { Text "D:/ECE385/Final_project/kid.sv" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270832697 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1641270832697 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641270832859 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1641270832859 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ECE385/Final_project/lab8.map.smsg " "Generated suppressed messages file D:/ECE385/Final_project/lab8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270833502 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641270836335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641270836335 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270836892 "|lab8|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270836892 "|lab8|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270836892 "|lab8|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "lab8.sv" "" { Text "D:/ECE385/Final_project/lab8.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641270836892 "|lab8|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1641270836892 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9322 " "Implemented 9322 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641270836893 ""} { "Info" "ICUT_CUT_TM_OPINS" "117 " "Implemented 117 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641270836893 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1641270836893 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8770 " "Implemented 8770 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641270836893 ""} { "Info" "ICUT_CUT_TM_RAMS" "315 " "Implemented 315 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1641270836893 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1641270836893 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "60 " "Implemented 60 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1641270836893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641270836893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5554 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5554 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5096 " "Peak virtual memory: 5096 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641270837135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 04 12:33:57 2022 " "Processing ended: Tue Jan 04 12:33:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641270837135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641270837135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641270837135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641270837135 ""}
