

================================================================
== Vivado HLS Report for 'Loop_4_proc'
================================================================
* Date:           Tue Mar 17 19:52:50 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        sharpen
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      7.33|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2067609|  2067609|  2067609|  2067609|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  2067607|  2067607|         5|          1|          1|  2067604|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     447|    310|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    129|
|Register         |        -|      -|     469|     96|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     916|    535|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |hw_output_V_value_V               |     +    |      0|  101|  37|          32|          32|
    |indvar_flatten_next_fu_138_p2     |     +    |      0|   68|  26|          21|           1|
    |p_hw_output_x_scan_1_fu_158_p2    |     +    |      0|   38|  16|          11|           1|
    |p_hw_output_y_scan_2_fu_164_p2    |     +    |      0|   38|  16|          11|           1|
    |p_439_fu_211_p2                   |     -    |      0|  101|  37|          32|          32|
    |p_443_fu_206_p2                   |     -    |      0|  101|  37|          32|          32|
    |ap_block_pp0_stage0_flag00001001  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state6_io                |    and   |      0|    0|   2|           1|           1|
    |tmp_last_V_fu_251_p2              |    and   |      0|    0|   2|           1|           1|
    |exitcond7_fu_144_p2               |   icmp   |      0|    0|   6|          11|           9|
    |exitcond_flatten_fu_132_p2        |   icmp   |      0|    0|  13|          21|          16|
    |p_442_fu_241_p2                   |   icmp   |      0|    0|  16|          28|           1|
    |p_444_fu_246_p2                   |   icmp   |      0|    0|  16|          28|           1|
    |tmp_1_fu_170_p2                   |   icmp   |      0|    0|   6|          11|          11|
    |tmp_3_mid1_fu_198_p2              |   icmp   |      0|    0|   6|          11|          11|
    |tmp_s_fu_193_p2                   |   icmp   |      0|    0|   6|          11|           9|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|    0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|    0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|    0|   2|           1|           1|
    |p_447_fu_285_p3                   |  select  |      0|    0|  30|           1|          30|
    |p_hw_output_x_scan_s_fu_150_p3    |  select  |      0|    0|  11|           1|           1|
    |p_hw_output_y_scan_s_fu_176_p3    |  select  |      0|    0|  11|           1|          11|
    |tmp_14_fu_274_p3                  |  select  |      0|    0|   2|           1|           2|
    |tmp_3_mid2_fu_236_p3              |  select  |      0|    0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|    0|   2|           1|           2|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                             |          |      0|  447| 310|         273|         212|
    +----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  21|          4|    1|          4|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                         |   9|          2|    1|          2|
    |ap_sig_ioackin_hw_output_V_value_V_ap_ack       |   9|          2|    1|          2|
    |hw_output_V_last_V_blk_n                        |   9|          2|    1|          2|
    |hw_output_V_value_V_blk_n                       |   9|          2|    1|          2|
    |indvar_flatten_reg_98                           |   9|          2|   21|         42|
    |p_delayed_input_stencil_stream_V_value_V_blk_n  |   9|          2|    1|          2|
    |p_hw_output_x_scan_2_reg_121                    |   9|          2|   11|         22|
    |p_hw_output_y_scan_1_phi_fu_113_p4              |   9|          2|   11|         22|
    |p_hw_output_y_scan_1_reg_109                    |   9|          2|   11|         22|
    |p_mul_stencil_stream_V_value_V_blk_n            |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 129|         28|   63|        128|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_reg_ioackin_hw_output_V_last_V_ap_ack   |   1|   0|    1|          0|
    |ap_reg_ioackin_hw_output_V_value_V_ap_ack  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_1_reg_332             |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_s_reg_354             |   1|   0|    1|          0|
    |ap_reg_pp0_iter3_p_439_reg_364             |  32|   0|   32|          0|
    |exitcond7_reg_311                          |   1|   0|    1|          0|
    |exitcond_flatten_reg_302                   |   1|   0|    1|          0|
    |indvar_flatten_reg_98                      |  21|   0|   21|          0|
    |p_439_reg_364                              |  32|   0|   32|          0|
    |p_442_reg_380                              |   1|   0|    1|          0|
    |p_444_reg_385                              |   1|   0|    1|          0|
    |p_hw_output_x_scan_2_reg_121               |  11|   0|   11|          0|
    |p_hw_output_x_scan_s_reg_317               |  11|   0|   11|          0|
    |p_hw_output_y_scan_1_reg_109               |  11|   0|   11|          0|
    |p_hw_output_y_scan_2_reg_327               |  11|   0|   11|          0|
    |p_hw_output_y_scan_s_reg_337               |  11|   0|   11|          0|
    |p_s_reg_349                                |  28|   0|   28|          0|
    |tmp_11_reg_370                             |  28|   0|   28|          0|
    |tmp_12_reg_375                             |  28|   0|   28|          0|
    |tmp_1_reg_332                              |   1|   0|    1|          0|
    |tmp_3_mid1_reg_359                         |   1|   0|    1|          0|
    |tmp_last_V_reg_390                         |   1|   0|    1|          0|
    |tmp_s_reg_354                              |   1|   0|    1|          0|
    |tmp_value_V_5_reg_342                      |  32|   0|   32|          0|
    |exitcond7_reg_311                          |  64|  32|    1|          0|
    |exitcond_flatten_reg_302                   |  64|  32|    1|          0|
    |tmp_value_V_5_reg_342                      |  64|  32|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 469|  96|  311|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |  in |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_rst                                            |  in |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_start                                          |  in |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_done                                           | out |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_continue                                       |  in |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_idle                                           | out |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_ready                                          | out |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|hw_output_V_value_V                               | out |   32|    ap_hs   |            hw_output_V_value_V           |    pointer   |
|hw_output_V_value_V_ap_vld                        | out |    1|    ap_hs   |            hw_output_V_value_V           |    pointer   |
|hw_output_V_value_V_ap_ack                        |  in |    1|    ap_hs   |            hw_output_V_value_V           |    pointer   |
|hw_output_V_last_V                                | out |    1|    ap_hs   |            hw_output_V_last_V            |    pointer   |
|hw_output_V_last_V_ap_vld                         | out |    1|    ap_hs   |            hw_output_V_last_V            |    pointer   |
|hw_output_V_last_V_ap_ack                         |  in |    1|    ap_hs   |            hw_output_V_last_V            |    pointer   |
|p_mul_stencil_stream_V_value_V_dout               |  in |   32|   ap_fifo  |      p_mul_stencil_stream_V_value_V      |    pointer   |
|p_mul_stencil_stream_V_value_V_empty_n            |  in |    1|   ap_fifo  |      p_mul_stencil_stream_V_value_V      |    pointer   |
|p_mul_stencil_stream_V_value_V_read               | out |    1|   ap_fifo  |      p_mul_stencil_stream_V_value_V      |    pointer   |
|p_delayed_input_stencil_stream_V_value_V_dout     |  in |   32|   ap_fifo  | p_delayed_input_stencil_stream_V_value_V |    pointer   |
|p_delayed_input_stencil_stream_V_value_V_empty_n  |  in |    1|   ap_fifo  | p_delayed_input_stencil_stream_V_value_V |    pointer   |
|p_delayed_input_stencil_stream_V_value_V_read     | out |    1|   ap_fifo  | p_delayed_input_stencil_stream_V_value_V |    pointer   |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_8 (5)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_mul_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (6)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_delayed_input_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (7)  [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i32* %p_mul_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_11 (8)  [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i32* %p_delayed_input_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_12 (9)  [1/1] 1.59ns
newFuncRoot:4  br label %.preheader


 <State 2>: 7.33ns
ST_2: indvar_flatten (11)  [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i21 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader56 ]

ST_2: p_hw_output_y_scan_1 (12)  [1/1] 0.00ns  loc: hls_target.cpp:265
.preheader:1  %p_hw_output_y_scan_1 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_y_scan_s, %.preheader56 ]

ST_2: p_hw_output_x_scan_2 (13)  [1/1] 0.00ns
.preheader:2  %p_hw_output_x_scan_2 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_x_scan_1, %.preheader56 ]

ST_2: exitcond_flatten (14)  [1/1] 3.15ns
.preheader:3  %exitcond_flatten = icmp eq i21 %indvar_flatten, -29548

ST_2: indvar_flatten_next (15)  [1/1] 2.59ns
.preheader:4  %indvar_flatten_next = add i21 %indvar_flatten, 1

ST_2: StgValue_18 (16)  [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %.exitStub, label %.preheader56

ST_2: exitcond7 (19)  [1/1] 2.94ns  loc: hls_target.cpp:265
.preheader56:1  %exitcond7 = icmp eq i11 %p_hw_output_x_scan_2, -130

ST_2: p_hw_output_x_scan_s (20)  [1/1] 2.07ns  loc: hls_target.cpp:265
.preheader56:2  %p_hw_output_x_scan_s = select i1 %exitcond7, i11 0, i11 %p_hw_output_x_scan_2

ST_2: p_hw_output_x_scan_1 (49)  [1/1] 2.33ns  loc: hls_target.cpp:265
.preheader56:31  %p_hw_output_x_scan_1 = add i11 %p_hw_output_x_scan_s, 1


 <State 3>: 4.40ns
ST_3: p_hw_output_y_scan_2 (21)  [1/1] 2.33ns  loc: hls_target.cpp:263
.preheader56:3  %p_hw_output_y_scan_2 = add i11 %p_hw_output_y_scan_1, 1

ST_3: tmp_1 (23)  [1/1] 2.94ns  loc: hls_target.cpp:298
.preheader56:5  %tmp_1 = icmp eq i11 %p_hw_output_y_scan_1, -971

ST_3: p_hw_output_y_scan_s (25)  [1/1] 2.07ns  loc: hls_target.cpp:265
.preheader56:7  %p_hw_output_y_scan_s = select i1 %exitcond7, i11 %p_hw_output_y_scan_2, i11 %p_hw_output_y_scan_1

ST_3: tmp_value_V_4 (28)  [1/1] 2.45ns  loc: hls_target.cpp:271
.preheader56:10  %tmp_value_V_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %p_mul_stencil_stream_V_value_V)

ST_3: tmp_value_V_5 (29)  [1/1] 2.45ns  loc: hls_target.cpp:276
.preheader56:11  %tmp_value_V_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %p_delayed_input_stencil_stream_V_value_V)

ST_3: p_s (30)  [1/1] 0.00ns  loc: hls_target.cpp:285
.preheader56:12  %p_s = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_value_V_4, i32 4, i32 31)

ST_3: tmp_s (45)  [1/1] 2.94ns  loc: hls_target.cpp:298
.preheader56:27  %tmp_s = icmp eq i11 %p_hw_output_x_scan_s, -131


 <State 4>: 2.94ns
ST_4: tmp_3_mid1 (22)  [1/1] 2.94ns  loc: hls_target.cpp:298
.preheader56:4  %tmp_3_mid1 = icmp eq i11 %p_hw_output_y_scan_2, -971

ST_4: p_438 (31)  [1/1] 0.00ns  loc: hls_target.cpp:285
.preheader56:13  %p_438 = zext i28 %p_s to i32

ST_4: p_443 (32)  [1/1] 2.90ns  loc: hls_target.cpp:290
.preheader56:14  %p_443 = sub i32 %p_438, %tmp_value_V_5

ST_4: p_439 (33)  [1/1] 2.90ns  loc: hls_target.cpp:286
.preheader56:15  %p_439 = sub i32 %tmp_value_V_5, %p_438

ST_4: tmp_11 (34)  [1/1] 0.00ns  loc: hls_target.cpp:289
.preheader56:16  %tmp_11 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_439, i32 4, i32 31)

ST_4: tmp_12 (36)  [1/1] 0.00ns  loc: hls_target.cpp:291
.preheader56:18  %tmp_12 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_443, i32 4, i32 31)


 <State 5>: 3.26ns
ST_5: tmp_3_mid2 (24)  [1/1] 0.00ns  loc: hls_target.cpp:298 (grouped into LUT with out node tmp_last_V)
.preheader56:6  %tmp_3_mid2 = select i1 %exitcond7, i1 %tmp_3_mid1, i1 %tmp_1

ST_5: p_442 (35)  [1/1] 3.26ns  loc: hls_target.cpp:289
.preheader56:17  %p_442 = icmp ne i28 %tmp_11, 0

ST_5: p_444 (37)  [1/1] 3.26ns  loc: hls_target.cpp:291
.preheader56:19  %p_444 = icmp ne i28 %tmp_12, 0

ST_5: tmp_last_V (46)  [1/1] 2.07ns  loc: hls_target.cpp:298 (out node of the LUT)
.preheader56:28  %tmp_last_V = and i1 %tmp_s, %tmp_3_mid2


 <State 6>: 2.90ns
ST_6: empty (18)  [1/1] 0.00ns
.preheader56:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2067604, i64 2067604, i64 2067604)

ST_6: tmp_4 (26)  [1/1] 0.00ns  loc: hls_target.cpp:266
.preheader56:8  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_6: StgValue_41 (27)  [1/1] 0.00ns  loc: hls_target.cpp:267
.preheader56:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_6: tmp (38)  [1/1] 0.00ns  loc: hls_target.cpp:294 (grouped into LUT with out node p_448)
.preheader56:20  %tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %p_439, i32 2, i32 31)

ST_6: tmp_13 (39)  [1/1] 0.00ns  loc: hls_target.cpp:293 (grouped into LUT with out node p_448)
.preheader56:21  %tmp_13 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_439, i32 2, i32 3)

ST_6: tmp_14 (40)  [1/1] 0.00ns  loc: hls_target.cpp:292 (grouped into LUT with out node p_448)
.preheader56:22  %tmp_14 = select i1 %p_444, i2 %tmp_13, i2 0

ST_6: tmp_5_cast (41)  [1/1] 0.00ns  loc: hls_target.cpp:293 (grouped into LUT with out node p_448)
.preheader56:23  %tmp_5_cast = zext i2 %tmp_14 to i30

ST_6: p_447 (42)  [1/1] 0.00ns  loc: hls_target.cpp:293 (grouped into LUT with out node p_448)
.preheader56:24  %p_447 = select i1 %p_442, i30 %tmp, i30 %tmp_5_cast

ST_6: p_447_cast (43)  [1/1] 0.00ns  loc: hls_target.cpp:293 (grouped into LUT with out node p_448)
.preheader56:25  %p_447_cast = zext i30 %p_447 to i32

ST_6: p_448 (44)  [1/1] 2.90ns  loc: hls_target.cpp:295 (out node of the LUT)
.preheader56:26  %p_448 = add i32 %p_447_cast, %tmp_value_V_5

ST_6: StgValue_49 (47)  [1/1] 0.00ns  loc: hls_target.cpp:303
.preheader56:29  call void @_ssdm_op_Write.ap_auto.volatile.i32P.i1P(i32* %hw_output_V_value_V, i1* %hw_output_V_last_V, i32 %p_448, i1 %tmp_last_V)

ST_6: empty_82 (48)  [1/1] 0.00ns  loc: hls_target.cpp:305
.preheader56:30  %empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_4)

ST_6: StgValue_51 (50)  [1/1] 0.00ns  loc: hls_target.cpp:265
.preheader56:32  br label %.preheader


 <State 7>: 0.00ns
ST_7: StgValue_52 (52)  [1/1] 0.00ns
.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hw_output_V_value_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ hw_output_V_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ p_mul_stencil_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_delayed_input_stencil_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8           (specmemcore      ) [ 00000000]
StgValue_9           (specmemcore      ) [ 00000000]
StgValue_10          (specinterface    ) [ 00000000]
StgValue_11          (specinterface    ) [ 00000000]
StgValue_12          (br               ) [ 01111110]
indvar_flatten       (phi              ) [ 00100000]
p_hw_output_y_scan_1 (phi              ) [ 00110000]
p_hw_output_x_scan_2 (phi              ) [ 00100000]
exitcond_flatten     (icmp             ) [ 00111110]
indvar_flatten_next  (add              ) [ 01111110]
StgValue_18          (br               ) [ 00000000]
exitcond7            (icmp             ) [ 00111100]
p_hw_output_x_scan_s (select           ) [ 00110000]
p_hw_output_x_scan_1 (add              ) [ 01111110]
p_hw_output_y_scan_2 (add              ) [ 00101000]
tmp_1                (icmp             ) [ 00101100]
p_hw_output_y_scan_s (select           ) [ 01101110]
tmp_value_V_4        (read             ) [ 00000000]
tmp_value_V_5        (read             ) [ 00101110]
p_s                  (partselect       ) [ 00101000]
tmp_s                (icmp             ) [ 00101100]
tmp_3_mid1           (icmp             ) [ 00100100]
p_438                (zext             ) [ 00000000]
p_443                (sub              ) [ 00000000]
p_439                (sub              ) [ 00100110]
tmp_11               (partselect       ) [ 00100100]
tmp_12               (partselect       ) [ 00100100]
tmp_3_mid2           (select           ) [ 00000000]
p_442                (icmp             ) [ 00100010]
p_444                (icmp             ) [ 00100010]
tmp_last_V           (and              ) [ 00100010]
empty                (speclooptripcount) [ 00000000]
tmp_4                (specregionbegin  ) [ 00000000]
StgValue_41          (specpipeline     ) [ 00000000]
tmp                  (partselect       ) [ 00000000]
tmp_13               (partselect       ) [ 00000000]
tmp_14               (select           ) [ 00000000]
tmp_5_cast           (zext             ) [ 00000000]
p_447                (select           ) [ 00000000]
p_447_cast           (zext             ) [ 00000000]
p_448                (add              ) [ 00000000]
StgValue_49          (write            ) [ 00000000]
empty_82             (specregionend    ) [ 00000000]
StgValue_51          (br               ) [ 01111110]
StgValue_52          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hw_output_V_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hw_output_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_mul_stencil_stream_V_value_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_mul_stencil_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_delayed_input_stencil_stream_V_value_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_delayed_input_stencil_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_value_V_4_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V_4/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_value_V_5_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V_5/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="StgValue_49_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="0" index="3" bw="32" slack="0"/>
<pin id="93" dir="0" index="4" bw="1" slack="1"/>
<pin id="94" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_49/6 "/>
</bind>
</comp>

<comp id="98" class="1005" name="indvar_flatten_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="21" slack="1"/>
<pin id="100" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="21" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="p_hw_output_y_scan_1_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="11" slack="1"/>
<pin id="111" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_1 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="p_hw_output_y_scan_1_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="11" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_hw_output_y_scan_1/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="p_hw_output_x_scan_2_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="11" slack="1"/>
<pin id="123" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_2 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="p_hw_output_x_scan_2_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="11" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_hw_output_x_scan_2/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="exitcond_flatten_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="21" slack="0"/>
<pin id="134" dir="0" index="1" bw="21" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten_next_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="21" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="exitcond7_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="0" index="1" bw="11" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_hw_output_x_scan_s_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="11" slack="0"/>
<pin id="153" dir="0" index="2" bw="11" slack="0"/>
<pin id="154" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_hw_output_x_scan_s/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_hw_output_x_scan_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_hw_output_x_scan_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_hw_output_y_scan_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="1"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_hw_output_y_scan_2/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="1"/>
<pin id="172" dir="0" index="1" bw="11" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_hw_output_y_scan_s_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="11" slack="0"/>
<pin id="179" dir="0" index="2" bw="11" slack="1"/>
<pin id="180" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_hw_output_y_scan_s/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="p_s_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="28" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="0" index="3" bw="6" slack="0"/>
<pin id="188" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_s_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="1"/>
<pin id="195" dir="0" index="1" bw="11" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_3_mid1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="1"/>
<pin id="200" dir="0" index="1" bw="11" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_mid1/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_438_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="28" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_438/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_443_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="28" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="1"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_443/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_439_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="0" index="1" bw="28" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_439/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_11_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="28" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="0" index="3" bw="6" slack="0"/>
<pin id="221" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_12_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="28" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="0" index="3" bw="6" slack="0"/>
<pin id="231" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_3_mid2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="3"/>
<pin id="238" dir="0" index="1" bw="1" slack="1"/>
<pin id="239" dir="0" index="2" bw="1" slack="2"/>
<pin id="240" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_mid2/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_442_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="28" slack="1"/>
<pin id="243" dir="0" index="1" bw="28" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_442/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_444_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="28" slack="1"/>
<pin id="248" dir="0" index="1" bw="28" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_444/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_last_V_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="2"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last_V/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="30" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="2"/>
<pin id="259" dir="0" index="2" bw="3" slack="0"/>
<pin id="260" dir="0" index="3" bw="6" slack="0"/>
<pin id="261" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_13_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="2"/>
<pin id="268" dir="0" index="2" bw="3" slack="0"/>
<pin id="269" dir="0" index="3" bw="3" slack="0"/>
<pin id="270" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_14_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="2" slack="0"/>
<pin id="277" dir="0" index="2" bw="2" slack="0"/>
<pin id="278" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_5_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_447_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="30" slack="0"/>
<pin id="288" dir="0" index="2" bw="30" slack="0"/>
<pin id="289" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_447/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_447_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="30" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_447_cast/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_448_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="30" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="3"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_448/6 "/>
</bind>
</comp>

<comp id="302" class="1005" name="exitcond_flatten_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="306" class="1005" name="indvar_flatten_next_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="21" slack="0"/>
<pin id="308" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="311" class="1005" name="exitcond7_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond7 "/>
</bind>
</comp>

<comp id="317" class="1005" name="p_hw_output_x_scan_s_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="1"/>
<pin id="319" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_s "/>
</bind>
</comp>

<comp id="322" class="1005" name="p_hw_output_x_scan_1_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="11" slack="0"/>
<pin id="324" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_1 "/>
</bind>
</comp>

<comp id="327" class="1005" name="p_hw_output_y_scan_2_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="1"/>
<pin id="329" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="2"/>
<pin id="334" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="337" class="1005" name="p_hw_output_y_scan_s_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="1"/>
<pin id="339" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_s "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_value_V_5_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_value_V_5 "/>
</bind>
</comp>

<comp id="349" class="1005" name="p_s_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="28" slack="1"/>
<pin id="351" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_s_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="2"/>
<pin id="356" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="359" class="1005" name="tmp_3_mid1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_mid1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="p_439_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="2"/>
<pin id="366" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_439 "/>
</bind>
</comp>

<comp id="370" class="1005" name="tmp_11_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="28" slack="1"/>
<pin id="372" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_12_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="28" slack="1"/>
<pin id="377" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="380" class="1005" name="p_442_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_442 "/>
</bind>
</comp>

<comp id="385" class="1005" name="p_444_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_444 "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_last_V_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="95"><net_src comp="72" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="113" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="102" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="102" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="125" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="125" pin="4"/><net_sink comp="150" pin=2"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="109" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="109" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="38" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="164" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="109" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="42" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="76" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="46" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="203" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="42" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="211" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="44" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="206" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="50" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="236" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="22" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="271"><net_src comp="66" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="22" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="273"><net_src comp="68" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="279"><net_src comp="265" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="70" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="284"><net_src comp="274" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="256" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="295"><net_src comp="285" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="296" pin="2"/><net_sink comp="88" pin=3"/></net>

<net id="305"><net_src comp="132" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="138" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="314"><net_src comp="144" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="320"><net_src comp="150" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="325"><net_src comp="158" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="330"><net_src comp="164" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="335"><net_src comp="170" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="340"><net_src comp="176" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="345"><net_src comp="82" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="352"><net_src comp="183" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="357"><net_src comp="193" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="362"><net_src comp="198" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="367"><net_src comp="211" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="373"><net_src comp="216" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="378"><net_src comp="226" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="383"><net_src comp="241" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="388"><net_src comp="246" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="393"><net_src comp="251" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="88" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hw_output_V_value_V | {6 }
	Port: hw_output_V_last_V | {6 }
 - Input state : 
	Port: Loop_4_proc : hw_output_V_value_V | {}
	Port: Loop_4_proc : hw_output_V_last_V | {}
	Port: Loop_4_proc : p_mul_stencil_stream_V_value_V | {3 }
	Port: Loop_4_proc : p_delayed_input_stencil_stream_V_value_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_18 : 2
		exitcond7 : 1
		p_hw_output_x_scan_s : 2
		p_hw_output_x_scan_1 : 3
	State 3
		p_hw_output_y_scan_s : 1
	State 4
		p_443 : 1
		p_439 : 1
		tmp_11 : 2
		tmp_12 : 2
	State 5
		tmp_last_V : 1
	State 6
		tmp_14 : 1
		tmp_5_cast : 2
		p_447 : 3
		p_447_cast : 4
		p_448 : 5
		StgValue_49 : 6
		empty_82 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |  indvar_flatten_next_fu_138 |    68   |    26   |
|    add   | p_hw_output_x_scan_1_fu_158 |    38   |    16   |
|          | p_hw_output_y_scan_2_fu_164 |    38   |    16   |
|          |         p_448_fu_296        |   101   |    37   |
|----------|-----------------------------|---------|---------|
|    sub   |         p_443_fu_206        |   101   |    37   |
|          |         p_439_fu_211        |   101   |    37   |
|----------|-----------------------------|---------|---------|
|          |   exitcond_flatten_fu_132   |    0    |    13   |
|          |       exitcond7_fu_144      |    0    |    6    |
|          |         tmp_1_fu_170        |    0    |    6    |
|   icmp   |         tmp_s_fu_193        |    0    |    6    |
|          |      tmp_3_mid1_fu_198      |    0    |    6    |
|          |         p_442_fu_241        |    0    |    16   |
|          |         p_444_fu_246        |    0    |    16   |
|----------|-----------------------------|---------|---------|
|          | p_hw_output_x_scan_s_fu_150 |    0    |    11   |
|          | p_hw_output_y_scan_s_fu_176 |    0    |    11   |
|  select  |      tmp_3_mid2_fu_236      |    0    |    2    |
|          |        tmp_14_fu_274        |    0    |    2    |
|          |         p_447_fu_285        |    0    |    30   |
|----------|-----------------------------|---------|---------|
|    and   |      tmp_last_V_fu_251      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   |   tmp_value_V_4_read_fu_76  |    0    |    0    |
|          |   tmp_value_V_5_read_fu_82  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   StgValue_49_write_fu_88   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          p_s_fu_183         |    0    |    0    |
|          |        tmp_11_fu_216        |    0    |    0    |
|partselect|        tmp_12_fu_226        |    0    |    0    |
|          |          tmp_fu_256         |    0    |    0    |
|          |        tmp_13_fu_265        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         p_438_fu_203        |    0    |    0    |
|   zext   |      tmp_5_cast_fu_281      |    0    |    0    |
|          |      p_447_cast_fu_292      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |   447   |   296   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      exitcond7_reg_311     |    1   |
|  exitcond_flatten_reg_302  |    1   |
| indvar_flatten_next_reg_306|   21   |
|    indvar_flatten_reg_98   |   21   |
|        p_439_reg_364       |   32   |
|        p_442_reg_380       |    1   |
|        p_444_reg_385       |    1   |
|p_hw_output_x_scan_1_reg_322|   11   |
|p_hw_output_x_scan_2_reg_121|   11   |
|p_hw_output_x_scan_s_reg_317|   11   |
|p_hw_output_y_scan_1_reg_109|   11   |
|p_hw_output_y_scan_2_reg_327|   11   |
|p_hw_output_y_scan_s_reg_337|   11   |
|         p_s_reg_349        |   28   |
|       tmp_11_reg_370       |   28   |
|       tmp_12_reg_375       |   28   |
|        tmp_1_reg_332       |    1   |
|     tmp_3_mid1_reg_359     |    1   |
|     tmp_last_V_reg_390     |    1   |
|        tmp_s_reg_354       |    1   |
|    tmp_value_V_5_reg_342   |   32   |
+----------------------------+--------+
|            Total           |   264  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
| p_hw_output_y_scan_1_reg_109 |  p0  |   2  |  11  |   22   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   22   ||  1.588  ||    9    |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   447  |   296  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   264  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   711  |   305  |
+-----------+--------+--------+--------+
