Flow report for uart_3
Wed Jul  2 11:58:28 2025
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Wed Jul  2 11:58:25 2025       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; uart_3                                      ;
; Top-level Entity Name              ; uart_3                                      ;
; Family                             ; Cyclone 10 LP                               ;
; Device                             ; 10CL025YU256C8G                             ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,559 / 24,624 ( 6 % )                      ;
;     Total combinational functions  ; 787 / 24,624 ( 3 % )                        ;
;     Dedicated logic registers      ; 1,317 / 24,624 ( 5 % )                      ;
; Total registers                    ; 1317                                        ;
; Total pins                         ; 12 / 151 ( 8 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 278,528 / 608,256 ( 46 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 07/02/2025 11:57:56 ;
; Main task         ; Compilation         ;
; Revision Name     ; uart_3              ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; Assignment Name                     ; Value                                                                                                                                                                                                                                                     ; Default Value ; Entity Name ; Section Id       ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; COMPILER_SIGNATURE_ID               ; 213533736616117.175143227634508                                                                                                                                                                                                                           ; --            ; --          ; --               ;
; ENABLE_SIGNALTAP                    ; On                                                                                                                                                                                                                                                        ; --            ; --          ; --               ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                                                                                                                                                                                                        ; --            ; --          ; --               ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                                                                                                                                                                                                         ; --            ; --          ; --               ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                                                                                                                                                                                                                                      ; --            ; --          ; --               ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                                                                                                                                                                                                                                         ; --            ; --          ; --               ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                                                                                                                                                                                                                                         ; --            ; --          ; --               ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                                                                                                                                                                                                                                                ; --            ; --          ; --               ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                                                                                                                                                                                                                                                ; --            ; --          ; --               ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                                                                                                                                                                                                                    ; --            ; --          ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                                                                                                                                                                                                                    ; --            ; --          ; Top              ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                                                                                                                                                                                                                    ; --            ; --          ; Top              ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                                                                                                                                                                                                              ; --            ; --          ; --               ;
; SLD_FILE                            ; db/stp1_auto_stripped.stp                                                                                                                                                                                                                                 ; --            ; --          ; --               ;
; SLD_NODE_CREATOR_ID                 ; 110                                                                                                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334528                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=4096                                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                                                ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                                                                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                                                                                                 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=4096                                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_PIPELINE=0                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_PIPELINE=0                                                                                                                                                                                                                                        ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_COUNTER_PIPELINE=0                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=68                                                                                                                                                                                                                                          ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=68                                                                                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_BITS=68                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=230                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; USE_SIGNALTAP_FILE                  ; output_files/stp1.stp                                                                                                                                                                                                                                     ; --            ; --          ; --               ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:17     ; 1.0                     ; 4963 MB             ; 00:00:38                           ;
; Fitter               ; 00:00:07     ; 1.5                     ; 6595 MB             ; 00:00:14                           ;
; Assembler            ; 00:00:02     ; 1.0                     ; 4775 MB             ; 00:00:02                           ;
; Timing Analyzer      ; 00:00:02     ; 1.7                     ; 4977 MB             ; 00:00:02                           ;
; Total                ; 00:00:28     ; --                      ; --                  ; 00:00:56                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; Admin-PC         ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; Admin-PC         ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; Admin-PC         ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; Admin-PC         ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off uart_3 -c uart_3
quartus_fit --read_settings_files=off --write_settings_files=off uart_3 -c uart_3
quartus_asm --read_settings_files=off --write_settings_files=off uart_3 -c uart_3
quartus_sta uart_3 -c uart_3



