m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/modeltech64_10.5/examples
T_opt
!s110 1690210900
VV@54UQSz21hVEE_YU2aPT2
04 6 4 work PWM_tb fast 0
=1-c85b76a9acd7-64be9254-124-4844
o-quiet -auto_acc_if_foreign -work work +acc
Z0 tCvgOpt 0
n@_opt
OL;O;10.5;63
vPWM
Z1 !s110 1690209100
!i10b 1
!s100 ?kAf>K91fkTSmFajVK9ba1
IQ6@2lc0@eMCfEd6IT?l^K2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/Digital Circuit Design Using Verilog Course/Projects/PWM Generator/Testing/Modelsim results
w1690208730
8D:/Digital Circuit Design Using Verilog Course/Projects/PWM Generator/RTL/PWM.v
FD:/Digital Circuit Design Using Verilog Course/Projects/PWM Generator/RTL/PWM.v
L0 6
Z4 OL;L;10.5;63
r1
!s85 0
31
Z5 !s108 1690209100.000000
!s107 D:\Digital Circuit Design Using Verilog Course\Projects\PWM Generator\RTL\Generic_Timer.v|D:/Digital Circuit Design Using Verilog Course/Projects/PWM Generator/RTL/PWM.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Digital Circuit Design Using Verilog Course/Projects/PWM Generator/RTL/PWM.v|
!i113 0
Z6 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
n@p@w@m
vPWM_tb
!s110 1690210892
!i10b 1
!s100 WmTjMlHZhJb^T7IjW5?WS3
I9HFUX]?gl;eg`MV?j`A3K3
R2
R3
w1690210875
8D:/Digital Circuit Design Using Verilog Course/Projects/PWM Generator/Testing/Testbench/PWM_tb.v
FD:/Digital Circuit Design Using Verilog Course/Projects/PWM Generator/Testing/Testbench/PWM_tb.v
L0 4
R4
r1
!s85 0
31
!s108 1690210892.000000
!s107 D:/Digital Circuit Design Using Verilog Course/Projects/PWM Generator/Testing/Testbench/PWM_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Digital Circuit Design Using Verilog Course/Projects/PWM Generator/Testing/Testbench/PWM_tb.v|
!i113 0
R6
R0
n@p@w@m_tb
vTimer
R1
!i10b 1
!s100 @d[6NQG8M`0O7nc89hA3<0
IHBjNJ2;ER=zAV<;bUBKR31
R2
R3
w1690205030
8D:/Digital Circuit Design Using Verilog Course/Projects/PWM Generator/RTL/Generic_Timer.v
FD:/Digital Circuit Design Using Verilog Course/Projects/PWM Generator/RTL/Generic_Timer.v
L0 7
R4
r1
!s85 0
31
R5
!s107 D:/Digital Circuit Design Using Verilog Course/Projects/PWM Generator/RTL/Generic_Timer.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Digital Circuit Design Using Verilog Course/Projects/PWM Generator/RTL/Generic_Timer.v|
!i113 0
R6
R0
n@timer
