// Seed: 2602143373
module module_0;
  initial id_1 = -1 + id_1;
  id_3 :
  assert property (@(id_1) 1)
    if (-1) id_2 = id_2;
    else id_1 <= !id_1.id_2;
  always id_2 <= -1;
  wire id_4;
endmodule
module module_1 (
    output wire id_0
);
  wand id_2, id_3, id_4, id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  supply1 id_6;
  assign id_3 = id_5 == id_2;
  id_7(
      id_0
  );
  assign id_6 = id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_11;
  module_0 modCall_1 ();
endmodule
