Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Nov 13 22:43:57 2023
| Host         : ETHANVOSBURAA6F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Reg_Adder_Subtractor_timing_summary_routed.rpt -pb Reg_Adder_Subtractor_timing_summary_routed.pb -rpx Reg_Adder_Subtractor_timing_summary_routed.rpx -warn_on_violation
| Design       : Reg_Adder_Subtractor
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: univ_sseg0/CLK_DIV/count_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.826        0.000                      0                   15        0.252        0.000                      0                   15        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.826        0.000                      0                   15        0.252        0.000                      0                   15        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.826ns  (required time - arrival time)
  Source:                 univ_sseg0/CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            univ_sseg0/CLK_DIV/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.559     5.080    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y16         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  univ_sseg0/CLK_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    univ_sseg0/CLK_DIV/count_reg_n_0_[1]
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  univ_sseg0/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    univ_sseg0/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  univ_sseg0/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.805    univ_sseg0/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  univ_sseg0/CLK_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    univ_sseg0/CLK_DIV/count_reg[8]_i_1_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.253 r  univ_sseg0/CLK_DIV/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.253    univ_sseg0/CLK_DIV/count_reg[12]_i_1_n_6
    SLICE_X47Y19         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.437    14.778    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y19         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[13]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X47Y19         FDRE (Setup_fdre_C_D)        0.062    15.079    univ_sseg0/CLK_DIV/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  7.826    

Slack (MET) :             7.937ns  (required time - arrival time)
  Source:                 univ_sseg0/CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            univ_sseg0/CLK_DIV/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.559     5.080    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y16         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  univ_sseg0/CLK_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    univ_sseg0/CLK_DIV/count_reg_n_0_[1]
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  univ_sseg0/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    univ_sseg0/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  univ_sseg0/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.805    univ_sseg0/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  univ_sseg0/CLK_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    univ_sseg0/CLK_DIV/count_reg[8]_i_1_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.142 r  univ_sseg0/CLK_DIV/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.142    univ_sseg0/CLK_DIV/count_reg[12]_i_1_n_7
    SLICE_X47Y19         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.437    14.778    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y19         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[12]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X47Y19         FDRE (Setup_fdre_C_D)        0.062    15.079    univ_sseg0/CLK_DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  7.937    

Slack (MET) :             7.941ns  (required time - arrival time)
  Source:                 univ_sseg0/CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            univ_sseg0/CLK_DIV/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.559     5.080    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y16         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  univ_sseg0/CLK_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    univ_sseg0/CLK_DIV/count_reg_n_0_[1]
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  univ_sseg0/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    univ_sseg0/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  univ_sseg0/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.805    univ_sseg0/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.139 r  univ_sseg0/CLK_DIV/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.139    univ_sseg0/CLK_DIV/count_reg[8]_i_1_n_6
    SLICE_X47Y18         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.438    14.779    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y18         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[9]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X47Y18         FDRE (Setup_fdre_C_D)        0.062    15.080    univ_sseg0/CLK_DIV/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -7.139    
  -------------------------------------------------------------------
                         slack                                  7.941    

Slack (MET) :             7.962ns  (required time - arrival time)
  Source:                 univ_sseg0/CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            univ_sseg0/CLK_DIV/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.559     5.080    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y16         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  univ_sseg0/CLK_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    univ_sseg0/CLK_DIV/count_reg_n_0_[1]
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  univ_sseg0/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    univ_sseg0/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  univ_sseg0/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.805    univ_sseg0/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.118 r  univ_sseg0/CLK_DIV/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.118    univ_sseg0/CLK_DIV/count_reg[8]_i_1_n_4
    SLICE_X47Y18         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.438    14.779    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y18         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[11]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X47Y18         FDRE (Setup_fdre_C_D)        0.062    15.080    univ_sseg0/CLK_DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                  7.962    

Slack (MET) :             8.036ns  (required time - arrival time)
  Source:                 univ_sseg0/CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            univ_sseg0/CLK_DIV/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.559     5.080    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y16         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  univ_sseg0/CLK_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    univ_sseg0/CLK_DIV/count_reg_n_0_[1]
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  univ_sseg0/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    univ_sseg0/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  univ_sseg0/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.805    univ_sseg0/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.044 r  univ_sseg0/CLK_DIV/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.044    univ_sseg0/CLK_DIV/count_reg[8]_i_1_n_5
    SLICE_X47Y18         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.438    14.779    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y18         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[10]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X47Y18         FDRE (Setup_fdre_C_D)        0.062    15.080    univ_sseg0/CLK_DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  8.036    

Slack (MET) :             8.052ns  (required time - arrival time)
  Source:                 univ_sseg0/CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            univ_sseg0/CLK_DIV/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.467ns (75.328%)  route 0.480ns (24.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.559     5.080    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y16         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  univ_sseg0/CLK_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    univ_sseg0/CLK_DIV/count_reg_n_0_[1]
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  univ_sseg0/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    univ_sseg0/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  univ_sseg0/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.805    univ_sseg0/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.028 r  univ_sseg0/CLK_DIV/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.028    univ_sseg0/CLK_DIV/count_reg[8]_i_1_n_7
    SLICE_X47Y18         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.438    14.779    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y18         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[8]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X47Y18         FDRE (Setup_fdre_C_D)        0.062    15.080    univ_sseg0/CLK_DIV/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                  8.052    

Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 univ_sseg0/CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            univ_sseg0/CLK_DIV/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.464ns (75.290%)  route 0.480ns (24.710%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.559     5.080    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y16         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  univ_sseg0/CLK_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    univ_sseg0/CLK_DIV/count_reg_n_0_[1]
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  univ_sseg0/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    univ_sseg0/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.025 r  univ_sseg0/CLK_DIV/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.025    univ_sseg0/CLK_DIV/count_reg[4]_i_1_n_6
    SLICE_X47Y17         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.440    14.781    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y17         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[5]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X47Y17         FDRE (Setup_fdre_C_D)        0.062    15.082    univ_sseg0/CLK_DIV/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  8.057    

Slack (MET) :             8.078ns  (required time - arrival time)
  Source:                 univ_sseg0/CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            univ_sseg0/CLK_DIV/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 1.443ns (75.020%)  route 0.480ns (24.980%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.559     5.080    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y16         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  univ_sseg0/CLK_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    univ_sseg0/CLK_DIV/count_reg_n_0_[1]
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  univ_sseg0/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    univ_sseg0/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.004 r  univ_sseg0/CLK_DIV/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.004    univ_sseg0/CLK_DIV/count_reg[4]_i_1_n_4
    SLICE_X47Y17         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.440    14.781    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y17         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[7]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X47Y17         FDRE (Setup_fdre_C_D)        0.062    15.082    univ_sseg0/CLK_DIV/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  8.078    

Slack (MET) :             8.152ns  (required time - arrival time)
  Source:                 univ_sseg0/CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            univ_sseg0/CLK_DIV/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 1.369ns (74.021%)  route 0.480ns (25.979%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.559     5.080    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y16         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  univ_sseg0/CLK_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    univ_sseg0/CLK_DIV/count_reg_n_0_[1]
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  univ_sseg0/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    univ_sseg0/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.930 r  univ_sseg0/CLK_DIV/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.930    univ_sseg0/CLK_DIV/count_reg[4]_i_1_n_5
    SLICE_X47Y17         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.440    14.781    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y17         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[6]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X47Y17         FDRE (Setup_fdre_C_D)        0.062    15.082    univ_sseg0/CLK_DIV/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  8.152    

Slack (MET) :             8.168ns  (required time - arrival time)
  Source:                 univ_sseg0/CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            univ_sseg0/CLK_DIV/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 1.353ns (73.794%)  route 0.480ns (26.206%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.559     5.080    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y16         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  univ_sseg0/CLK_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.017    univ_sseg0/CLK_DIV/count_reg_n_0_[1]
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.691 r  univ_sseg0/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    univ_sseg0/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.914 r  univ_sseg0/CLK_DIV/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.914    univ_sseg0/CLK_DIV/count_reg[4]_i_1_n_7
    SLICE_X47Y17         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.440    14.781    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y17         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[4]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X47Y17         FDRE (Setup_fdre_C_D)        0.062    15.082    univ_sseg0/CLK_DIV/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                  8.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 univ_sseg0/CLK_DIV/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            univ_sseg0/CLK_DIV/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.559     1.442    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y16         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  univ_sseg0/CLK_DIV/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.691    univ_sseg0/CLK_DIV/count_reg_n_0_[3]
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  univ_sseg0/CLK_DIV/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    univ_sseg0/CLK_DIV/count_reg[0]_i_1_n_4
    SLICE_X47Y16         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.827     1.954    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y16         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.105     1.547    univ_sseg0/CLK_DIV/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 univ_sseg0/CLK_DIV/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            univ_sseg0/CLK_DIV/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.557     1.440    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y18         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  univ_sseg0/CLK_DIV/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.689    univ_sseg0/CLK_DIV/count_reg_n_0_[11]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  univ_sseg0/CLK_DIV/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    univ_sseg0/CLK_DIV/count_reg[8]_i_1_n_4
    SLICE_X47Y18         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.825     1.952    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y18         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[11]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X47Y18         FDRE (Hold_fdre_C_D)         0.105     1.545    univ_sseg0/CLK_DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 univ_sseg0/CLK_DIV/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            univ_sseg0/CLK_DIV/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.558     1.441    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y17         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  univ_sseg0/CLK_DIV/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.690    univ_sseg0/CLK_DIV/count_reg_n_0_[7]
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  univ_sseg0/CLK_DIV/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    univ_sseg0/CLK_DIV/count_reg[4]_i_1_n_4
    SLICE_X47Y17         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.826     1.953    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y17         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[7]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.105     1.546    univ_sseg0/CLK_DIV/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 univ_sseg0/CLK_DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            univ_sseg0/CLK_DIV/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.558     1.441    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y17         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  univ_sseg0/CLK_DIV/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.687    univ_sseg0/CLK_DIV/count_reg_n_0_[4]
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.802 r  univ_sseg0/CLK_DIV/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.802    univ_sseg0/CLK_DIV/count_reg[4]_i_1_n_7
    SLICE_X47Y17         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.826     1.953    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y17         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[4]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.105     1.546    univ_sseg0/CLK_DIV/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 univ_sseg0/CLK_DIV/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            univ_sseg0/CLK_DIV/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.557     1.440    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y18         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  univ_sseg0/CLK_DIV/count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.686    univ_sseg0/CLK_DIV/count_reg_n_0_[8]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.801 r  univ_sseg0/CLK_DIV/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.801    univ_sseg0/CLK_DIV/count_reg[8]_i_1_n_7
    SLICE_X47Y18         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.825     1.952    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y18         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[8]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X47Y18         FDRE (Hold_fdre_C_D)         0.105     1.545    univ_sseg0/CLK_DIV/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 univ_sseg0/CLK_DIV/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            univ_sseg0/CLK_DIV/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.556     1.439    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y19         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  univ_sseg0/CLK_DIV/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.685    univ_sseg0/CLK_DIV/count_reg_n_0_[12]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.800 r  univ_sseg0/CLK_DIV/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.800    univ_sseg0/CLK_DIV/count_reg[12]_i_1_n_7
    SLICE_X47Y19         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.951    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y19         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[12]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X47Y19         FDRE (Hold_fdre_C_D)         0.105     1.544    univ_sseg0/CLK_DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 univ_sseg0/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            univ_sseg0/CLK_DIV/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.559     1.442    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y16         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  univ_sseg0/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.693    univ_sseg0/CLK_DIV/count_reg_n_0_[2]
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.804 r  univ_sseg0/CLK_DIV/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.804    univ_sseg0/CLK_DIV/count_reg[0]_i_1_n_5
    SLICE_X47Y16         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.827     1.954    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y16         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[2]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.105     1.547    univ_sseg0/CLK_DIV/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 univ_sseg0/CLK_DIV/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            univ_sseg0/CLK_DIV/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.557     1.440    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y18         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  univ_sseg0/CLK_DIV/count_reg[10]/Q
                         net (fo=1, routed)           0.109     1.691    univ_sseg0/CLK_DIV/count_reg_n_0_[10]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.802 r  univ_sseg0/CLK_DIV/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.802    univ_sseg0/CLK_DIV/count_reg[8]_i_1_n_5
    SLICE_X47Y18         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.825     1.952    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y18         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[10]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X47Y18         FDRE (Hold_fdre_C_D)         0.105     1.545    univ_sseg0/CLK_DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 univ_sseg0/CLK_DIV/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            univ_sseg0/CLK_DIV/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.558     1.441    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y17         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  univ_sseg0/CLK_DIV/count_reg[6]/Q
                         net (fo=1, routed)           0.109     1.692    univ_sseg0/CLK_DIV/count_reg_n_0_[6]
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.803 r  univ_sseg0/CLK_DIV/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.803    univ_sseg0/CLK_DIV/count_reg[4]_i_1_n_5
    SLICE_X47Y17         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.826     1.953    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y17         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[6]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.105     1.546    univ_sseg0/CLK_DIV/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 univ_sseg0/CLK_DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            univ_sseg0/CLK_DIV/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.558     1.441    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y17         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  univ_sseg0/CLK_DIV/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.687    univ_sseg0/CLK_DIV/count_reg_n_0_[4]
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.838 r  univ_sseg0/CLK_DIV/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.838    univ_sseg0/CLK_DIV/count_reg[4]_i_1_n_6
    SLICE_X47Y17         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.826     1.953    univ_sseg0/CLK_DIV/CLK
    SLICE_X47Y17         FDRE                                         r  univ_sseg0/CLK_DIV/count_reg[5]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.105     1.546    univ_sseg0/CLK_DIV/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GLOBAL_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  GLOBAL_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y14   REG1/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y15   REG2/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y13   REG4b0/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y13   REG4b0/Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y13   REG4b0/Q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y13   REG4b0/Q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y16   univ_sseg0/CLK_DIV/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y18   univ_sseg0/CLK_DIV/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y18   univ_sseg0/CLK_DIV/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y14   REG1/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y14   REG1/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y15   REG2/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y15   REG2/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   REG4b0/Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   REG4b0/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   REG4b0/Q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   REG4b0/Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   REG4b0/Q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   REG4b0/Q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y14   REG1/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y14   REG1/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y15   REG2/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y15   REG2/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   REG4b0/Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   REG4b0/Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   REG4b0/Q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   REG4b0/Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   REG4b0/Q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   REG4b0/Q_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 univ_sseg0/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.593ns  (logic 4.611ns (48.062%)  route 4.983ns (51.938%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  univ_sseg0/m_cnt_reg[1]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  univ_sseg0/m_cnt_reg[1]/Q
                         net (fo=8, routed)           1.790     2.268    univ_sseg0/Q[1]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.295     2.563 r  univ_sseg0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2/O
                         net (fo=4, routed)           0.450     3.013    REG4b0/GLOBAL_OUT_SEG[2]
    SLICE_X44Y15         LUT5 (Prop_lut5_I4_O)        0.119     3.132 r  REG4b0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.742     5.875    GLOBAL_OUT_SEG_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.719     9.593 r  GLOBAL_OUT_SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.593    GLOBAL_OUT_SEG[7]
    W7                                                                r  GLOBAL_OUT_SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 univ_sseg0/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.339ns  (logic 4.597ns (49.230%)  route 4.741ns (50.770%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  univ_sseg0/m_cnt_reg[1]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  univ_sseg0/m_cnt_reg[1]/Q
                         net (fo=8, routed)           1.790     2.268    univ_sseg0/Q[1]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.295     2.563 r  univ_sseg0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2/O
                         net (fo=4, routed)           0.446     3.009    REG4b0/GLOBAL_OUT_SEG[2]
    SLICE_X44Y15         LUT5 (Prop_lut5_I0_O)        0.118     3.127 r  REG4b0/GLOBAL_OUT_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.505     5.632    GLOBAL_OUT_SEG_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.706     9.339 r  GLOBAL_OUT_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.339    GLOBAL_OUT_SEG[2]
    V5                                                                r  GLOBAL_OUT_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 univ_sseg0/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.337ns  (logic 4.662ns (49.932%)  route 4.675ns (50.068%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  univ_sseg0/m_cnt_reg[1]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  univ_sseg0/m_cnt_reg[1]/Q
                         net (fo=8, routed)           1.519     1.997    REG2/Q[0]
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.321     2.318 r  REG2/GLOBAL_OUT_SEG_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.440     2.758    REG4b0/GLOBAL_OUT_SEG[5]
    SLICE_X44Y15         LUT6 (Prop_lut6_I1_O)        0.328     3.086 r  REG4b0/GLOBAL_OUT_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.716     5.802    GLOBAL_OUT_SEG_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.337 r  GLOBAL_OUT_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.337    GLOBAL_OUT_SEG[5]
    U8                                                                r  GLOBAL_OUT_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 univ_sseg0/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.329ns  (logic 4.656ns (49.913%)  route 4.672ns (50.087%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  univ_sseg0/m_cnt_reg[1]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  univ_sseg0/m_cnt_reg[1]/Q
                         net (fo=8, routed)           1.519     1.997    REG2/Q[0]
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.321     2.318 r  REG2/GLOBAL_OUT_SEG_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.435     2.753    REG4b0/GLOBAL_OUT_SEG[5]
    SLICE_X44Y15         LUT6 (Prop_lut6_I1_O)        0.328     3.081 r  REG4b0/GLOBAL_OUT_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.719     5.799    GLOBAL_OUT_SEG_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.329 r  GLOBAL_OUT_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.329    GLOBAL_OUT_SEG[6]
    W6                                                                r  GLOBAL_OUT_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 univ_sseg0/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.240ns  (logic 4.433ns (47.974%)  route 4.807ns (52.026%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  univ_sseg0/m_cnt_reg[1]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  univ_sseg0/m_cnt_reg[1]/Q
                         net (fo=8, routed)           1.790     2.268    univ_sseg0/Q[1]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.295     2.563 r  univ_sseg0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2/O
                         net (fo=4, routed)           0.450     3.013    REG4b0/GLOBAL_OUT_SEG[2]
    SLICE_X44Y15         LUT5 (Prop_lut5_I0_O)        0.124     3.137 r  REG4b0/GLOBAL_OUT_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.567     5.704    GLOBAL_OUT_SEG_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.240 r  GLOBAL_OUT_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.240    GLOBAL_OUT_SEG[4]
    V8                                                                r  GLOBAL_OUT_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 univ_sseg0/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.218ns  (logic 4.417ns (47.916%)  route 4.801ns (52.084%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  univ_sseg0/m_cnt_reg[1]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  univ_sseg0/m_cnt_reg[1]/Q
                         net (fo=8, routed)           1.790     2.268    univ_sseg0/Q[1]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.295     2.563 r  univ_sseg0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2/O
                         net (fo=4, routed)           0.446     3.009    REG4b0/GLOBAL_OUT_SEG[2]
    SLICE_X44Y15         LUT5 (Prop_lut5_I0_O)        0.124     3.133 r  REG4b0/GLOBAL_OUT_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.565     5.698    GLOBAL_OUT_SEG_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.218 r  GLOBAL_OUT_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.218    GLOBAL_OUT_SEG[3]
    U5                                                                r  GLOBAL_OUT_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 univ_sseg0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.865ns  (logic 4.527ns (51.070%)  route 4.338ns (48.930%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  univ_sseg0/m_cnt_reg[0]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  univ_sseg0/m_cnt_reg[0]/Q
                         net (fo=11, routed)          0.899     1.417    REG4b0/Q[0]
    SLICE_X42Y14         LUT6 (Prop_lut6_I0_O)        0.124     1.541 r  REG4b0/GLOBAL_OUT_SEG_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.897     2.437    univ_sseg0/GLOBAL_OUT_SEG[1]_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.150     2.587 r  univ_sseg0/GLOBAL_OUT_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.542     5.130    GLOBAL_OUT_SEG_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.735     8.865 r  GLOBAL_OUT_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.865    GLOBAL_OUT_SEG[1]
    U7                                                                r  GLOBAL_OUT_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 univ_sseg0/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.109ns  (logic 4.513ns (55.658%)  route 3.596ns (44.342%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  univ_sseg0/m_cnt_reg[1]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  univ_sseg0/m_cnt_reg[1]/Q
                         net (fo=8, routed)           1.254     1.732    univ_sseg0/Q[1]
    SLICE_X48Y21         LUT2 (Prop_lut2_I1_O)        0.323     2.055 r  univ_sseg0/GLOBAL_OUT_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.342     4.397    GLOBAL_OUT_AN_OBUF[0]
    W4                   OBUF (Prop_obuf_I_O)         3.712     8.109 r  GLOBAL_OUT_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.109    GLOBAL_OUT_AN[0]
    W4                                                                r  GLOBAL_OUT_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 univ_sseg0/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.909ns  (logic 4.296ns (54.319%)  route 3.613ns (45.681%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  univ_sseg0/m_cnt_reg[1]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  univ_sseg0/m_cnt_reg[1]/Q
                         net (fo=8, routed)           1.254     1.732    univ_sseg0/Q[1]
    SLICE_X48Y21         LUT2 (Prop_lut2_I0_O)        0.295     2.027 r  univ_sseg0/GLOBAL_OUT_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.359     4.386    GLOBAL_OUT_AN_OBUF[1]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.909 r  GLOBAL_OUT_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.909    GLOBAL_OUT_AN[1]
    V4                                                                r  GLOBAL_OUT_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 univ_sseg0/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.897ns  (logic 4.510ns (57.106%)  route 3.388ns (42.894%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  univ_sseg0/m_cnt_reg[1]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  univ_sseg0/m_cnt_reg[1]/Q
                         net (fo=8, routed)           0.841     1.319    univ_sseg0/Q[1]
    SLICE_X48Y21         LUT2 (Prop_lut2_I1_O)        0.321     1.640 r  univ_sseg0/GLOBAL_OUT_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.546     4.187    GLOBAL_OUT_AN_OBUF[3]
    U2                   OBUF (Prop_obuf_I_O)         3.711     7.897 r  GLOBAL_OUT_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.897    GLOBAL_OUT_AN[3]
    U2                                                                r  GLOBAL_OUT_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 univ_sseg0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            univ_sseg0/m_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.207ns (52.185%)  route 0.190ns (47.815%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  univ_sseg0/m_cnt_reg[0]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  univ_sseg0/m_cnt_reg[0]/Q
                         net (fo=11, routed)          0.190     0.354    univ_sseg0/Q[0]
    SLICE_X46Y19         LUT2 (Prop_lut2_I0_O)        0.043     0.397 r  univ_sseg0/m_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.397    univ_sseg0/m_cnt[1]_i_1_n_0
    SLICE_X46Y19         FDRE                                         r  univ_sseg0/m_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 univ_sseg0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            univ_sseg0/m_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  univ_sseg0/m_cnt_reg[0]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  univ_sseg0/m_cnt_reg[0]/Q
                         net (fo=11, routed)          0.190     0.354    univ_sseg0/Q[0]
    SLICE_X46Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.399 r  univ_sseg0/m_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.399    univ_sseg0/m_cnt[0]_i_1_n_0
    SLICE_X46Y19         FDRE                                         r  univ_sseg0/m_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 univ_sseg0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.409ns (56.682%)  route 1.077ns (43.318%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  univ_sseg0/m_cnt_reg[0]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  univ_sseg0/m_cnt_reg[0]/Q
                         net (fo=11, routed)          0.394     0.558    univ_sseg0/Q[0]
    SLICE_X48Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.603 r  univ_sseg0/GLOBAL_OUT_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.683     1.286    GLOBAL_OUT_AN_OBUF[2]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.486 r  GLOBAL_OUT_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.486    GLOBAL_OUT_AN[2]
    U4                                                                r  GLOBAL_OUT_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 univ_sseg0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.433ns (56.964%)  route 1.083ns (43.036%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  univ_sseg0/m_cnt_reg[0]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  univ_sseg0/m_cnt_reg[0]/Q
                         net (fo=11, routed)          0.405     0.569    univ_sseg0/Q[0]
    SLICE_X48Y21         LUT2 (Prop_lut2_I1_O)        0.045     0.614 r  univ_sseg0/GLOBAL_OUT_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.678     1.292    GLOBAL_OUT_AN_OBUF[1]
    V4                   OBUF (Prop_obuf_I_O)         1.224     2.516 r  GLOBAL_OUT_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.516    GLOBAL_OUT_AN[1]
    V4                                                                r  GLOBAL_OUT_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 univ_sseg0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.510ns (58.992%)  route 1.050ns (41.008%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  univ_sseg0/m_cnt_reg[0]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  univ_sseg0/m_cnt_reg[0]/Q
                         net (fo=11, routed)          0.267     0.431    univ_sseg0/Q[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I2_O)        0.048     0.479 r  univ_sseg0/GLOBAL_OUT_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.783     1.262    GLOBAL_OUT_SEG_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         1.298     2.560 r  GLOBAL_OUT_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.560    GLOBAL_OUT_SEG[1]
    U7                                                                r  GLOBAL_OUT_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 univ_sseg0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.479ns (57.612%)  route 1.088ns (42.388%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  univ_sseg0/m_cnt_reg[0]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  univ_sseg0/m_cnt_reg[0]/Q
                         net (fo=11, routed)          0.405     0.569    univ_sseg0/Q[0]
    SLICE_X48Y21         LUT2 (Prop_lut2_I0_O)        0.042     0.611 r  univ_sseg0/GLOBAL_OUT_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.684     1.294    GLOBAL_OUT_AN_OBUF[0]
    W4                   OBUF (Prop_obuf_I_O)         1.273     2.568 r  GLOBAL_OUT_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.568    GLOBAL_OUT_AN[0]
    W4                                                                r  GLOBAL_OUT_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 univ_sseg0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.478ns (55.984%)  route 1.162ns (44.016%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  univ_sseg0/m_cnt_reg[0]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  univ_sseg0/m_cnt_reg[0]/Q
                         net (fo=11, routed)          0.394     0.558    univ_sseg0/Q[0]
    SLICE_X48Y21         LUT2 (Prop_lut2_I0_O)        0.043     0.601 r  univ_sseg0/GLOBAL_OUT_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.768     1.369    GLOBAL_OUT_AN_OBUF[3]
    U2                   OBUF (Prop_obuf_I_O)         1.271     2.640 r  GLOBAL_OUT_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.640    GLOBAL_OUT_AN[3]
    U2                                                                r  GLOBAL_OUT_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 univ_sseg0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.685ns  (logic 1.475ns (54.927%)  route 1.210ns (45.073%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  univ_sseg0/m_cnt_reg[0]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  univ_sseg0/m_cnt_reg[0]/Q
                         net (fo=11, routed)          0.267     0.431    univ_sseg0/Q[0]
    SLICE_X42Y14         LUT3 (Prop_lut3_I2_O)        0.045     0.476 r  univ_sseg0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2/O
                         net (fo=4, routed)           0.166     0.641    REG4b0/GLOBAL_OUT_SEG[2]
    SLICE_X44Y15         LUT5 (Prop_lut5_I0_O)        0.045     0.686 r  REG4b0/GLOBAL_OUT_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.778     1.464    GLOBAL_OUT_SEG_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.685 r  GLOBAL_OUT_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.685    GLOBAL_OUT_SEG[3]
    U5                                                                r  GLOBAL_OUT_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 univ_sseg0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.694ns  (logic 1.439ns (53.425%)  route 1.255ns (46.575%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  univ_sseg0/m_cnt_reg[0]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  univ_sseg0/m_cnt_reg[0]/Q
                         net (fo=11, routed)          0.395     0.559    REG4b0/Q[0]
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.604 r  REG4b0/GLOBAL_OUT_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.860     1.464    GLOBAL_OUT_SEG_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.694 r  GLOBAL_OUT_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.694    GLOBAL_OUT_SEG[6]
    W6                                                                r  GLOBAL_OUT_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 univ_sseg0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.525ns (56.008%)  route 1.197ns (43.992%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  univ_sseg0/m_cnt_reg[0]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  univ_sseg0/m_cnt_reg[0]/Q
                         net (fo=11, routed)          0.267     0.431    univ_sseg0/Q[0]
    SLICE_X42Y14         LUT3 (Prop_lut3_I2_O)        0.045     0.476 r  univ_sseg0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2/O
                         net (fo=4, routed)           0.166     0.641    REG4b0/GLOBAL_OUT_SEG[2]
    SLICE_X44Y15         LUT5 (Prop_lut5_I0_O)        0.048     0.689 r  REG4b0/GLOBAL_OUT_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.765     1.454    GLOBAL_OUT_SEG_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.268     2.722 r  GLOBAL_OUT_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.722    GLOBAL_OUT_SEG[2]
    V5                                                                r  GLOBAL_OUT_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 REG4b0/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.270ns  (logic 4.527ns (48.841%)  route 4.742ns (51.159%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.560     5.081    REG4b0/CLK
    SLICE_X38Y13         FDRE                                         r  REG4b0/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  REG4b0/Q_reg[3]/Q
                         net (fo=7, routed)           1.303     6.903    REG4b0/LOCAL_REG0_OUT[3]
    SLICE_X42Y14         LUT6 (Prop_lut6_I2_O)        0.124     7.027 r  REG4b0/GLOBAL_OUT_SEG_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.897     7.923    univ_sseg0/GLOBAL_OUT_SEG[1]_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.150     8.073 r  univ_sseg0/GLOBAL_OUT_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.542    10.616    GLOBAL_OUT_SEG_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.735    14.351 r  GLOBAL_OUT_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.351    GLOBAL_OUT_SEG[1]
    U7                                                                r  GLOBAL_OUT_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.833ns  (logic 4.529ns (51.273%)  route 4.304ns (48.727%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.559     5.080    REG2/CLK
    SLICE_X42Y15         FDRE                                         r  REG2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  REG2/Q_reg/Q
                         net (fo=5, routed)           1.148     6.746    REG2/Q_reg_1
    SLICE_X42Y15         LUT2 (Prop_lut2_I0_O)        0.148     6.894 r  REG2/GLOBAL_OUT_SEG_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.440     7.334    REG4b0/GLOBAL_OUT_SEG[5]
    SLICE_X44Y15         LUT6 (Prop_lut6_I1_O)        0.328     7.662 r  REG4b0/GLOBAL_OUT_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.716    10.379    GLOBAL_OUT_SEG_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.914 r  GLOBAL_OUT_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.914    GLOBAL_OUT_SEG[5]
    U8                                                                r  GLOBAL_OUT_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.825ns  (logic 4.523ns (51.254%)  route 4.302ns (48.746%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.559     5.080    REG2/CLK
    SLICE_X42Y15         FDRE                                         r  REG2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  REG2/Q_reg/Q
                         net (fo=5, routed)           1.148     6.746    REG2/Q_reg_1
    SLICE_X42Y15         LUT2 (Prop_lut2_I0_O)        0.148     6.894 r  REG2/GLOBAL_OUT_SEG_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.435     7.329    REG4b0/GLOBAL_OUT_SEG[5]
    SLICE_X44Y15         LUT6 (Prop_lut6_I1_O)        0.328     7.657 r  REG4b0/GLOBAL_OUT_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.719    10.376    GLOBAL_OUT_SEG_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.905 r  GLOBAL_OUT_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.905    GLOBAL_OUT_SEG[6]
    W6                                                                r  GLOBAL_OUT_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG4b0/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.436ns  (logic 4.389ns (52.024%)  route 4.047ns (47.976%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.560     5.081    REG4b0/CLK
    SLICE_X38Y13         FDRE                                         r  REG4b0/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  REG4b0/Q_reg[3]/Q
                         net (fo=7, routed)           1.305     6.904    REG4b0/LOCAL_REG0_OUT[3]
    SLICE_X44Y15         LUT5 (Prop_lut5_I1_O)        0.152     7.056 r  REG4b0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.742     9.799    GLOBAL_OUT_SEG_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.719    13.517 r  GLOBAL_OUT_SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.517    GLOBAL_OUT_SEG[7]
    W7                                                                r  GLOBAL_OUT_SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG4b0/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.194ns  (logic 4.376ns (53.413%)  route 3.817ns (46.587%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.560     5.081    REG4b0/CLK
    SLICE_X38Y13         FDRE                                         r  REG4b0/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  REG4b0/Q_reg[3]/Q
                         net (fo=7, routed)           1.312     6.911    REG4b0/LOCAL_REG0_OUT[3]
    SLICE_X44Y15         LUT5 (Prop_lut5_I1_O)        0.152     7.063 r  REG4b0/GLOBAL_OUT_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.505     9.568    GLOBAL_OUT_SEG_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.706    13.275 r  GLOBAL_OUT_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.275    GLOBAL_OUT_SEG[2]
    V5                                                                r  GLOBAL_OUT_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG4b0/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.049ns  (logic 4.178ns (51.900%)  route 3.872ns (48.100%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.560     5.081    REG4b0/CLK
    SLICE_X38Y13         FDRE                                         r  REG4b0/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  REG4b0/Q_reg[3]/Q
                         net (fo=7, routed)           1.305     6.904    REG4b0/LOCAL_REG0_OUT[3]
    SLICE_X44Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.028 r  REG4b0/GLOBAL_OUT_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.567     9.595    GLOBAL_OUT_SEG_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.131 r  GLOBAL_OUT_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.131    GLOBAL_OUT_SEG[4]
    V8                                                                r  GLOBAL_OUT_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG4b0/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 4.162ns (51.772%)  route 3.877ns (48.228%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.560     5.081    REG4b0/CLK
    SLICE_X38Y13         FDRE                                         r  REG4b0/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  REG4b0/Q_reg[3]/Q
                         net (fo=7, routed)           1.312     6.911    REG4b0/LOCAL_REG0_OUT[3]
    SLICE_X44Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.035 r  REG4b0/GLOBAL_OUT_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.565     9.600    GLOBAL_OUT_SEG_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.120 r  GLOBAL_OUT_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.120    GLOBAL_OUT_SEG[3]
    U5                                                                r  GLOBAL_OUT_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 REG1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.505ns (61.401%)  route 0.946ns (38.599%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.559     1.442    REG1/CLK
    SLICE_X42Y14         FDRE                                         r  REG1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  REG1/Q_reg/Q
                         net (fo=1, routed)           0.163     1.769    univ_sseg0/LOCAL_REG1_OUT
    SLICE_X42Y14         LUT5 (Prop_lut5_I3_O)        0.043     1.812 r  univ_sseg0/GLOBAL_OUT_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.783     2.595    GLOBAL_OUT_SEG_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         1.298     3.894 r  GLOBAL_OUT_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.894    GLOBAL_OUT_SEG[1]
    U7                                                                r  GLOBAL_OUT_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG4b0/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.579ns  (logic 1.448ns (56.132%)  route 1.132ns (43.868%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.559     1.442    REG4b0/CLK
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  REG4b0/Q_reg[2]/Q
                         net (fo=7, routed)           0.354     1.924    REG4b0/LOCAL_REG0_OUT[2]
    SLICE_X44Y15         LUT5 (Prop_lut5_I2_O)        0.099     2.023 r  REG4b0/GLOBAL_OUT_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.778     2.801    GLOBAL_OUT_SEG_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.022 r  GLOBAL_OUT_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.022    GLOBAL_OUT_SEG[3]
    U5                                                                r  GLOBAL_OUT_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG4b0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.422ns (54.820%)  route 1.172ns (45.180%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.559     1.442    REG4b0/CLK
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  REG4b0/Q_reg[0]/Q
                         net (fo=7, routed)           0.330     1.913    REG4b0/LOCAL_REG0_OUT[0]
    SLICE_X44Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.958 r  REG4b0/GLOBAL_OUT_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.842     2.800    GLOBAL_OUT_SEG_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.036 r  GLOBAL_OUT_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.036    GLOBAL_OUT_SEG[5]
    U8                                                                r  GLOBAL_OUT_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG4b0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 1.416ns (54.332%)  route 1.190ns (45.668%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.559     1.442    REG4b0/CLK
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  REG4b0/Q_reg[0]/Q
                         net (fo=7, routed)           0.331     1.914    REG4b0/LOCAL_REG0_OUT[0]
    SLICE_X44Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.959 r  REG4b0/GLOBAL_OUT_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.860     2.818    GLOBAL_OUT_SEG_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.048 r  GLOBAL_OUT_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.048    GLOBAL_OUT_SEG[6]
    W6                                                                r  GLOBAL_OUT_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG4b0/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.496ns (57.207%)  route 1.119ns (42.793%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.559     1.442    REG4b0/CLK
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  REG4b0/Q_reg[2]/Q
                         net (fo=7, routed)           0.354     1.924    REG4b0/LOCAL_REG0_OUT[2]
    SLICE_X44Y15         LUT5 (Prop_lut5_I3_O)        0.100     2.024 r  REG4b0/GLOBAL_OUT_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.765     2.789    GLOBAL_OUT_SEG_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.268     4.056 r  GLOBAL_OUT_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.056    GLOBAL_OUT_SEG[2]
    V5                                                                r  GLOBAL_OUT_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG4b0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.632ns  (logic 1.422ns (54.034%)  route 1.210ns (45.966%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.559     1.442    REG4b0/CLK
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  REG4b0/Q_reg[0]/Q
                         net (fo=7, routed)           0.408     1.991    REG4b0/LOCAL_REG0_OUT[0]
    SLICE_X44Y15         LUT5 (Prop_lut5_I1_O)        0.045     2.036 r  REG4b0/GLOBAL_OUT_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.802     2.838    GLOBAL_OUT_SEG_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.075 r  GLOBAL_OUT_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.075    GLOBAL_OUT_SEG[4]
    V8                                                                r  GLOBAL_OUT_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG4b0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.757ns  (logic 1.465ns (53.122%)  route 1.293ns (46.878%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.559     1.442    REG4b0/CLK
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  REG4b0/Q_reg[0]/Q
                         net (fo=7, routed)           0.408     1.991    REG4b0/LOCAL_REG0_OUT[0]
    SLICE_X44Y15         LUT5 (Prop_lut5_I3_O)        0.045     2.036 r  REG4b0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.884     2.921    GLOBAL_OUT_SEG_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         1.279     4.200 r  GLOBAL_OUT_SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.200    GLOBAL_OUT_SEG[7]
    W7                                                                r  GLOBAL_OUT_SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GLOBAL_IN_SUB
                            (input port)
  Destination:            REG2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.681ns  (logic 2.062ns (30.869%)  route 4.619ns (69.131%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  GLOBAL_IN_SUB (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_SUB
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  GLOBAL_IN_SUB_IBUF_inst/O
                         net (fo=9, routed)           3.063     4.517    REG4b0/GLOBAL_IN_SUB_IBUF
    SLICE_X39Y13         LUT5 (Prop_lut5_I2_O)        0.152     4.669 r  REG4b0/Q_i_2__0/O
                         net (fo=4, routed)           0.844     5.513    REG2/t2
    SLICE_X38Y13         LUT6 (Prop_lut6_I3_O)        0.332     5.845 r  REG2/Q_i_2/O
                         net (fo=1, routed)           0.712     6.557    REG2/LOCAL_VC0_OUT
    SLICE_X42Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.681 r  REG2/Q_i_1/O
                         net (fo=1, routed)           0.000     6.681    REG2/Q_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  REG2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441     4.782    REG2/CLK
    SLICE_X42Y15         FDRE                                         r  REG2/Q_reg/C

Slack:                    inf
  Source:                 GLOBAL_IN_SUB
                            (input port)
  Destination:            REG4b0/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.626ns  (logic 2.090ns (31.551%)  route 4.535ns (68.449%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  GLOBAL_IN_SUB (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_SUB
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  GLOBAL_IN_SUB_IBUF_inst/O
                         net (fo=9, routed)           3.063     4.517    REG4b0/GLOBAL_IN_SUB_IBUF
    SLICE_X39Y13         LUT5 (Prop_lut5_I2_O)        0.152     4.669 r  REG4b0/Q_i_2__0/O
                         net (fo=4, routed)           0.576     5.245    REG4b0/t2
    SLICE_X38Y13         LUT6 (Prop_lut6_I2_O)        0.332     5.577 r  REG4b0/Q_i_1/O
                         net (fo=3, routed)           0.897     6.474    REG4b0/LOCAL_AND0_OUT
    SLICE_X39Y13         LUT5 (Prop_lut5_I3_O)        0.152     6.626 r  REG4b0/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.626    REG4b0/LOCAL_MUX1_OUT[2]
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.440     4.781    REG4b0/CLK
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[2]/C

Slack:                    inf
  Source:                 GLOBAL_IN_SUB
                            (input port)
  Destination:            REG4b0/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.422ns  (logic 2.062ns (32.117%)  route 4.359ns (67.883%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  GLOBAL_IN_SUB (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_SUB
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  GLOBAL_IN_SUB_IBUF_inst/O
                         net (fo=9, routed)           3.063     4.517    REG4b0/GLOBAL_IN_SUB_IBUF
    SLICE_X39Y13         LUT5 (Prop_lut5_I2_O)        0.152     4.669 r  REG4b0/Q_i_2__0/O
                         net (fo=4, routed)           0.870     5.539    REG4b0/t2
    SLICE_X38Y12         LUT4 (Prop_lut4_I3_O)        0.332     5.871 f  REG4b0/Q[3]_i_2/O
                         net (fo=2, routed)           0.427     6.298    REG4b0/LOCAL_RCA0_SUM__0[2]
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.124     6.422 r  REG4b0/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     6.422    REG4b0/LOCAL_MUX1_OUT[3]
    SLICE_X38Y13         FDRE                                         r  REG4b0/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.440     4.781    REG4b0/CLK
    SLICE_X38Y13         FDRE                                         r  REG4b0/Q_reg[3]/C

Slack:                    inf
  Source:                 GLOBAL_IN_SUB
                            (input port)
  Destination:            REG4b0/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.213ns  (logic 2.062ns (33.195%)  route 4.151ns (66.805%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  GLOBAL_IN_SUB (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_SUB
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  GLOBAL_IN_SUB_IBUF_inst/O
                         net (fo=9, routed)           3.063     4.517    REG4b0/GLOBAL_IN_SUB_IBUF
    SLICE_X39Y13         LUT5 (Prop_lut5_I2_O)        0.152     4.669 r  REG4b0/Q_i_2__0/O
                         net (fo=4, routed)           0.576     5.245    REG4b0/t2
    SLICE_X38Y13         LUT6 (Prop_lut6_I2_O)        0.332     5.577 r  REG4b0/Q_i_1/O
                         net (fo=3, routed)           0.512     6.089    REG4b0/LOCAL_AND0_OUT
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124     6.213 r  REG4b0/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     6.213    REG4b0/LOCAL_MUX1_OUT[1]
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.440     4.781    REG4b0/CLK
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[1]/C

Slack:                    inf
  Source:                 GLOBAL_IN_SUB
                            (input port)
  Destination:            REG1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.200ns  (logic 1.938ns (31.266%)  route 4.261ns (68.734%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  GLOBAL_IN_SUB (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_SUB
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  GLOBAL_IN_SUB_IBUF_inst/O
                         net (fo=9, routed)           3.063     4.517    REG4b0/GLOBAL_IN_SUB_IBUF
    SLICE_X39Y13         LUT5 (Prop_lut5_I2_O)        0.152     4.669 r  REG4b0/Q_i_2__0/O
                         net (fo=4, routed)           0.576     5.245    REG4b0/t2
    SLICE_X38Y13         LUT6 (Prop_lut6_I2_O)        0.332     5.577 r  REG4b0/Q_i_1/O
                         net (fo=3, routed)           0.623     6.200    REG1/LOCAL_AND0_OUT
    SLICE_X42Y14         FDRE                                         r  REG1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.442     4.783    REG1/CLK
    SLICE_X42Y14         FDRE                                         r  REG1/Q_reg/C

Slack:                    inf
  Source:                 GLOBAL_IN_B[0]
                            (input port)
  Destination:            REG4b0/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.206ns  (logic 1.577ns (37.488%)  route 2.629ns (62.512%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  GLOBAL_IN_B[0] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_B[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  GLOBAL_IN_B_IBUF[0]_inst/O
                         net (fo=6, routed)           2.629     4.082    REG4b0/GLOBAL_IN_B_IBUF[0]
    SLICE_X39Y13         LUT2 (Prop_lut2_I0_O)        0.124     4.206 r  REG4b0/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.206    REG4b0/LOCAL_RCA0_SUM[0]
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.440     4.781    REG4b0/CLK
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[0]/C

Slack:                    inf
  Source:                 GLOBAL_CLR
                            (input port)
  Destination:            REG4b0/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.882ns  (logic 1.454ns (37.447%)  route 2.428ns (62.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  GLOBAL_CLR (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLR
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  GLOBAL_CLR_IBUF_inst/O
                         net (fo=6, routed)           2.428     3.882    REG4b0/SR[0]
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.440     4.781    REG4b0/CLK
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[0]/C

Slack:                    inf
  Source:                 GLOBAL_CLR
                            (input port)
  Destination:            REG4b0/Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.882ns  (logic 1.454ns (37.447%)  route 2.428ns (62.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  GLOBAL_CLR (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLR
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  GLOBAL_CLR_IBUF_inst/O
                         net (fo=6, routed)           2.428     3.882    REG4b0/SR[0]
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.440     4.781    REG4b0/CLK
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[1]/C

Slack:                    inf
  Source:                 GLOBAL_CLR
                            (input port)
  Destination:            REG4b0/Q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.882ns  (logic 1.454ns (37.447%)  route 2.428ns (62.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  GLOBAL_CLR (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLR
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  GLOBAL_CLR_IBUF_inst/O
                         net (fo=6, routed)           2.428     3.882    REG4b0/SR[0]
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.440     4.781    REG4b0/CLK
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[2]/C

Slack:                    inf
  Source:                 GLOBAL_CLR
                            (input port)
  Destination:            REG4b0/Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.882ns  (logic 1.454ns (37.447%)  route 2.428ns (62.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  GLOBAL_CLR (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLR
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  GLOBAL_CLR_IBUF_inst/O
                         net (fo=6, routed)           2.428     3.882    REG4b0/SR[0]
    SLICE_X38Y13         FDRE                                         r  REG4b0/Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.440     4.781    REG4b0/CLK
    SLICE_X38Y13         FDRE                                         r  REG4b0/Q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GLOBAL_ENTER
                            (input port)
  Destination:            REG4b0/Q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.210ns (20.156%)  route 0.830ns (79.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  GLOBAL_ENTER (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_ENTER
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  GLOBAL_ENTER_IBUF_inst/O
                         net (fo=6, routed)           0.830     1.040    REG4b0/GLOBAL_ENTER_IBUF
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.827     1.954    REG4b0/CLK
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[0]/C

Slack:                    inf
  Source:                 GLOBAL_ENTER
                            (input port)
  Destination:            REG4b0/Q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.210ns (20.156%)  route 0.830ns (79.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  GLOBAL_ENTER (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_ENTER
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  GLOBAL_ENTER_IBUF_inst/O
                         net (fo=6, routed)           0.830     1.040    REG4b0/GLOBAL_ENTER_IBUF
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.827     1.954    REG4b0/CLK
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[1]/C

Slack:                    inf
  Source:                 GLOBAL_ENTER
                            (input port)
  Destination:            REG4b0/Q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.210ns (20.156%)  route 0.830ns (79.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  GLOBAL_ENTER (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_ENTER
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  GLOBAL_ENTER_IBUF_inst/O
                         net (fo=6, routed)           0.830     1.040    REG4b0/GLOBAL_ENTER_IBUF
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.827     1.954    REG4b0/CLK
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[2]/C

Slack:                    inf
  Source:                 GLOBAL_ENTER
                            (input port)
  Destination:            REG4b0/Q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.210ns (20.156%)  route 0.830ns (79.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  GLOBAL_ENTER (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_ENTER
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  GLOBAL_ENTER_IBUF_inst/O
                         net (fo=6, routed)           0.830     1.040    REG4b0/GLOBAL_ENTER_IBUF
    SLICE_X38Y13         FDRE                                         r  REG4b0/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.827     1.954    REG4b0/CLK
    SLICE_X38Y13         FDRE                                         r  REG4b0/Q_reg[3]/C

Slack:                    inf
  Source:                 GLOBAL_IN_B[0]
                            (input port)
  Destination:            REG4b0/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.266ns (23.517%)  route 0.865ns (76.483%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  GLOBAL_IN_B[0] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_B[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  GLOBAL_IN_B_IBUF[0]_inst/O
                         net (fo=6, routed)           0.865     1.086    REG4b0/GLOBAL_IN_B_IBUF[0]
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.131 r  REG4b0/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.131    REG4b0/LOCAL_MUX1_OUT[1]
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.827     1.954    REG4b0/CLK
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[1]/C

Slack:                    inf
  Source:                 GLOBAL_ENTER
                            (input port)
  Destination:            REG1/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.210ns (18.132%)  route 0.946ns (81.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  GLOBAL_ENTER (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_ENTER
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  GLOBAL_ENTER_IBUF_inst/O
                         net (fo=6, routed)           0.946     1.156    REG1/GLOBAL_ENTER_IBUF
    SLICE_X42Y14         FDRE                                         r  REG1/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.828     1.955    REG1/CLK
    SLICE_X42Y14         FDRE                                         r  REG1/Q_reg/C

Slack:                    inf
  Source:                 GLOBAL_CLR
                            (input port)
  Destination:            REG1/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.222ns (17.925%)  route 1.016ns (82.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  GLOBAL_CLR (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLR
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  GLOBAL_CLR_IBUF_inst/O
                         net (fo=6, routed)           1.016     1.238    REG1/SR[0]
    SLICE_X42Y14         FDRE                                         r  REG1/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.828     1.955    REG1/CLK
    SLICE_X42Y14         FDRE                                         r  REG1/Q_reg/C

Slack:                    inf
  Source:                 GLOBAL_CLR
                            (input port)
  Destination:            REG2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.267ns (21.512%)  route 0.974ns (78.488%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  GLOBAL_CLR (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLR
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  GLOBAL_CLR_IBUF_inst/O
                         net (fo=6, routed)           0.974     1.196    REG2/SR[0]
    SLICE_X42Y15         LUT4 (Prop_lut4_I2_O)        0.045     1.241 r  REG2/Q_i_1/O
                         net (fo=1, routed)           0.000     1.241    REG2/Q_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  REG2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.827     1.954    REG2/CLK
    SLICE_X42Y15         FDRE                                         r  REG2/Q_reg/C

Slack:                    inf
  Source:                 GLOBAL_IN_A[3]
                            (input port)
  Destination:            REG4b0/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.272ns (21.027%)  route 1.021ns (78.973%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  GLOBAL_IN_A[3] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_A[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  GLOBAL_IN_A_IBUF[3]_inst/O
                         net (fo=4, routed)           1.021     1.248    REG4b0/GLOBAL_IN_A_IBUF[3]
    SLICE_X38Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.293 r  REG4b0/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.293    REG4b0/LOCAL_MUX1_OUT[3]
    SLICE_X38Y13         FDRE                                         r  REG4b0/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.827     1.954    REG4b0/CLK
    SLICE_X38Y13         FDRE                                         r  REG4b0/Q_reg[3]/C

Slack:                    inf
  Source:                 GLOBAL_CLR
                            (input port)
  Destination:            REG4b0/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.222ns (16.998%)  route 1.083ns (83.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  GLOBAL_CLR (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLR
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  GLOBAL_CLR_IBUF_inst/O
                         net (fo=6, routed)           1.083     1.305    REG4b0/SR[0]
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.827     1.954    REG4b0/CLK
    SLICE_X39Y13         FDRE                                         r  REG4b0/Q_reg[0]/C





