Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 13 12:36:27 2019
| Host         : DellG5Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Digital_Clock_timing_summary_routed.rpt -pb Digital_Clock_timing_summary_routed.pb -rpx Digital_Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : Digital_Clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.130        0.000                      0                  107        0.154        0.000                      0                  107        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.130        0.000                      0                  107        0.154        0.000                      0                  107        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 Minutes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/LED_out_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.794ns (22.395%)  route 2.752ns (77.605%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  Minutes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  Minutes_reg[1]/Q
                         net (fo=1, routed)           1.196     6.860    display/LED_out_reg[0][4]_2[1]
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.984 r  display/LED_out[3][6]_i_6/O
                         net (fo=7, routed)           0.907     7.890    display/sel0[1]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.152     8.042 r  display/LED_out[3][1]_i_1/O
                         net (fo=4, routed)           0.649     8.691    display/LED_out[1]
    SLICE_X64Y25         FDRE                                         r  display/LED_out_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502    14.843    display/CLK
    SLICE_X64Y25         FDRE                                         r  display/LED_out_reg[0][1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)       -0.247    14.821    display/LED_out_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 Minutes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/LED_out_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.794ns (22.740%)  route 2.698ns (77.260%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  Minutes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  Minutes_reg[1]/Q
                         net (fo=1, routed)           1.196     6.860    display/LED_out_reg[0][4]_2[1]
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.984 r  display/LED_out[3][6]_i_6/O
                         net (fo=7, routed)           0.907     7.890    display/sel0[1]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.152     8.042 r  display/LED_out[3][1]_i_1/O
                         net (fo=4, routed)           0.595     8.637    display/LED_out[1]
    SLICE_X64Y23         FDRE                                         r  display/LED_out_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.504    14.845    display/CLK
    SLICE_X64Y23         FDRE                                         r  display/LED_out_reg[3][1]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)       -0.247    14.837    display/LED_out_reg[3][1]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 Minutes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/LED_out_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.792ns (23.181%)  route 2.625ns (76.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  Minutes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  Minutes_reg[1]/Q
                         net (fo=1, routed)           1.196     6.860    display/LED_out_reg[0][4]_2[1]
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.984 f  display/LED_out[3][6]_i_6/O
                         net (fo=7, routed)           0.702     7.686    display/sel0[1]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.150     7.836 r  display/LED_out[3][4]_i_1/O
                         net (fo=4, routed)           0.726     8.562    display/LED_out[4]
    SLICE_X65Y25         FDRE                                         r  display/LED_out_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502    14.843    display/CLK
    SLICE_X65Y25         FDRE                                         r  display/LED_out_reg[1][4]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDRE (Setup_fdre_C_D)       -0.262    14.806    display/LED_out_reg[1][4]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 Minutes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/LED_out_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.792ns (23.181%)  route 2.625ns (76.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  Minutes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  Minutes_reg[1]/Q
                         net (fo=1, routed)           1.196     6.860    display/LED_out_reg[0][4]_2[1]
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.984 f  display/LED_out[3][6]_i_6/O
                         net (fo=7, routed)           0.702     7.686    display/sel0[1]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.150     7.836 r  display/LED_out[3][4]_i_1/O
                         net (fo=4, routed)           0.726     8.562    display/LED_out[4]
    SLICE_X64Y25         FDRE                                         r  display/LED_out_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502    14.843    display/CLK
    SLICE_X64Y25         FDRE                                         r  display/LED_out_reg[0][4]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)       -0.232    14.836    display/LED_out_reg[0][4]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.277ns  (required time - arrival time)
  Source:                 Minutes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/LED_out_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.794ns (23.254%)  route 2.620ns (76.746%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  Minutes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  Minutes_reg[1]/Q
                         net (fo=1, routed)           1.196     6.860    display/LED_out_reg[0][4]_2[1]
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.984 r  display/LED_out[3][6]_i_6/O
                         net (fo=7, routed)           0.907     7.890    display/sel0[1]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.152     8.042 r  display/LED_out[3][1]_i_1/O
                         net (fo=4, routed)           0.518     8.560    display/LED_out[1]
    SLICE_X64Y24         FDRE                                         r  display/LED_out_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502    14.843    display/CLK
    SLICE_X64Y24         FDRE                                         r  display/LED_out_reg[2][1]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)       -0.245    14.837    display/LED_out_reg[2][1]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  6.277    

Slack (MET) :             6.281ns  (required time - arrival time)
  Source:                 Minutes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/LED_out_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.794ns (23.555%)  route 2.577ns (76.445%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  Minutes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  Minutes_reg[1]/Q
                         net (fo=1, routed)           1.196     6.860    display/LED_out_reg[0][4]_2[1]
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.984 r  display/LED_out[3][6]_i_6/O
                         net (fo=7, routed)           0.692     7.676    display/sel0[1]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.152     7.828 r  display/LED_out[3][6]_i_2/O
                         net (fo=4, routed)           0.688     8.516    display/LED_out[6]
    SLICE_X63Y24         FDRE                                         r  display/LED_out_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502    14.843    display/CLK
    SLICE_X63Y24         FDRE                                         r  display/LED_out_reg[0][6]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)       -0.285    14.797    display/LED_out_reg[0][6]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  6.281    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 Minutes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/LED_out_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.794ns (23.264%)  route 2.619ns (76.736%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  Minutes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  Minutes_reg[1]/Q
                         net (fo=1, routed)           1.196     6.860    display/LED_out_reg[0][4]_2[1]
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.984 r  display/LED_out[3][6]_i_6/O
                         net (fo=7, routed)           0.692     7.676    display/sel0[1]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.152     7.828 r  display/LED_out[3][6]_i_2/O
                         net (fo=4, routed)           0.731     8.558    display/LED_out[6]
    SLICE_X64Y24         FDRE                                         r  display/LED_out_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502    14.843    display/CLK
    SLICE_X64Y24         FDRE                                         r  display/LED_out_reg[2][6]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)       -0.237    14.845    display/LED_out_reg[2][6]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 Minutes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/LED_out_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.792ns (23.436%)  route 2.587ns (76.564%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  Minutes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  Minutes_reg[1]/Q
                         net (fo=1, routed)           1.196     6.860    display/LED_out_reg[0][4]_2[1]
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.984 f  display/LED_out[3][6]_i_6/O
                         net (fo=7, routed)           0.702     7.686    display/sel0[1]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.150     7.836 r  display/LED_out[3][4]_i_1/O
                         net (fo=4, routed)           0.689     8.525    display/LED_out[4]
    SLICE_X64Y23         FDRE                                         r  display/LED_out_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.504    14.845    display/CLK
    SLICE_X64Y23         FDRE                                         r  display/LED_out_reg[3][4]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)       -0.232    14.852    display/LED_out_reg[3][4]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 Minutes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/LED_out_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.794ns (23.981%)  route 2.517ns (76.019%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  Minutes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  Minutes_reg[1]/Q
                         net (fo=1, routed)           1.196     6.860    display/LED_out_reg[0][4]_2[1]
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.984 r  display/LED_out[3][6]_i_6/O
                         net (fo=7, routed)           0.907     7.890    display/sel0[1]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.152     8.042 r  display/LED_out[3][1]_i_1/O
                         net (fo=4, routed)           0.414     8.456    display/LED_out[1]
    SLICE_X65Y25         FDRE                                         r  display/LED_out_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502    14.843    display/CLK
    SLICE_X65Y25         FDRE                                         r  display/LED_out_reg[1][1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDRE (Setup_fdre_C_D)       -0.283    14.785    display/LED_out_reg[1][1]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 Minutes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/LED_out_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.792ns (23.602%)  route 2.564ns (76.398%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  Minutes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  Minutes_reg[1]/Q
                         net (fo=1, routed)           1.196     6.860    display/LED_out_reg[0][4]_2[1]
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.984 f  display/LED_out[3][6]_i_6/O
                         net (fo=7, routed)           0.702     7.686    display/sel0[1]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.150     7.836 r  display/LED_out[3][4]_i_1/O
                         net (fo=4, routed)           0.665     8.501    display/LED_out[4]
    SLICE_X64Y24         FDRE                                         r  display/LED_out_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502    14.843    display/CLK
    SLICE_X64Y24         FDRE                                         r  display/LED_out_reg[2][4]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)       -0.220    14.862    display/LED_out_reg[2][4]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  6.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 display/LED_out_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    display/CLK
    SLICE_X64Y24         FDRE                                         r  display/LED_out_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  display/LED_out_reg[2][2]/Q
                         net (fo=1, routed)           0.050     1.679    display/LED_out_reg_n_0_[2][2]
    SLICE_X65Y24         LUT6 (Prop_lut6_I5_O)        0.045     1.724 r  display/IO_SSEG[2]_i_1/O
                         net (fo=1, routed)           0.000     1.724    display/IO_SSEG[2]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  display/IO_SSEG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.850     1.977    display/CLK
    SLICE_X65Y24         FDRE                                         r  display/IO_SSEG_reg[2]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.092     1.570    display/IO_SSEG_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 display/LED_out_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.548%)  route 0.143ns (43.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.581     1.464    display/CLK
    SLICE_X61Y25         FDRE                                         r  display/LED_out_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  display/LED_out_reg[3][6]/Q
                         net (fo=1, routed)           0.143     1.748    display/LED_out_reg_n_0_[3][6]
    SLICE_X63Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.793 r  display/IO_SSEG[6]_i_1/O
                         net (fo=1, routed)           0.000     1.793    display/IO_SSEG[6]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  display/IO_SSEG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.850     1.977    display/CLK
    SLICE_X63Y25         FDRE                                         r  display/IO_SSEG_reg[6]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.092     1.591    display/IO_SSEG_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 display/LED_out_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.583     1.466    display/CLK
    SLICE_X63Y26         FDRE                                         r  display/LED_out_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display/LED_out_reg[1][3]/Q
                         net (fo=1, routed)           0.136     1.743    display/LED_out_reg_n_0_[1][3]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.788 r  display/IO_SSEG[3]_i_1/O
                         net (fo=1, routed)           0.000     1.788    display/IO_SSEG[3]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  display/IO_SSEG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.850     1.977    display/CLK
    SLICE_X63Y25         FDRE                                         r  display/IO_SSEG_reg[3]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.091     1.569    display/IO_SSEG_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 display/LED_out_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.656%)  route 0.136ns (39.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    display/CLK
    SLICE_X64Y25         FDRE                                         r  display/LED_out_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  display/LED_out_reg[0][1]/Q
                         net (fo=1, routed)           0.136     1.765    display/LED_out_reg_n_0_[0][1]
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  display/IO_SSEG[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    display/IO_SSEG[1]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  display/IO_SSEG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.850     1.977    display/CLK
    SLICE_X65Y24         FDRE                                         r  display/IO_SSEG_reg[1]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.091     1.590    display/IO_SSEG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 display/LED_out_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.098%)  route 0.164ns (43.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    display/CLK
    SLICE_X64Y25         FDRE                                         r  display/LED_out_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  display/LED_out_reg[0][4]/Q
                         net (fo=1, routed)           0.164     1.793    display/LED_out_reg_n_0_[0][4]
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.838 r  display/IO_SSEG[4]_i_1/O
                         net (fo=1, routed)           0.000     1.838    display/IO_SSEG[4]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  display/IO_SSEG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.850     1.977    display/CLK
    SLICE_X65Y24         FDRE                                         r  display/IO_SSEG_reg[4]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.092     1.591    display/IO_SSEG_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 display/LED_out_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.247ns (65.661%)  route 0.129ns (34.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    display/CLK
    SLICE_X64Y24         FDRE                                         r  display/LED_out_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  display/LED_out_reg[2][5]/Q
                         net (fo=1, routed)           0.129     1.742    display/LED_out_reg_n_0_[2][5]
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.099     1.841 r  display/IO_SSEG[5]_i_1/O
                         net (fo=1, routed)           0.000     1.841    display/IO_SSEG[5]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  display/IO_SSEG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.850     1.977    display/CLK
    SLICE_X63Y25         FDRE                                         r  display/IO_SSEG_reg[5]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.092     1.591    display/IO_SSEG_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.583     1.466    display/CLK
    SLICE_X62Y23         FDRE                                         r  display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display/counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.729    display/counter_reg_n_0_[2]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  display/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.840    display/counter_reg[0]_i_2_n_5
    SLICE_X62Y23         FDRE                                         r  display/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.851     1.978    display/CLK
    SLICE_X62Y23         FDRE                                         r  display/counter_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    display/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 display/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.583     1.466    display/CLK
    SLICE_X62Y26         FDRE                                         r  display/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.740    display/counter_reg[14]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  display/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    display/counter_reg[12]_i_1_n_5
    SLICE_X62Y26         FDRE                                         r  display/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.851     1.978    display/CLK
    SLICE_X62Y26         FDRE                                         r  display/counter_reg[14]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    display/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 display/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.468    display/CLK
    SLICE_X62Y27         FDRE                                         r  display/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.742    display/counter_reg[18]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  display/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    display/counter_reg[16]_i_1_n_5
    SLICE_X62Y27         FDRE                                         r  display/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.853     1.980    display/CLK
    SLICE_X62Y27         FDRE                                         r  display/counter_reg[18]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    display/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 display/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    display/CLK
    SLICE_X62Y24         FDRE                                         r  display/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  display/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.739    display/counter_reg[6]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  display/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    display/counter_reg[4]_i_1_n_5
    SLICE_X62Y24         FDRE                                         r  display/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.850     1.977    display/CLK
    SLICE_X62Y24         FDRE                                         r  display/counter_reg[6]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    display/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y29   Hours_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   Hours_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y29   Hours_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   Hours_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   Minutes_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   Minutes_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   Minutes_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   Minutes_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y29   Tens_of_Hours_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   Hours_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   Tens_of_Hours_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   Hours_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   Hours_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   Hours_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   Hours_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   Minutes_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   Minutes_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   Minutes_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   Minutes_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   Tens_of_Hours_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   Tens_of_Hours_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   Tens_of_Minutes_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   Tens_of_Minutes_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   display/IO_SSEG_SEL_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   display/IO_SSEG_SEL_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   display/IO_SSEG_SEL_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   display/IO_SSEG_SEL_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   display/IO_SSEG_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   display/IO_SSEG_reg[1]/C



