#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Sat Jul 12 11:15:28 2025
# Process ID: 19300
# Current directory: C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest X Ray/chest X Ray.runs/synth_1
# Command line: vivado.exe -log chest_xray_classifier_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source chest_xray_classifier_top.tcl
# Log file: C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest X Ray/chest X Ray.runs/synth_1/chest_xray_classifier_top.vds
# Journal file: C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest X Ray/chest X Ray.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source chest_xray_classifier_top.tcl -notrace
Command: synth_design -top chest_xray_classifier_top -part xc7z020clg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17316 
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:93]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:94]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:95]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:99]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:104]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:105]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:108]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:109]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:110]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:114]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:115]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:118]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:119]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:120]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:123]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:124]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:125]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:128]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:129]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:130]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:133]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:134]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:135]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:138]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:139]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:140]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:143]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:144]
WARNING: [Synth 8-2507] parameter declaration becomes local in BottleNeck_11Stage_Sequential_Optimized with formal parameter declaration list [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:145]
WARNING: [Synth 8-6901] identifier 'hswish_valid' is used before its declaration [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:204]
WARNING: [Synth 8-6901] identifier 'hswish_valid' is used before its declaration [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:247]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 717.152 ; gain = 242.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'chest_xray_classifier_top' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter NUM_CLASSES bound to: 15 - type: integer 
	Parameter ACC_N bound to: 16 - type: integer 
	Parameter ACC_Q bound to: 8 - type: integer 
	Parameter ACC_IMAGE_SIZE bound to: 224 - type: integer 
	Parameter ACC_KERNEL_SIZE bound to: 3 - type: integer 
	Parameter ACC_STRIDE bound to: 2 - type: integer 
	Parameter ACC_PADDING bound to: 1 - type: integer 
	Parameter ACC_IN_CHANNELS bound to: 1 - type: integer 
	Parameter ACC_OUT_CHANNELS bound to: 16 - type: integer 
	Parameter BN_INPUT_HEIGHT bound to: 112 - type: integer 
	Parameter BN_INPUT_WIDTH bound to: 112 - type: integer 
	Parameter BN_INPUT_CHANNELS bound to: 16 - type: integer 
	Parameter BN_OUTPUT_HEIGHT bound to: 7 - type: integer 
	Parameter BN_OUTPUT_WIDTH bound to: 7 - type: integer 
	Parameter BN_OUTPUT_CHANNELS bound to: 96 - type: integer 
	Parameter FINAL_IN_CHANNELS bound to: 96 - type: integer 
	Parameter FINAL_MID_CHANNELS bound to: 64 - type: integer 
	Parameter FINAL_LINEAR_FEATURES_IN bound to: 64 - type: integer 
	Parameter FINAL_LINEAR_FEATURES_MID bound to: 128 - type: integer 
	Parameter FINAL_FEATURE_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:85]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:86]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:87]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:88]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:91]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:92]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:93]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:94]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:95]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:96]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:97]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:98]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:101]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:102]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:103]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:104]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:105]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:106]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:109]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:110]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:111]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:112]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:685]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:686]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:687]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:737]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:738]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:739]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:740]
INFO: [Synth 8-6157] synthesizing module 'dsp_resource_manager' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/dsp_resource_manager.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter NUM_DSP48 bound to: 16 - type: integer 
	Parameter NUM_VIRTUAL_MACS bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dsp48_simple' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/dsp_resource_manager.sv:149]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dsp48_simple' (1#1) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/dsp_resource_manager.sv:149]
INFO: [Synth 8-6155] done synthesizing module 'dsp_resource_manager' (2#1) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/dsp_resource_manager.sv:1]
WARNING: [Synth 8-689] width (7) of port connection 'dsp48_usage_count' does not match port width (5) of module 'dsp_resource_manager' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:344]
INFO: [Synth 8-6157] synthesizing module 'weight_memory_manager' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/weight_memory_manager.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter ACC_WEIGHT_SIZE bound to: 144 - type: integer 
	Parameter ACC_BN_SIZE bound to: 32 - type: integer 
	Parameter FINAL_PW_WEIGHT_SIZE bound to: 55296 - type: integer 
	Parameter FINAL_BN1_PARAM_SIZE bound to: 576 - type: integer 
	Parameter FINAL_LINEAR1_WEIGHT_SIZE bound to: 737280 - type: integer 
	Parameter FINAL_LINEAR1_BIAS_SIZE bound to: 1280 - type: integer 
	Parameter FINAL_BN2_PARAM_SIZE bound to: 1280 - type: integer 
	Parameter FINAL_LINEAR2_WEIGHT_SIZE bound to: 19200 - type: integer 
	Parameter FINAL_LINEAR2_BIAS_SIZE bound to: 15 - type: integer 
	Parameter NUM_CLASSES bound to: 15 - type: integer 
	Parameter WEIGHT_TYPE_ACC_CONV bound to: 4'b0000 
	Parameter WEIGHT_TYPE_ACC_BN bound to: 4'b0001 
	Parameter WEIGHT_TYPE_FINAL_PW bound to: 4'b0010 
	Parameter WEIGHT_TYPE_FINAL_BN1_GAMMA bound to: 4'b0011 
	Parameter WEIGHT_TYPE_FINAL_BN1_BETA bound to: 4'b0100 
	Parameter WEIGHT_TYPE_FINAL_LINEAR1 bound to: 4'b0101 
	Parameter WEIGHT_TYPE_FINAL_LINEAR1_BIAS bound to: 4'b0110 
	Parameter WEIGHT_TYPE_FINAL_BN2_GAMMA bound to: 4'b0111 
	Parameter WEIGHT_TYPE_FINAL_BN2_BETA bound to: 4'b1000 
	Parameter WEIGHT_TYPE_FINAL_LINEAR2 bound to: 4'b1001 
	Parameter WEIGHT_TYPE_FINAL_LINEAR2_BIAS bound to: 4'b1010 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/weight_memory_manager.sv:84]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/weight_memory_manager.sv:85]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/weight_memory_manager.sv:88]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/weight_memory_manager.sv:89]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/weight_memory_manager.sv:90]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/weight_memory_manager.sv:91]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/weight_memory_manager.sv:92]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/weight_memory_manager.sv:93]
INFO: [Synth 8-6157] synthesizing module 'external_memory_controller' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/external_memory_controller.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter DDR_DATA_WIDTH bound to: 512 - type: integer 
	Parameter DDR_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter CACHE_SIZE bound to: 8192 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter DDR_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter FINAL_PW_WEIGHTS_OFFSET bound to: 0 - type: integer 
	Parameter FINAL_LINEAR1_WEIGHTS_OFFSET bound to: 1048576 - type: integer 
	Parameter FINAL_LINEAR2_WEIGHTS_OFFSET bound to: 201326592 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/external_memory_controller.sv:63]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/external_memory_controller.sv:64]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/external_memory_controller.sv:65]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AhmedAli/Documents/GP- Chest X Ray/external_memory_controller.sv:201]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'cache_valid_reg_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "cache_valid_reg_reg" dissolved into registers
WARNING: [Synth 8-3848] Net m_axi_awaddr in module/entity external_memory_controller does not have driver. [C:/Users/AhmedAli/Documents/GP- Chest X Ray/external_memory_controller.sv:27]
WARNING: [Synth 8-3848] Net m_axi_awlen in module/entity external_memory_controller does not have driver. [C:/Users/AhmedAli/Documents/GP- Chest X Ray/external_memory_controller.sv:28]
WARNING: [Synth 8-3848] Net m_axi_awsize in module/entity external_memory_controller does not have driver. [C:/Users/AhmedAli/Documents/GP- Chest X Ray/external_memory_controller.sv:29]
WARNING: [Synth 8-3848] Net m_axi_awburst in module/entity external_memory_controller does not have driver. [C:/Users/AhmedAli/Documents/GP- Chest X Ray/external_memory_controller.sv:30]
WARNING: [Synth 8-3848] Net m_axi_wdata in module/entity external_memory_controller does not have driver. [C:/Users/AhmedAli/Documents/GP- Chest X Ray/external_memory_controller.sv:34]
WARNING: [Synth 8-3848] Net m_axi_wstrb in module/entity external_memory_controller does not have driver. [C:/Users/AhmedAli/Documents/GP- Chest X Ray/external_memory_controller.sv:35]
WARNING: [Synth 8-3848] Net m_axi_wlast in module/entity external_memory_controller does not have driver. [C:/Users/AhmedAli/Documents/GP- Chest X Ray/external_memory_controller.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'external_memory_controller' (3#1) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/external_memory_controller.sv:1]
INFO: [Synth 8-251] WeightMgr: Accelerator weights loaded successfully [C:/Users/AhmedAli/Documents/GP- Chest X Ray/weight_memory_manager.sv:254]
INFO: [Synth 8-251] WeightMgr: Accelerator BN parameters loaded successfully [C:/Users/AhmedAli/Documents/GP- Chest X Ray/weight_memory_manager.sv:267]
INFO: [Synth 8-6155] done synthesizing module 'weight_memory_manager' (4#1) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/weight_memory_manager.sv:1]
WARNING: [Synth 8-6104] Input port 'acc_weight_data' has an internal driver [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:380]
WARNING: [Synth 8-6104] Input port 'acc_bn_data' has an internal driver [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:381]
INFO: [Synth 8-6157] synthesizing module 'accelerator' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:3]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter n bound to: 224 - type: integer 
	Parameter k bound to: 3 - type: integer 
	Parameter s bound to: 2 - type: integer 
	Parameter p bound to: 1 - type: integer 
	Parameter IN_CHANNELS bound to: 1 - type: integer 
	Parameter OUT_CHANNELS bound to: 16 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter LOAD_MEM bound to: 2'b01 
	Parameter CONV bound to: 2'b10 
	Parameter FINISH bound to: 2'b11 
	Parameter n_padded bound to: 226 - type: integer 
	Parameter FEATURE_SIZE bound to: 112 - type: integer 
	Parameter expected_outputs bound to: 20'b00110001000000000000 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:50]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:51]
INFO: [Synth 8-251] Accelerator: Memory loading complete - weights=x, bn=x [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:156]
INFO: [Synth 8-226] default block is never used [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:175]
INFO: [Synth 8-251] === ACCELERATOR DEBUG === [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:179]
WARNING: [Synth 8-639] system function call 'time' not supported [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:180]
INFO: [Synth 8-251] Accelerator: *** STARTING PROCESSING *** - transitioning to LOAD_MEM at time 1'b0 [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:180]
INFO: [Synth 8-251] Accelerator: Expected outputs = 200704 (112x112x16) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:181]
INFO: [Synth 8-251] Accelerator: *** MEMORY LOADED *** - transitioning to CONV [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:189]
INFO: [Synth 8-251] Accelerator: Starting convolution processing [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:190]
INFO: [Synth 8-251] Accelerator: Processing cycle x - outputs=x/200704 [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:200]
INFO: [Synth 8-251]   Convolver: valid=1'bx, done=1'bx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:202]
INFO: [Synth 8-251]   BatchNorm: valid=1'bx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:203]
INFO: [Synth 8-251]   HSwish: valid=1'bx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:204]
INFO: [Synth 8-251] Accelerator: Convolver output #x - data=0xxxxx, ch=x [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:212]
INFO: [Synth 8-251] Accelerator: *** CONVOLUTION COMPLETE *** - Normal completion [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:220]
INFO: [Synth 8-251]   Output count: x, Expected: 200704 [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:221]
INFO: [Synth 8-251]   Convolver done: 1'b1 [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:222]
INFO: [Synth 8-251] Accelerator: *** CONVOLUTION 95%% COMPLETE *** - Acceptable completion [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:226]
INFO: [Synth 8-251]   Output count: x, Expected: 200704 [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:227]
INFO: [Synth 8-251] Accelerator: *** TIMEOUT COMPLETION *** - Forcing finish [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:232]
INFO: [Synth 8-251]   Cycles: x, Outputs: x [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:233]
INFO: [Synth 8-251] Accelerator: *** EARLY COMPLETION *** - Sufficient progress [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:238]
INFO: [Synth 8-251]   Cycles: x, Outputs: x [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:239]
INFO: [Synth 8-251] Accelerator: Pipeline health check - cycle x [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:244]
INFO: [Synth 8-251]   Pixel processing: pixel_valid=1'bx, ready_for_data=1'bx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:245]
INFO: [Synth 8-251]   Conv pipeline: conv_valid=1'bx, bn_valid=1'bx, hswish_valid=1'bx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:246]
INFO: [Synth 8-251]   Output progress: x/200704 outputs [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:248]
INFO: [Synth 8-251]   Fed x pixels [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:249]
INFO: [Synth 8-251] Accelerator: *** PROCESSING COMPLETE *** - done signal asserted [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:256]
INFO: [Synth 8-251] Accelerator: Final statistics: [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:257]
INFO: [Synth 8-251]   Total outputs produced: x [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:258]
INFO: [Synth 8-251]   Expected outputs: 200704 [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:259]
WARNING: [Synth 8-639] system function call 'time' not supported [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:260]
INFO: [Synth 8-251]   Processing time: 1'b0 [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:260]
INFO: [Synth 8-6157] synthesizing module 'convolver' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:3]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter n bound to: 224 - type: integer 
	Parameter k bound to: 3 - type: integer 
	Parameter s bound to: 2 - type: integer 
	Parameter p bound to: 1 - type: integer 
	Parameter IN_CHANNELS bound to: 1 - type: integer 
	Parameter OUT_CHANNELS bound to: 16 - type: integer 
	Parameter NUM_MAC bound to: 4 - type: integer 
	Parameter n_padded bound to: 226 - type: integer 
	Parameter o bound to: 112 - type: integer 
	Parameter EXPECTED_TOTAL_OUTPUTS bound to: 200704 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter LOAD_WEIGHTS bound to: 3'b001 
	Parameter LOAD_INPUT bound to: 3'b010 
	Parameter COMPUTE bound to: 3'b011 
	Parameter NEXT_CHANNEL bound to: 3'b100 
	Parameter DONE bound to: 3'b101 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:35]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:51]
INFO: [Synth 8-251] CONVOLVER: MAC computed - sum=0xxxxxxxxx, quantized=0xxxxx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:154]
INFO: [Synth 8-251] CONVOLVER: State transition to IDLE [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:226]
INFO: [Synth 8-251] CONVOLVER: State transition to LOAD_WEIGHTS [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:227]
INFO: [Synth 8-251] CONVOLVER: State transition to LOAD_INPUT - expecting 50176 pixels [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:228]
INFO: [Synth 8-251] CONVOLVER: State transition to COMPUTE [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:229]
INFO: [Synth 8-251] CONVOLVER: State transition to NEXT_CHANNEL [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:230]
INFO: [Synth 8-251] CONVOLVER: State transition to DONE [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:231]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:225]
INFO: [Synth 8-251] CONVOLVER: Reset counters for new processing [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:252]
INFO: [Synth 8-251] CONVOLVER: Loading weights for channel x [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:258]
INFO: [Synth 8-251] CONVOLVER: Loading input pixel x/50176 - data=0xxxxx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:270]
INFO: [Synth 8-251] CONVOLVER: *** ALL 50176 INPUTS LOADED *** for channel x [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:279]
INFO: [Synth 8-251] CONVOLVER: Transitioning to COMPUTE state [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:280]
INFO: [Synth 8-251] CONVOLVER: WARNING - input_counter x >= n*n 50176 [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:283]
INFO: [Synth 8-251] CONVOLVER: COMPUTE cycle x - pos(x,x), out_pos(x,x) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:293]
INFO: [Synth 8-251] CONVOLVER: Output #x generated at (x,x) for channel x - value=0xxxxx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:318]
INFO: [Synth 8-251] CONVOLVER: Position limit reached - x=x/226, y=x/226 [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:335]
INFO: [Synth 8-251] CONVOLVER: Channel x complete, generated x outputs [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:343]
INFO: [Synth 8-251] CONVOLVER: Moving to channel x [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:356]
INFO: [Synth 8-251] CONVOLVER: *** ALL PROCESSING COMPLETE *** - x total outputs generated [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:371]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[451] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[450] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[449] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[448] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[447] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[446] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[445] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[444] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[443] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[442] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[441] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[440] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[439] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[438] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[437] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[436] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[435] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[434] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[433] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[432] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[431] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[430] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[429] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[428] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[427] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[426] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[425] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[424] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[423] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[422] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[421] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[420] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[419] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[418] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[417] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[416] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[415] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[414] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[413] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[412] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[411] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[410] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[409] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[408] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[407] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[406] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[405] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[404] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[403] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[402] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[401] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[400] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[399] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[398] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[397] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[396] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[395] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[394] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[393] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[392] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[391] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[390] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[389] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[388] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[387] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[386] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[385] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[384] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[383] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[382] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[381] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[380] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[379] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[378] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[377] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[376] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[375] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[374] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[373] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[372] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[371] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[370] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[369] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[368] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[367] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[366] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[365] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[364] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[363] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[362] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[361] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[360] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[359] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[358] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[357] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[356] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[355] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[354] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[353] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[352] was removed.  [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:88]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'convolver' (5#1) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/convolver.sv:3]
WARNING: [Synth 8-689] width (5) of port connection 'channel_out' does not match port width (4) of module 'convolver' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:286]
INFO: [Synth 8-6157] synthesizing module 'batchnorm' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/batchnorm.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter CHANNELS bound to: 16 - type: integer 
	Parameter MAX_VAL bound to: 16'sb0111111111111111 
	Parameter MIN_VAL bound to: 16'sb1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/batchnorm.sv:30]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/batchnorm.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'batchnorm' (6#1) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/batchnorm.sv:1]
WARNING: [Synth 8-689] width (5) of port connection 'channel_in' does not match port width (4) of module 'batchnorm' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:317]
INFO: [Synth 8-6157] synthesizing module 'HSwish' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/HSwish.sv:1]
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter fracWidth bound to: 8 - type: integer 
	Parameter THREE bound to: 16'sb0000001100000000 
	Parameter SIX bound to: 16'sb0000011000000000 
	Parameter ZERO bound to: 16'sb0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'HSwish' (7#1) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/HSwish.sv:1]
INFO: [Synth 8-251] Accelerator: Output #x - data=0xxxxx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:376]
INFO: [Synth 8-251] Accelerator: *** 25% MILESTONE *** - 50176 outputs [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:382]
INFO: [Synth 8-251] Accelerator: *** 50% MILESTONE *** - 100352 outputs [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:384]
INFO: [Synth 8-251] Accelerator: *** 75% MILESTONE *** - 150528 outputs [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:386]
INFO: [Synth 8-251] Accelerator: *** 100% COMPLETE *** - All 200704 outputs produced [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:388]
INFO: [Synth 8-6155] done synthesizing module 'accelerator' (8#1) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/First Layer/accelerator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BottleNeck_11Stage_Sequential_Optimized' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:45]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter INPUT_HEIGHT bound to: 112 - type: integer 
	Parameter INPUT_WIDTH bound to: 112 - type: integer 
	Parameter INPUT_CHANNELS bound to: 16 - type: integer 
	Parameter OUTPUT_HEIGHT bound to: 7 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 7 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 96 - type: integer 
	Parameter STAGE1_IN_CH bound to: 16 - type: integer 
	Parameter STAGE1_EXP_CH bound to: 16 - type: integer 
	Parameter STAGE1_OUT_CH bound to: 16 - type: integer 
	Parameter STAGE1_KERNEL bound to: 3 - type: integer 
	Parameter STAGE1_STRIDE bound to: 2 - type: integer 
	Parameter STAGE1_FEAT_SIZE bound to: 112 - type: integer 
	Parameter STAGE1_SE_ENABLE bound to: 1 - type: integer 
	Parameter STAGE1_ACTIVATION bound to: 0 - type: integer 
	Parameter STAGE2_IN_CH bound to: 16 - type: integer 
	Parameter STAGE2_EXP_CH bound to: 72 - type: integer 
	Parameter STAGE2_OUT_CH bound to: 24 - type: integer 
	Parameter STAGE2_KERNEL bound to: 3 - type: integer 
	Parameter STAGE2_STRIDE bound to: 2 - type: integer 
	Parameter STAGE2_FEAT_SIZE bound to: 56 - type: integer 
	Parameter STAGE2_SE_ENABLE bound to: 0 - type: integer 
	Parameter STAGE2_ACTIVATION bound to: 0 - type: integer 
	Parameter STAGE3_IN_CH bound to: 24 - type: integer 
	Parameter STAGE3_EXP_CH bound to: 88 - type: integer 
	Parameter STAGE3_OUT_CH bound to: 24 - type: integer 
	Parameter STAGE3_KERNEL bound to: 3 - type: integer 
	Parameter STAGE3_STRIDE bound to: 1 - type: integer 
	Parameter STAGE3_FEAT_SIZE bound to: 28 - type: integer 
	Parameter STAGE3_SE_ENABLE bound to: 0 - type: integer 
	Parameter STAGE3_ACTIVATION bound to: 0 - type: integer 
	Parameter STAGE4_IN_CH bound to: 24 - type: integer 
	Parameter STAGE4_EXP_CH bound to: 96 - type: integer 
	Parameter STAGE4_OUT_CH bound to: 40 - type: integer 
	Parameter STAGE4_KERNEL bound to: 5 - type: integer 
	Parameter STAGE4_STRIDE bound to: 2 - type: integer 
	Parameter STAGE4_FEAT_SIZE bound to: 28 - type: integer 
	Parameter STAGE4_SE_ENABLE bound to: 1 - type: integer 
	Parameter STAGE4_ACTIVATION bound to: 1 - type: integer 
	Parameter STAGE5_IN_CH bound to: 40 - type: integer 
	Parameter STAGE5_EXP_CH bound to: 240 - type: integer 
	Parameter STAGE5_OUT_CH bound to: 40 - type: integer 
	Parameter STAGE5_KERNEL bound to: 5 - type: integer 
	Parameter STAGE5_STRIDE bound to: 1 - type: integer 
	Parameter STAGE5_FEAT_SIZE bound to: 14 - type: integer 
	Parameter STAGE5_SE_ENABLE bound to: 1 - type: integer 
	Parameter STAGE5_ACTIVATION bound to: 1 - type: integer 
	Parameter STAGE6_IN_CH bound to: 40 - type: integer 
	Parameter STAGE6_EXP_CH bound to: 240 - type: integer 
	Parameter STAGE6_OUT_CH bound to: 40 - type: integer 
	Parameter STAGE6_KERNEL bound to: 5 - type: integer 
	Parameter STAGE6_STRIDE bound to: 1 - type: integer 
	Parameter STAGE6_FEAT_SIZE bound to: 14 - type: integer 
	Parameter STAGE6_SE_ENABLE bound to: 1 - type: integer 
	Parameter STAGE6_ACTIVATION bound to: 1 - type: integer 
	Parameter STAGE7_IN_CH bound to: 40 - type: integer 
	Parameter STAGE7_EXP_CH bound to: 120 - type: integer 
	Parameter STAGE7_OUT_CH bound to: 48 - type: integer 
	Parameter STAGE7_KERNEL bound to: 5 - type: integer 
	Parameter STAGE7_STRIDE bound to: 1 - type: integer 
	Parameter STAGE7_FEAT_SIZE bound to: 14 - type: integer 
	Parameter STAGE7_SE_ENABLE bound to: 1 - type: integer 
	Parameter STAGE7_ACTIVATION bound to: 1 - type: integer 
	Parameter STAGE8_IN_CH bound to: 48 - type: integer 
	Parameter STAGE8_EXP_CH bound to: 144 - type: integer 
	Parameter STAGE8_OUT_CH bound to: 48 - type: integer 
	Parameter STAGE8_KERNEL bound to: 5 - type: integer 
	Parameter STAGE8_STRIDE bound to: 1 - type: integer 
	Parameter STAGE8_FEAT_SIZE bound to: 14 - type: integer 
	Parameter STAGE8_SE_ENABLE bound to: 1 - type: integer 
	Parameter STAGE8_ACTIVATION bound to: 1 - type: integer 
	Parameter STAGE9_IN_CH bound to: 48 - type: integer 
	Parameter STAGE9_EXP_CH bound to: 288 - type: integer 
	Parameter STAGE9_OUT_CH bound to: 96 - type: integer 
	Parameter STAGE9_KERNEL bound to: 5 - type: integer 
	Parameter STAGE9_STRIDE bound to: 2 - type: integer 
	Parameter STAGE9_FEAT_SIZE bound to: 14 - type: integer 
	Parameter STAGE9_SE_ENABLE bound to: 1 - type: integer 
	Parameter STAGE9_ACTIVATION bound to: 1 - type: integer 
	Parameter STAGE10_IN_CH bound to: 96 - type: integer 
	Parameter STAGE10_EXP_CH bound to: 576 - type: integer 
	Parameter STAGE10_OUT_CH bound to: 96 - type: integer 
	Parameter STAGE10_KERNEL bound to: 5 - type: integer 
	Parameter STAGE10_STRIDE bound to: 1 - type: integer 
	Parameter STAGE10_FEAT_SIZE bound to: 7 - type: integer 
	Parameter STAGE10_SE_ENABLE bound to: 1 - type: integer 
	Parameter STAGE10_ACTIVATION bound to: 1 - type: integer 
	Parameter STAGE11_IN_CH bound to: 96 - type: integer 
	Parameter STAGE11_EXP_CH bound to: 576 - type: integer 
	Parameter STAGE11_OUT_CH bound to: 96 - type: integer 
	Parameter STAGE11_KERNEL bound to: 5 - type: integer 
	Parameter STAGE11_STRIDE bound to: 1 - type: integer 
	Parameter STAGE11_FEAT_SIZE bound to: 7 - type: integer 
	Parameter STAGE11_SE_ENABLE bound to: 1 - type: integer 
	Parameter STAGE11_ACTIVATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BottleNeck_Optimized' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_Optimized.sv:4]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 16 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 16 - type: integer 
	Parameter OUT_CHANNELS bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 112 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter PADDING bound to: 1 - type: integer 
	Parameter ACTIVATION_TYPE bound to: 0 - type: integer 
	Parameter SE_ENABLE bound to: 1 - type: integer 
	Parameter SE_REDUCTION bound to: 4 - type: integer 
	Parameter OUT_FEATURE_SIZE bound to: 56 - type: integer 
	Parameter USE_SHORTCUT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'SE_module' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter IN_CHANNELS bound to: 16 - type: integer 
	Parameter REDUCTION bound to: 4 - type: integer 
	Parameter IN_HEIGHT bound to: 56 - type: integer 
	Parameter IN_WIDTH bound to: 56 - type: integer 
	Parameter TOTAL_INPUTS bound to: 50176 - type: integer 
	Parameter BUFFER_SIZE bound to: 1024 - type: integer 
	Parameter COUNTER_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdaptiveAvgPool2d_1x1' [C:/Users/AhmedAli/Desktop/bneck/bneck/AdaptiveAvgPool2d_1x1.sv:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter IN_HEIGHT bound to: 56 - type: integer 
	Parameter IN_WIDTH bound to: 56 - type: integer 
	Parameter CHANNELS bound to: 16 - type: integer 
	Parameter TOTAL_PIXELS_PER_CHANNEL bound to: 3136 - type: integer 
	Parameter TOTAL_INPUTS bound to: 50176 - type: integer 
	Parameter ACC_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdaptiveAvgPool2d_1x1' (9#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/AdaptiveAvgPool2d_1x1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Conv2D' [C:/Users/AhmedAli/Desktop/bneck/bneck/Conv2D.sv:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter IN_CHANNELS bound to: 16 - type: integer 
	Parameter OUT_CHANNELS bound to: 4 - type: integer 
	Parameter ACC_WIDTH bound to: 37 - type: integer 
	Parameter KERNEL_ADDR_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-5856] 3D RAM kernel_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'Conv2D' (10#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/Conv2D.sv:2]
INFO: [Synth 8-6157] synthesizing module 'BatchNorm_se' [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CALC_WIDTH bound to: 32 - type: integer 
	Parameter EPSILON bound to: 16'sb0000000001000000 
	Parameter SHIFT_AMOUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BatchNorm_se' (11#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ReLU_se' [C:/Users/AhmedAli/Desktop/bneck/bneck/ReLU_se.sv:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ReLU_se' (12#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/ReLU_se.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Conv2D__parameterized0' [C:/Users/AhmedAli/Desktop/bneck/bneck/Conv2D.sv:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter IN_CHANNELS bound to: 4 - type: integer 
	Parameter OUT_CHANNELS bound to: 16 - type: integer 
	Parameter ACC_WIDTH bound to: 35 - type: integer 
	Parameter KERNEL_ADDR_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-5856] 3D RAM kernel_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'Conv2D__parameterized0' (12#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/Conv2D.sv:2]
INFO: [Synth 8-6157] synthesizing module 'HardSwishSigmoid' [C:/Users/AhmedAli/Desktop/bneck/bneck/HardSwishSigmoid.sv:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CALC_WIDTH bound to: 24 - type: integer 
	Parameter THREE bound to: 16'sb0000001100000000 
	Parameter SIX bound to: 16'sb0000011000000000 
	Parameter SCALE_FACTOR bound to: 16'sb0000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'HardSwishSigmoid' (13#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/HardSwishSigmoid.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'SE_module' (14#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:2]
INFO: [Synth 8-6157] synthesizing module 'BottleNeck_const_func' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:4]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 16 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 16 - type: integer 
	Parameter OUT_CHANNELS bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 112 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter PADDING bound to: 1 - type: integer 
	Parameter ACTIVATION_TYPE bound to: 0 - type: integer 
	Parameter TOTAL_INPUTS bound to: 64 - type: integer 
	Parameter TOTAL_OUTPUTS bound to: 64 - type: integer 
	Parameter PIPELINE_LATENCY bound to: 16 - type: integer 
	Parameter MAX_WEIGHTS bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'BottleNeck_const_func' (15#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'BottleNeck_Optimized' (16#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_Optimized.sv:4]
INFO: [Synth 8-6157] synthesizing module 'BottleNeck_Optimized__parameterized0' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_Optimized.sv:4]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 16 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 72 - type: integer 
	Parameter OUT_CHANNELS bound to: 24 - type: integer 
	Parameter FEATURE_SIZE bound to: 56 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter PADDING bound to: 1 - type: integer 
	Parameter ACTIVATION_TYPE bound to: 0 - type: integer 
	Parameter SE_ENABLE bound to: 0 - type: integer 
	Parameter SE_REDUCTION bound to: 4 - type: integer 
	Parameter OUT_FEATURE_SIZE bound to: 28 - type: integer 
	Parameter USE_SHORTCUT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'BottleNeck_const_func__parameterized0' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:4]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 16 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 72 - type: integer 
	Parameter OUT_CHANNELS bound to: 24 - type: integer 
	Parameter FEATURE_SIZE bound to: 56 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter PADDING bound to: 1 - type: integer 
	Parameter ACTIVATION_TYPE bound to: 0 - type: integer 
	Parameter TOTAL_INPUTS bound to: 64 - type: integer 
	Parameter TOTAL_OUTPUTS bound to: 64 - type: integer 
	Parameter PIPELINE_LATENCY bound to: 16 - type: integer 
	Parameter MAX_WEIGHTS bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'BottleNeck_const_func__parameterized0' (16#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'BottleNeck_Optimized__parameterized0' (16#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_Optimized.sv:4]
INFO: [Synth 8-6157] synthesizing module 'BottleNeck_Optimized__parameterized1' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_Optimized.sv:4]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 24 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 88 - type: integer 
	Parameter OUT_CHANNELS bound to: 24 - type: integer 
	Parameter FEATURE_SIZE bound to: 28 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter PADDING bound to: 1 - type: integer 
	Parameter ACTIVATION_TYPE bound to: 0 - type: integer 
	Parameter SE_ENABLE bound to: 0 - type: integer 
	Parameter SE_REDUCTION bound to: 4 - type: integer 
	Parameter OUT_FEATURE_SIZE bound to: 28 - type: integer 
	Parameter USE_SHORTCUT bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shortcut_with_actual_modules' [C:/Users/AhmedAli/Desktop/bneck/bneck/shortcut_with_actual_modules.sv:5]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 24 - type: integer 
	Parameter OUT_CHANNELS bound to: 24 - type: integer 
	Parameter FEATURE_SIZE bound to: 28 - type: integer 
	Parameter TOTAL_INPUTS bound to: 64 - type: integer 
	Parameter TOTAL_OUTPUTS bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AhmedAli/Desktop/bneck/bneck/shortcut_with_actual_modules.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'shortcut_with_actual_modules' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/shortcut_with_actual_modules.sv:5]
INFO: [Synth 8-6157] synthesizing module 'BottleNeck_const_func__parameterized1' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:4]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 24 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 88 - type: integer 
	Parameter OUT_CHANNELS bound to: 24 - type: integer 
	Parameter FEATURE_SIZE bound to: 28 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter PADDING bound to: 1 - type: integer 
	Parameter ACTIVATION_TYPE bound to: 0 - type: integer 
	Parameter TOTAL_INPUTS bound to: 64 - type: integer 
	Parameter TOTAL_OUTPUTS bound to: 64 - type: integer 
	Parameter PIPELINE_LATENCY bound to: 16 - type: integer 
	Parameter MAX_WEIGHTS bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'BottleNeck_const_func__parameterized1' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'BottleNeck_Optimized__parameterized1' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_Optimized.sv:4]
INFO: [Synth 8-6157] synthesizing module 'BottleNeck_Optimized__parameterized2' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_Optimized.sv:4]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 24 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 96 - type: integer 
	Parameter OUT_CHANNELS bound to: 40 - type: integer 
	Parameter FEATURE_SIZE bound to: 28 - type: integer 
	Parameter KERNEL_SIZE bound to: 5 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter ACTIVATION_TYPE bound to: 1 - type: integer 
	Parameter SE_ENABLE bound to: 1 - type: integer 
	Parameter SE_REDUCTION bound to: 4 - type: integer 
	Parameter OUT_FEATURE_SIZE bound to: 14 - type: integer 
	Parameter USE_SHORTCUT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'SE_module__parameterized0' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter IN_CHANNELS bound to: 40 - type: integer 
	Parameter REDUCTION bound to: 4 - type: integer 
	Parameter IN_HEIGHT bound to: 14 - type: integer 
	Parameter IN_WIDTH bound to: 14 - type: integer 
	Parameter TOTAL_INPUTS bound to: 7840 - type: integer 
	Parameter BUFFER_SIZE bound to: 1024 - type: integer 
	Parameter COUNTER_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdaptiveAvgPool2d_1x1__parameterized0' [C:/Users/AhmedAli/Desktop/bneck/bneck/AdaptiveAvgPool2d_1x1.sv:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter IN_HEIGHT bound to: 14 - type: integer 
	Parameter IN_WIDTH bound to: 14 - type: integer 
	Parameter CHANNELS bound to: 40 - type: integer 
	Parameter TOTAL_PIXELS_PER_CHANNEL bound to: 196 - type: integer 
	Parameter TOTAL_INPUTS bound to: 7840 - type: integer 
	Parameter ACC_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdaptiveAvgPool2d_1x1__parameterized0' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/AdaptiveAvgPool2d_1x1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Conv2D__parameterized1' [C:/Users/AhmedAli/Desktop/bneck/bneck/Conv2D.sv:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter IN_CHANNELS bound to: 40 - type: integer 
	Parameter OUT_CHANNELS bound to: 10 - type: integer 
	Parameter ACC_WIDTH bound to: 39 - type: integer 
	Parameter KERNEL_ADDR_WIDTH bound to: 9 - type: integer 
WARNING: [Synth 8-5856] 3D RAM kernel_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'Conv2D__parameterized1' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/Conv2D.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Conv2D__parameterized2' [C:/Users/AhmedAli/Desktop/bneck/bneck/Conv2D.sv:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter IN_CHANNELS bound to: 10 - type: integer 
	Parameter OUT_CHANNELS bound to: 40 - type: integer 
	Parameter ACC_WIDTH bound to: 37 - type: integer 
	Parameter KERNEL_ADDR_WIDTH bound to: 9 - type: integer 
WARNING: [Synth 8-5856] 3D RAM kernel_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'Conv2D__parameterized2' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/Conv2D.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'SE_module__parameterized0' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:2]
INFO: [Synth 8-6157] synthesizing module 'BottleNeck_const_func__parameterized2' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:4]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 24 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 96 - type: integer 
	Parameter OUT_CHANNELS bound to: 40 - type: integer 
	Parameter FEATURE_SIZE bound to: 28 - type: integer 
	Parameter KERNEL_SIZE bound to: 5 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter ACTIVATION_TYPE bound to: 1 - type: integer 
	Parameter TOTAL_INPUTS bound to: 64 - type: integer 
	Parameter TOTAL_OUTPUTS bound to: 64 - type: integer 
	Parameter PIPELINE_LATENCY bound to: 16 - type: integer 
	Parameter MAX_WEIGHTS bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'BottleNeck_const_func__parameterized2' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'BottleNeck_Optimized__parameterized2' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_Optimized.sv:4]
INFO: [Synth 8-6157] synthesizing module 'BottleNeck_Optimized__parameterized3' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_Optimized.sv:4]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 40 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 240 - type: integer 
	Parameter OUT_CHANNELS bound to: 40 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter KERNEL_SIZE bound to: 5 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter ACTIVATION_TYPE bound to: 1 - type: integer 
	Parameter SE_ENABLE bound to: 1 - type: integer 
	Parameter SE_REDUCTION bound to: 4 - type: integer 
	Parameter OUT_FEATURE_SIZE bound to: 14 - type: integer 
	Parameter USE_SHORTCUT bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shortcut_with_actual_modules__parameterized0' [C:/Users/AhmedAli/Desktop/bneck/bneck/shortcut_with_actual_modules.sv:5]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 40 - type: integer 
	Parameter OUT_CHANNELS bound to: 40 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter TOTAL_INPUTS bound to: 64 - type: integer 
	Parameter TOTAL_OUTPUTS bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AhmedAli/Desktop/bneck/bneck/shortcut_with_actual_modules.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'shortcut_with_actual_modules__parameterized0' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/shortcut_with_actual_modules.sv:5]
INFO: [Synth 8-6157] synthesizing module 'BottleNeck_const_func__parameterized3' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:4]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 40 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 240 - type: integer 
	Parameter OUT_CHANNELS bound to: 40 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter KERNEL_SIZE bound to: 5 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter ACTIVATION_TYPE bound to: 1 - type: integer 
	Parameter TOTAL_INPUTS bound to: 64 - type: integer 
	Parameter TOTAL_OUTPUTS bound to: 64 - type: integer 
	Parameter PIPELINE_LATENCY bound to: 16 - type: integer 
	Parameter MAX_WEIGHTS bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'BottleNeck_const_func__parameterized3' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'BottleNeck_Optimized__parameterized3' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_Optimized.sv:4]
INFO: [Synth 8-6157] synthesizing module 'BottleNeck_Optimized__parameterized4' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_Optimized.sv:4]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 40 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 120 - type: integer 
	Parameter OUT_CHANNELS bound to: 48 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter KERNEL_SIZE bound to: 5 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter ACTIVATION_TYPE bound to: 1 - type: integer 
	Parameter SE_ENABLE bound to: 1 - type: integer 
	Parameter SE_REDUCTION bound to: 4 - type: integer 
	Parameter OUT_FEATURE_SIZE bound to: 14 - type: integer 
	Parameter USE_SHORTCUT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'SE_module__parameterized1' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter IN_CHANNELS bound to: 48 - type: integer 
	Parameter REDUCTION bound to: 4 - type: integer 
	Parameter IN_HEIGHT bound to: 14 - type: integer 
	Parameter IN_WIDTH bound to: 14 - type: integer 
	Parameter TOTAL_INPUTS bound to: 9408 - type: integer 
	Parameter BUFFER_SIZE bound to: 1024 - type: integer 
	Parameter COUNTER_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdaptiveAvgPool2d_1x1__parameterized1' [C:/Users/AhmedAli/Desktop/bneck/bneck/AdaptiveAvgPool2d_1x1.sv:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter IN_HEIGHT bound to: 14 - type: integer 
	Parameter IN_WIDTH bound to: 14 - type: integer 
	Parameter CHANNELS bound to: 48 - type: integer 
	Parameter TOTAL_PIXELS_PER_CHANNEL bound to: 196 - type: integer 
	Parameter TOTAL_INPUTS bound to: 9408 - type: integer 
	Parameter ACC_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdaptiveAvgPool2d_1x1__parameterized1' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/AdaptiveAvgPool2d_1x1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Conv2D__parameterized3' [C:/Users/AhmedAli/Desktop/bneck/bneck/Conv2D.sv:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter IN_CHANNELS bound to: 48 - type: integer 
	Parameter OUT_CHANNELS bound to: 12 - type: integer 
	Parameter ACC_WIDTH bound to: 39 - type: integer 
	Parameter KERNEL_ADDR_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-5856] 3D RAM kernel_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'Conv2D__parameterized3' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/Conv2D.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Conv2D__parameterized4' [C:/Users/AhmedAli/Desktop/bneck/bneck/Conv2D.sv:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter IN_CHANNELS bound to: 12 - type: integer 
	Parameter OUT_CHANNELS bound to: 48 - type: integer 
	Parameter ACC_WIDTH bound to: 37 - type: integer 
	Parameter KERNEL_ADDR_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-5856] 3D RAM kernel_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'Conv2D__parameterized4' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/Conv2D.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'SE_module__parameterized1' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:2]
INFO: [Synth 8-6157] synthesizing module 'BottleNeck_const_func__parameterized4' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:4]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 40 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 120 - type: integer 
	Parameter OUT_CHANNELS bound to: 48 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter KERNEL_SIZE bound to: 5 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter ACTIVATION_TYPE bound to: 1 - type: integer 
	Parameter TOTAL_INPUTS bound to: 64 - type: integer 
	Parameter TOTAL_OUTPUTS bound to: 64 - type: integer 
	Parameter PIPELINE_LATENCY bound to: 16 - type: integer 
	Parameter MAX_WEIGHTS bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'BottleNeck_const_func__parameterized4' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'BottleNeck_Optimized__parameterized4' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_Optimized.sv:4]
INFO: [Synth 8-6157] synthesizing module 'BottleNeck_Optimized__parameterized5' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_Optimized.sv:4]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 48 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 144 - type: integer 
	Parameter OUT_CHANNELS bound to: 48 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter KERNEL_SIZE bound to: 5 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter ACTIVATION_TYPE bound to: 1 - type: integer 
	Parameter SE_ENABLE bound to: 1 - type: integer 
	Parameter SE_REDUCTION bound to: 4 - type: integer 
	Parameter OUT_FEATURE_SIZE bound to: 14 - type: integer 
	Parameter USE_SHORTCUT bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shortcut_with_actual_modules__parameterized1' [C:/Users/AhmedAli/Desktop/bneck/bneck/shortcut_with_actual_modules.sv:5]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 48 - type: integer 
	Parameter OUT_CHANNELS bound to: 48 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter TOTAL_INPUTS bound to: 64 - type: integer 
	Parameter TOTAL_OUTPUTS bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AhmedAli/Desktop/bneck/bneck/shortcut_with_actual_modules.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'shortcut_with_actual_modules__parameterized1' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/shortcut_with_actual_modules.sv:5]
INFO: [Synth 8-6157] synthesizing module 'BottleNeck_const_func__parameterized5' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:4]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 48 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 144 - type: integer 
	Parameter OUT_CHANNELS bound to: 48 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter KERNEL_SIZE bound to: 5 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter ACTIVATION_TYPE bound to: 1 - type: integer 
	Parameter TOTAL_INPUTS bound to: 64 - type: integer 
	Parameter TOTAL_OUTPUTS bound to: 64 - type: integer 
	Parameter PIPELINE_LATENCY bound to: 16 - type: integer 
	Parameter MAX_WEIGHTS bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'BottleNeck_const_func__parameterized5' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'BottleNeck_Optimized__parameterized5' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_Optimized.sv:4]
INFO: [Synth 8-6157] synthesizing module 'BottleNeck_Optimized__parameterized6' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_Optimized.sv:4]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 48 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 288 - type: integer 
	Parameter OUT_CHANNELS bound to: 96 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter KERNEL_SIZE bound to: 5 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter ACTIVATION_TYPE bound to: 1 - type: integer 
	Parameter SE_ENABLE bound to: 1 - type: integer 
	Parameter SE_REDUCTION bound to: 4 - type: integer 
	Parameter OUT_FEATURE_SIZE bound to: 7 - type: integer 
	Parameter USE_SHORTCUT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'SE_module__parameterized2' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter IN_CHANNELS bound to: 96 - type: integer 
	Parameter REDUCTION bound to: 4 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_WIDTH bound to: 7 - type: integer 
	Parameter TOTAL_INPUTS bound to: 4704 - type: integer 
	Parameter BUFFER_SIZE bound to: 1024 - type: integer 
	Parameter COUNTER_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdaptiveAvgPool2d_1x1__parameterized2' [C:/Users/AhmedAli/Desktop/bneck/bneck/AdaptiveAvgPool2d_1x1.sv:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_WIDTH bound to: 7 - type: integer 
	Parameter CHANNELS bound to: 96 - type: integer 
	Parameter TOTAL_PIXELS_PER_CHANNEL bound to: 49 - type: integer 
	Parameter TOTAL_INPUTS bound to: 4704 - type: integer 
	Parameter ACC_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdaptiveAvgPool2d_1x1__parameterized2' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/AdaptiveAvgPool2d_1x1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Conv2D__parameterized5' [C:/Users/AhmedAli/Desktop/bneck/bneck/Conv2D.sv:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter IN_CHANNELS bound to: 96 - type: integer 
	Parameter OUT_CHANNELS bound to: 24 - type: integer 
	Parameter ACC_WIDTH bound to: 40 - type: integer 
	Parameter KERNEL_ADDR_WIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-5856] 3D RAM kernel_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'Conv2D__parameterized5' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/Conv2D.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Conv2D__parameterized6' [C:/Users/AhmedAli/Desktop/bneck/bneck/Conv2D.sv:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter IN_CHANNELS bound to: 24 - type: integer 
	Parameter OUT_CHANNELS bound to: 96 - type: integer 
	Parameter ACC_WIDTH bound to: 38 - type: integer 
	Parameter KERNEL_ADDR_WIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-5856] 3D RAM kernel_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'Conv2D__parameterized6' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/Conv2D.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'SE_module__parameterized2' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:2]
INFO: [Synth 8-6157] synthesizing module 'BottleNeck_const_func__parameterized6' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:4]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 48 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 288 - type: integer 
	Parameter OUT_CHANNELS bound to: 96 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter KERNEL_SIZE bound to: 5 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter ACTIVATION_TYPE bound to: 1 - type: integer 
	Parameter TOTAL_INPUTS bound to: 64 - type: integer 
	Parameter TOTAL_OUTPUTS bound to: 64 - type: integer 
	Parameter PIPELINE_LATENCY bound to: 16 - type: integer 
	Parameter MAX_WEIGHTS bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'BottleNeck_const_func__parameterized6' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'BottleNeck_Optimized__parameterized6' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_Optimized.sv:4]
INFO: [Synth 8-6157] synthesizing module 'BottleNeck_Optimized__parameterized7' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_Optimized.sv:4]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 96 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 576 - type: integer 
	Parameter OUT_CHANNELS bound to: 96 - type: integer 
	Parameter FEATURE_SIZE bound to: 7 - type: integer 
	Parameter KERNEL_SIZE bound to: 5 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter ACTIVATION_TYPE bound to: 1 - type: integer 
	Parameter SE_ENABLE bound to: 1 - type: integer 
	Parameter SE_REDUCTION bound to: 4 - type: integer 
	Parameter OUT_FEATURE_SIZE bound to: 7 - type: integer 
	Parameter USE_SHORTCUT bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shortcut_with_actual_modules__parameterized2' [C:/Users/AhmedAli/Desktop/bneck/bneck/shortcut_with_actual_modules.sv:5]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 96 - type: integer 
	Parameter OUT_CHANNELS bound to: 96 - type: integer 
	Parameter FEATURE_SIZE bound to: 7 - type: integer 
	Parameter TOTAL_INPUTS bound to: 64 - type: integer 
	Parameter TOTAL_OUTPUTS bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AhmedAli/Desktop/bneck/bneck/shortcut_with_actual_modules.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'shortcut_with_actual_modules__parameterized2' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/shortcut_with_actual_modules.sv:5]
INFO: [Synth 8-6157] synthesizing module 'BottleNeck_const_func__parameterized7' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:4]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 96 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 576 - type: integer 
	Parameter OUT_CHANNELS bound to: 96 - type: integer 
	Parameter FEATURE_SIZE bound to: 7 - type: integer 
	Parameter KERNEL_SIZE bound to: 5 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter ACTIVATION_TYPE bound to: 1 - type: integer 
	Parameter TOTAL_INPUTS bound to: 64 - type: integer 
	Parameter TOTAL_OUTPUTS bound to: 64 - type: integer 
	Parameter PIPELINE_LATENCY bound to: 16 - type: integer 
	Parameter MAX_WEIGHTS bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'BottleNeck_const_func__parameterized7' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'BottleNeck_Optimized__parameterized7' (17#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_Optimized.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'BottleNeck_11Stage_Sequential_Optimized' (18#1) [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_11Stage_Sequential_Optimized.sv:45]
INFO: [Synth 8-6157] synthesizing module 'final_layer_top' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/final_layer_top.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 96 - type: integer 
	Parameter MID_CHANNELS bound to: 64 - type: integer 
	Parameter LINEAR_FEATURES_IN bound to: 64 - type: integer 
	Parameter LINEAR_FEATURES_MID bound to: 128 - type: integer 
	Parameter NUM_CLASSES bound to: 15 - type: integer 
	Parameter FEATURE_SIZE bound to: 7 - type: integer 
	Parameter WEIGHT_PW_CONV bound to: 4'b0000 
	Parameter WEIGHT_BN1_GAMMA bound to: 4'b0001 
	Parameter WEIGHT_BN1_BETA bound to: 4'b0010 
	Parameter WEIGHT_LINEAR1_W bound to: 4'b0011 
	Parameter WEIGHT_LINEAR1_B bound to: 4'b0100 
	Parameter WEIGHT_BN2_GAMMA bound to: 4'b0101 
	Parameter WEIGHT_BN2_BETA bound to: 4'b0110 
	Parameter WEIGHT_LINEAR2_W bound to: 4'b0111 
	Parameter WEIGHT_LINEAR2_B bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/final_layer_top.sv:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/final_layer_top.sv:45]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/final_layer_top.sv:46]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/final_layer_top.sv:47]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/final_layer_top.sv:48]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/final_layer_top.sv:49]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/final_layer_top.sv:50]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/pointwise_conv.sv:1]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 96 - type: integer 
	Parameter OUT_CHANNELS bound to: 64 - type: integer 
	Parameter FEATURE_SIZE bound to: 7 - type: integer 
	Parameter WEIGHT_BUFFER_SIZE bound to: 256 - type: integer 
	Parameter MAX_VAL bound to: 16'sb0111111111111111 
	Parameter MIN_VAL bound to: 16'sb1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/pointwise_conv.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv' (19#1) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/pointwise_conv.sv:1]
INFO: [Synth 8-6157] synthesizing module 'batchnorm__parameterized0' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/batchnorm.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter CHANNELS bound to: 64 - type: integer 
	Parameter MAX_VAL bound to: 16'sb0111111111111111 
	Parameter MIN_VAL bound to: 16'sb1000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'batchnorm__parameterized0' (19#1) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/batchnorm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hswish' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/hswish.sv:5]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter THREE bound to: 16'sb0000001100000000 
	Parameter SIX bound to: 16'sb0000011000000000 
	Parameter ZERO bound to: 16'sb0000000000000000 
	Parameter RECIPROCAL_OF_6 bound to: 10923 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hswish' (20#1) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/hswish.sv:5]
INFO: [Synth 8-6157] synthesizing module 'linear_external_weights' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/linear_external_weights.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter IN_FEATURES bound to: 64 - type: integer 
	Parameter OUT_FEATURES bound to: 128 - type: integer 
	Parameter FEATURE_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'linear_external_weights' (21#1) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/linear_external_weights.sv:1]
INFO: [Synth 8-6157] synthesizing module 'batchnorm1d' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/batchnorm1d.sv:2]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter FEATURES bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batchnorm1d' (22#1) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/batchnorm1d.sv:2]
INFO: [Synth 8-6157] synthesizing module 'linear_external_weights__parameterized0' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/linear_external_weights.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter IN_FEATURES bound to: 128 - type: integer 
	Parameter OUT_FEATURES bound to: 15 - type: integer 
	Parameter FEATURE_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'linear_external_weights__parameterized0' (22#1) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/linear_external_weights.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'final_layer_top' (23#1) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/Final layer/final_layer_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'interface_adapter' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter ACC_OUT_CHANNELS bound to: 16 - type: integer 
	Parameter BN_IN_CHANNELS bound to: 16 - type: integer 
	Parameter BN_OUT_CHANNELS bound to: 96 - type: integer 
	Parameter FINAL_IN_CHANNELS bound to: 96 - type: integer 
	Parameter FINAL_NUM_CLASSES bound to: 15 - type: integer 
	Parameter ACC_BUFFER_SIZE bound to: 16384 - type: integer 
	Parameter BN_BUFFER_SIZE bound to: 4704 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:206]
INFO: [Synth 8-251] === INTERFACE ADAPTER DEBUG === [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:338]
WARNING: [Synth 8-639] system function call 'time' not supported [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:339]
INFO: [Synth 8-251] Interface: Starting pipeline - transitioning to STAGE1_PROCESSING at time 1'b0 [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:339]
INFO: [Synth 8-251] Interface: Initial buffer states - acc_empty=1'bx, bn_empty=1'bx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:340]
INFO: [Synth 8-251] Interface: Buffering accelerator output #x - data=0xxxxx, buffer_count=x/16384 [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:348]
INFO: [Synth 8-251] Interface: *** ACCELERATOR COMPLETED *** - received x outputs [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:353]
INFO: [Synth 8-251] Interface: Final buffer state - count=x, full=1'bx, empty=1'bx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:354]
INFO: [Synth 8-251] Interface: Transitioning to STAGE1_TO_STAGE2 for data transfer [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:356]
INFO: [Synth 8-251] Interface: Transferring to BottleNeck - data=0xxxxx, ch=x, buffer_remaining=x [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:362]
INFO: [Synth 8-251] Interface: *** ACCELERATOR BUFFER EMPTY *** - transfer complete [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:366]
INFO: [Synth 8-251] Interface: Transitioning to STAGE2_PROCESSING - enabling BottleNeck [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:367]
INFO: [Synth 8-251] Interface: Buffering BottleNeck output #x - data=0xxxxx, ch=x, count=x/4704 [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:375]
INFO: [Synth 8-251] Interface: *** BOTTLENECK COMPLETED *** - received x outputs [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:380]
INFO: [Synth 8-251] Interface: Final buffer state - count=x, full=1'bx, empty=1'bx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:381]
INFO: [Synth 8-251] Interface: Transitioning to STAGE2_TO_STAGE3 for data transfer [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:383]
INFO: [Synth 8-251] Interface: Transferring to final layer - data=0xxxxx, ch=x, buffer_remaining=x [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:389]
INFO: [Synth 8-251] Interface: *** BOTTLENECK BUFFER EMPTY *** - transfer complete [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:393]
INFO: [Synth 8-251] Interface: Transitioning to STAGE3_PROCESSING - enabling final layer [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:394]
INFO: [Synth 8-251] Interface: *** FINAL LAYER OUTPUT RECEIVED *** - classification complete [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:400]
INFO: [Synth 8-251] Interface: Transitioning to DONE state [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:401]
INFO: [Synth 8-251]   Class[0]: 0xxxxx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:403]
INFO: [Synth 8-251]   Class[1]: 0xxxxx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:403]
INFO: [Synth 8-251]   Class[2]: 0xxxxx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:403]
INFO: [Synth 8-251]   Class[3]: 0xxxxx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:403]
INFO: [Synth 8-251]   Class[4]: 0xxxxx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:403]
INFO: [Synth 8-251]   Class[5]: 0xxxxx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:403]
INFO: [Synth 8-251]   Class[6]: 0xxxxx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:403]
INFO: [Synth 8-251]   Class[7]: 0xxxxx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:403]
INFO: [Synth 8-251]   Class[8]: 0xxxxx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:403]
INFO: [Synth 8-251]   Class[9]: 0xxxxx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:403]
INFO: [Synth 8-251]   Class[10]: 0xxxxx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:403]
INFO: [Synth 8-251]   Class[11]: 0xxxxx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:403]
INFO: [Synth 8-251]   Class[12]: 0xxxxx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:403]
INFO: [Synth 8-251]   Class[13]: 0xxxxx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:403]
INFO: [Synth 8-251]   Class[14]: 0xxxxx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:403]
INFO: [Synth 8-251] Interface: Waiting for final layer output - cycles waited: x [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:408]
INFO: [Synth 8-251] Interface: final_en=1'bx, final_valid_in=1'bx, final_valid_out=1'b0 [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:409]
INFO: [Synth 8-251] Interface: *** PIPELINE COMPLETE *** - system_done asserted [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:417]
WARNING: [Synth 8-639] system function call 'time' not supported [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:418]
INFO: [Synth 8-251] Interface: Total processing complete at time 1'b0 [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:418]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:335]
WARNING: [Synth 8-639] system function call 'time' not supported [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:425]
WARNING: [Synth 8-639] system function call 'time' not supported [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:425]
INFO: [Synth 8-251] Interface: *** STAGE1 LONG RUNNING *** - x cycles, acc_done=1'bx, outputs=x [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:442]
INFO: [Synth 8-251] Interface: *** STAGE2 LONG RUNNING *** - x cycles, bn_done=1'bx, outputs=x [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:449]
INFO: [Synth 8-251] Interface: *** STAGE3 LONG RUNNING *** - x cycles, final_valid_out=1'bx [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:456]
INFO: [Synth 8-6155] done synthesizing module 'interface_adapter' (24#1) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:1]
WARNING: [Synth 8-3848] Net weight_request_addr in module/entity chest_xray_classifier_top does not have driver. [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:117]
WARNING: [Synth 8-3848] Net weight_request_type in module/entity chest_xray_classifier_top does not have driver. [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:118]
WARNING: [Synth 8-3848] Net weight_request_valid in module/entity chest_xray_classifier_top does not have driver. [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'chest_xray_classifier_top' (25#1) [C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest_xray_classifier_top.sv:1]
WARNING: [Synth 8-3331] design interface_adapter has unconnected port bn_channel_out[6]
WARNING: [Synth 8-3331] design interface_adapter has unconnected port bn_channel_out[5]
WARNING: [Synth 8-3331] design interface_adapter has unconnected port bn_channel_out[4]
WARNING: [Synth 8-3331] design interface_adapter has unconnected port bn_channel_out[3]
WARNING: [Synth 8-3331] design interface_adapter has unconnected port bn_channel_out[2]
WARNING: [Synth 8-3331] design interface_adapter has unconnected port bn_channel_out[1]
WARNING: [Synth 8-3331] design interface_adapter has unconnected port bn_channel_out[0]
WARNING: [Synth 8-3331] design pointwise_conv has unconnected port channel_in[6]
WARNING: [Synth 8-3331] design pointwise_conv has unconnected port channel_in[5]
WARNING: [Synth 8-3331] design pointwise_conv has unconnected port channel_in[4]
WARNING: [Synth 8-3331] design pointwise_conv has unconnected port channel_in[3]
WARNING: [Synth 8-3331] design pointwise_conv has unconnected port channel_in[2]
WARNING: [Synth 8-3331] design pointwise_conv has unconnected port channel_in[1]
WARNING: [Synth 8-3331] design pointwise_conv has unconnected port channel_in[0]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean1[15]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean1[14]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean1[13]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean1[12]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean1[11]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean1[10]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean1[9]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean1[8]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean1[7]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean1[6]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean1[5]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean1[4]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean1[3]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean1[2]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean1[1]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean1[0]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance1[15]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance1[14]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance1[13]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance1[12]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance1[11]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance1[10]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance1[9]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance1[8]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance1[7]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance1[6]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance1[5]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance1[4]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance1[3]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance1[2]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance1[1]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance1[0]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_gamma1[15]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_gamma1[14]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_gamma1[13]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_gamma1[12]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_gamma1[11]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_gamma1[10]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_gamma1[9]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_gamma1[8]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_gamma1[7]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_gamma1[6]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_gamma1[5]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_gamma1[4]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_gamma1[3]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_gamma1[2]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_gamma1[1]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_gamma1[0]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_beta1[15]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_beta1[14]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_beta1[13]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_beta1[12]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_beta1[11]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_beta1[10]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_beta1[9]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_beta1[8]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_beta1[7]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_beta1[6]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_beta1[5]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_beta1[4]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_beta1[3]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_beta1[2]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_beta1[1]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_beta1[0]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean2[15]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean2[14]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean2[13]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean2[12]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean2[11]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean2[10]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean2[9]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean2[8]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean2[7]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean2[6]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean2[5]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean2[4]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean2[3]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean2[2]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean2[1]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_mean2[0]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance2[15]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance2[14]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance2[13]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance2[12]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance2[11]
WARNING: [Synth 8-3331] design BottleNeck_Optimized__parameterized1 has unconnected port se_variance2[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:02:05 ; elapsed = 00:02:12 . Memory (MB): peak = 2753.625 ; gain = 2279.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:18 ; elapsed = 00:02:28 . Memory (MB): peak = 2760.141 ; gain = 2285.520
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:18 ; elapsed = 00:02:28 . Memory (MB): peak = 2760.141 ; gain = 2285.520
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Synth 8-4471] merging register 'm_axi_rready_reg' into 'm_axi_arvalid_reg' [C:/Users/AhmedAli/Documents/GP- Chest X Ray/external_memory_controller.sv:174]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/AhmedAli/Documents/GP- Chest X Ray/external_memory_controller.sv:90]
INFO: [Synth 8-5544] ROM "load_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'accelerator'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AdaptiveAvgPool2d_1x1'
INFO: [Synth 8-4471] merging register 'gen_weights_init[0].pw2_weights_reg[0][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[1].pw1_weights_reg[1][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[1].pw2_weights_reg[1][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[2].pw1_weights_reg[2][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[2].pw2_weights_reg[2][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[3].pw1_weights_reg[3][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[3].pw2_weights_reg[3][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[4].pw1_weights_reg[4][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[4].pw2_weights_reg[4][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[5].pw1_weights_reg[5][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[5].pw2_weights_reg[5][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[6].pw1_weights_reg[6][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[6].pw2_weights_reg[6][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[7].pw1_weights_reg[7][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[7].pw2_weights_reg[7][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[8].pw1_weights_reg[8][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[8].pw2_weights_reg[8][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[9].pw1_weights_reg[9][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[9].pw2_weights_reg[9][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[10].pw1_weights_reg[10][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[10].pw2_weights_reg[10][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[11].pw1_weights_reg[11][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[11].pw2_weights_reg[11][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[12].pw1_weights_reg[12][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[12].pw2_weights_reg[12][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[13].pw1_weights_reg[13][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[13].pw2_weights_reg[13][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[14].pw1_weights_reg[14][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[14].pw2_weights_reg[14][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[15].pw1_weights_reg[15][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[15].pw2_weights_reg[15][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_bn_init[0].bn_params_reg[0][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:81]
INFO: [Synth 8-4471] merging register 'gen_bn_init[8].bn_params_reg[8][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:81]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BottleNeck_const_func'
INFO: [Synth 8-4471] merging register 'gen_weights_init[0].pw2_weights_reg[0][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[1].pw1_weights_reg[1][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[1].pw2_weights_reg[1][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[2].pw1_weights_reg[2][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[2].pw2_weights_reg[2][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[3].pw1_weights_reg[3][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[3].pw2_weights_reg[3][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[4].pw1_weights_reg[4][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[4].pw2_weights_reg[4][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[5].pw1_weights_reg[5][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[5].pw2_weights_reg[5][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[6].pw1_weights_reg[6][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[6].pw2_weights_reg[6][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[7].pw1_weights_reg[7][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[7].pw2_weights_reg[7][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[8].pw1_weights_reg[8][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[8].pw2_weights_reg[8][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[9].pw1_weights_reg[9][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[9].pw2_weights_reg[9][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[10].pw1_weights_reg[10][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[10].pw2_weights_reg[10][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[11].pw1_weights_reg[11][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[11].pw2_weights_reg[11][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[12].pw1_weights_reg[12][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[12].pw2_weights_reg[12][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[13].pw1_weights_reg[13][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[13].pw2_weights_reg[13][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[14].pw1_weights_reg[14][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[14].pw2_weights_reg[14][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[15].pw1_weights_reg[15][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[15].pw2_weights_reg[15][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[16].pw2_weights_reg[16][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[17].pw1_weights_reg[17][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[17].pw2_weights_reg[17][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[18].pw1_weights_reg[18][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[18].pw2_weights_reg[18][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[19].pw1_weights_reg[19][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[19].pw2_weights_reg[19][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[20].pw1_weights_reg[20][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[20].pw2_weights_reg[20][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[21].pw1_weights_reg[21][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[21].pw2_weights_reg[21][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[22].pw1_weights_reg[22][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[22].pw2_weights_reg[22][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[23].pw1_weights_reg[23][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[23].pw2_weights_reg[23][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[24].pw1_weights_reg[24][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[24].pw2_weights_reg[24][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[25].pw1_weights_reg[25][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[25].pw2_weights_reg[25][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[26].pw1_weights_reg[26][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[26].pw2_weights_reg[26][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[27].pw1_weights_reg[27][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[27].pw2_weights_reg[27][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[28].pw1_weights_reg[28][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[28].pw2_weights_reg[28][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[29].pw1_weights_reg[29][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[29].pw2_weights_reg[29][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[30].pw1_weights_reg[30][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[30].pw2_weights_reg[30][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[31].pw1_weights_reg[31][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Synth 8-4471] merging register 'gen_weights_init[31].pw2_weights_reg[31][15:0]' into 'gen_weights_init[16].pw1_weights_reg[16][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_bn_init[0].bn_params_reg[0][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:81]
INFO: [Synth 8-4471] merging register 'gen_bn_init[8].bn_params_reg[8][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:81]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BottleNeck_const_func__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'shortcut_with_actual_modules'
INFO: [Synth 8-4471] merging register 'gen_weights_init[0].pw2_weights_reg[0][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:72]
INFO: [Synth 8-4471] merging register 'gen_weights_init[1].pw1_weights_reg[1][15:0]' into 'gen_weights_init[0].pw1_weights_reg[0][15:0]' [C:/Users/AhmedAli/Desktop/bneck/bneck/BottleNeck_const_func.sv:71]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BottleNeck_const_func__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AdaptiveAvgPool2d_1x1__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BottleNeck_const_func__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'shortcut_with_actual_modules__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BottleNeck_const_func__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AdaptiveAvgPool2d_1x1__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BottleNeck_const_func__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'shortcut_with_actual_modules__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BottleNeck_const_func__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AdaptiveAvgPool2d_1x1__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BottleNeck_const_func__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'shortcut_with_actual_modules__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BottleNeck_const_func__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batchnorm1d'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'linear_external_weights__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'weight_state_reg' in module 'final_layer_top'
INFO: [Synth 8-802] inferred FSM for state register 'collect_state_reg' in module 'final_layer_top'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:206]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/AhmedAli/Documents/GP- Chest X Ray/interface_adapter.sv:206]
INFO: [Synth 8-802] inferred FSM for state register 'system_state_reg' in module 'chest_xray_classifier_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                LOAD_MEM |                               11 |                               01
                    CONV |                               10 |                               10
                  FINISH |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'accelerator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
            ACCUMULATING |                              010 |                               01
              OUTPUTTING |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'AdaptiveAvgPool2d_1x1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              PROCESSING |                               01 |                               01
              DONE_STATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BottleNeck_const_func'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              PROCESSING |                               01 |                               01
              DONE_STATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BottleNeck_const_func__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
              PROCESSING |                              010 |                               01
              DONE_STATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'shortcut_with_actual_modules'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              PROCESSING |                               01 |                               01
              DONE_STATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BottleNeck_const_func__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
            ACCUMULATING |                              010 |                               01
              OUTPUTTING |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'AdaptiveAvgPool2d_1x1__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              PROCESSING |                               01 |                               01
              DONE_STATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BottleNeck_const_func__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
              PROCESSING |                              010 |                               01
              DONE_STATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'shortcut_with_actual_modules__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              PROCESSING |                               01 |                               01
              DONE_STATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BottleNeck_const_func__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
            ACCUMULATING |                              010 |                               01
              OUTPUTTING |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'AdaptiveAvgPool2d_1x1__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              PROCESSING |                               01 |                               01
              DONE_STATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BottleNeck_const_func__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
              PROCESSING |                              010 |                               01
              DONE_STATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'shortcut_with_actual_modules__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              PROCESSING |                               01 |                               01
              DONE_STATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BottleNeck_const_func__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
            ACCUMULATING |                              010 |                               01
              OUTPUTTING |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'AdaptiveAvgPool2d_1x1__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              PROCESSING |                               01 |                               01
              DONE_STATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BottleNeck_const_func__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
              PROCESSING |                              010 |                               01
              DONE_STATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'shortcut_with_actual_modules__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              PROCESSING |                               01 |                               01
              DONE_STATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BottleNeck_const_func__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
              PROCESSING |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'batchnorm1d'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
            LOAD_WEIGHTS |                              001 |                              001
                 COMPUTE |                              010 |                              010
              ACCUMULATE |                              011 |                              011
            OUTPUT_READY |                              100 |                              100
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'linear_external_weights__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             WEIGHT_IDLE |                             0000 |                             0000
            LOAD_PW_CONV |                             0001 |                             0001
          LOAD_BN1_GAMMA |                             0010 |                             0010
           LOAD_BN1_BETA |                             0011 |                             0011
       LOAD_LINEAR1_BIAS |                             0100 |                             0100
          LOAD_BN2_GAMMA |                             0101 |                             0101
           LOAD_BN2_BETA |                             0110 |                             0110
       LOAD_LINEAR2_BIAS |                             0111 |                             0111
           WEIGHTS_READY |                             1000 |                             1000
              PROCESSING |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'weight_state_reg' using encoding 'sequential' in module 'final_layer_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            COLLECT_IDLE |                              001 |                               00
              COLLECTING |                              010 |                               01
            COLLECT_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'collect_state_reg' using encoding 'one-hot' in module 'final_layer_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             SYSTEM_IDLE |                               00 |                              000
       SYSTEM_INITIALIZE |                               01 |                              001
       SYSTEM_PROCESSING |                               10 |                              010
             SYSTEM_DONE |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'system_state_reg' using encoding 'sequential' in module 'chest_xray_classifier_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:22 ; elapsed = 00:06:59 . Memory (MB): peak = 2829.754 ; gain = 2355.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |external_memory_controller__GB0              |           1|     67431|
|2     |external_memory_controller__GB1              |           1|     14048|
|3     |external_memory_controller__GB2              |           1|     18460|
|4     |weight_memory_manager__GC0                   |           1|       894|
|5     |BatchNorm_se                                 |           8|      5872|
|6     |SE_module__GCB0                              |           1|     34864|
|7     |SE_module__GCB1                              |           1|      8976|
|8     |SE_module__GCB2                              |           1|     12255|
|9     |SE_module__GCB3                              |           1|     17578|
|10    |SE_module__GCB4                              |           1|     17515|
|11    |SE_module__GCB5                              |           1|     15331|
|12    |BottleNeck_const_func                        |           1|       755|
|13    |SE_module__parameterized0__GCBM0             |           1|     24528|
|14    |SE_module__parameterized0__GCBM1             |           1|     16160|
|15    |SE_module__parameterized0__GCBM2             |           1|     10712|
|16    |SE_module__parameterized0__GCBM3             |           1|     16490|
|17    |SE_module__parameterized0__GCBM4             |           1|     16115|
|18    |SE_module__parameterized0__GCBM5             |           1|     33947|
|19    |SE_module__parameterized0__GCBM6             |           1|     26524|
|20    |BottleNeck_const_func__parameterized2        |           1|       910|
|21    |BottleNeck_Optimized__parameterized3__GC0    |           1|      1033|
|22    |Conv2D__parameterized3__GB0                  |           1|     28756|
|23    |Conv2D__parameterized3__GB1                  |           1|     11095|
|24    |Conv2D__parameterized4__GB0                  |           1|     28882|
|25    |Conv2D__parameterized4__GB1                  |           1|     10118|
|26    |SE_module__parameterized1__GCBM0             |           1|     23664|
|27    |SE_module__parameterized1__GCBM1             |           1|     13422|
|28    |SE_module__parameterized1__GCBM2             |           1|      9296|
|29    |SE_module__parameterized1__GCBM3             |           1|     13624|
|30    |SE_module__parameterized1__GCBM4             |           1|     18300|
|31    |SE_module__parameterized1__GCBM5             |           1|     14413|
|32    |BottleNeck_const_func__parameterized4        |           1|       877|
|33    |BottleNeck_Optimized__parameterized5__GC0    |           1|       999|
|34    |Conv2D__parameterized5__GB0                  |           1|     37994|
|35    |Conv2D__parameterized5__GB1                  |           1|     15311|
|36    |Conv2D__parameterized5__GB2                  |           1|     17932|
|37    |Conv2D__parameterized5__GB3                  |           1|     22447|
|38    |Conv2D__parameterized5__GB4                  |           1|     25409|
|39    |Conv2D__parameterized5__GB5                  |           1|     32881|
|40    |Conv2D__parameterized6__GB0                  |           1|     22968|
|41    |Conv2D__parameterized6__GB1                  |           1|     18210|
|42    |Conv2D__parameterized6__GB2                  |           1|     12977|
|43    |Conv2D__parameterized6__GB3                  |           1|     16446|
|44    |Conv2D__parameterized6__GB4                  |           1|     19862|
|45    |Conv2D__parameterized6__GB5                  |           1|     25072|
|46    |Conv2D__parameterized6__GB6                  |           1|     37614|
|47    |SE_module__parameterized2__GCBM0             |           1|     25023|
|48    |SE_module__parameterized2__GCBM1             |           1|     12864|
|49    |SE_module__parameterized2__GCBM2             |           1|      9610|
|50    |SE_module__parameterized2__GCBM3             |           1|     14721|
|51    |SE_module__parameterized2__GCBM4             |           1|     18724|
|52    |SE_module__parameterized2__GCBM5             |           1|     15438|
|53    |BottleNeck_const_func__parameterized6        |           1|       893|
|54    |BottleNeck_Optimized__parameterized7__GC0    |           1|      1020|
|55    |BottleNeck_11Stage_Sequential_Optimized__GC0 |           1|      1783|
|56    |final_layer_top__GB0                         |           1|     38824|
|57    |final_layer_top__GB1                         |           1|     23078|
|58    |chest_xray_classifier_top__GC0               |           1|     22074|
+------+---------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 18    
	   2 Input     32 Bit       Adders := 79    
	   2 Input     30 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 5     
	   2 Input     24 Bit       Adders := 12    
	   2 Input     20 Bit       Adders := 10    
	   2 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 18    
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 62    
	   2 Input     15 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 6     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 23    
	   2 Input      7 Bit       Adders := 51    
	   2 Input      6 Bit       Adders := 31    
	   2 Input      5 Bit       Adders := 17    
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 3     
	               39 Bit    Registers := 6     
	               38 Bit    Registers := 3     
	               37 Bit    Registers := 6     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 41    
	               24 Bit    Registers := 27    
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2184  
	               15 Bit    Registers := 12    
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 29    
	                7 Bit    Registers := 55    
	                6 Bit    Registers := 21    
	                5 Bit    Registers := 26    
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 1335  
+---Multipliers : 
	                16x32  Multipliers := 18    
	                15x32  Multipliers := 2     
	                17x32  Multipliers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
	             128K Bit         RAMs := 1     
	              73K Bit         RAMs := 1     
+---Muxes : 
	  10 Input   1024 Bit        Muxes := 1     
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 18    
	   6 Input     40 Bit        Muxes := 3     
	   6 Input     39 Bit        Muxes := 6     
	   6 Input     38 Bit        Muxes := 3     
	   6 Input     37 Bit        Muxes := 6     
	   6 Input     35 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 72    
	   6 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 16    
	   3 Input     30 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 5     
	   5 Input     24 Bit        Muxes := 9     
	   3 Input     24 Bit        Muxes := 3     
	   8 Input     20 Bit        Muxes := 1     
	   7 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 143   
	   7 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 36    
	   3 Input     16 Bit        Muxes := 2     
	   3 Input     15 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	  10 Input     15 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 6     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   6 Input     13 Bit        Muxes := 1     
	  10 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 9     
	   6 Input     12 Bit        Muxes := 6     
	   6 Input     11 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 20    
	   3 Input      8 Bit        Muxes := 17    
	   6 Input      8 Bit        Muxes := 9     
	   7 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 33    
	   6 Input      7 Bit        Muxes := 18    
	   2 Input      7 Bit        Muxes := 17    
	   7 Input      7 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 14    
	   2 Input      6 Bit        Muxes := 20    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 19    
	   6 Input      5 Bit        Muxes := 18    
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	  10 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 60    
	   8 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 83    
	   3 Input      2 Bit        Muxes := 29    
	   4 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24428 
	   8 Input      1 Bit        Muxes := 45    
	   7 Input      1 Bit        Muxes := 161   
	   6 Input      1 Bit        Muxes := 19527 
	   3 Input      1 Bit        Muxes := 911   
	   5 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 533   
	   4 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module chest_xray_classifier_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 7     
Module external_memory_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1028  
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	  10 Input   1024 Bit        Muxes := 1     
	   2 Input   1024 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3080  
	   8 Input      1 Bit        Muxes := 9     
Module weight_memory_manager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 2     
Module BatchNorm_se 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
Module HardSwishSigmoid__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module Conv2D__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               35 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     35 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 79    
	   2 Input      1 Bit        Muxes := 80    
	   3 Input      1 Bit        Muxes := 1     
Module ReLU_se__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Conv2D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     37 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 91    
	   2 Input      1 Bit        Muxes := 104   
	   3 Input      1 Bit        Muxes := 1     
Module AdaptiveAvgPool2d_1x1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     30 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 21    
Module SE_module 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 18    
Module BottleNeck_const_func 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
Module HardSwishSigmoid__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module Conv2D__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     39 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 451   
	   2 Input      1 Bit        Muxes := 488   
	   3 Input      1 Bit        Muxes := 1     
Module AdaptiveAvgPool2d_1x1__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 41    
	   3 Input      1 Bit        Muxes := 45    
Module Conv2D__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               37 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     37 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 421   
	   2 Input      1 Bit        Muxes := 428   
	   3 Input      1 Bit        Muxes := 1     
Module ReLU_se__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SE_module__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 18    
Module BottleNeck_const_func__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
Module shortcut_with_actual_modules__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module BottleNeck_const_func__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
Module Conv2D__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     39 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 635   
	   2 Input      1 Bit        Muxes := 680   
	   3 Input      1 Bit        Muxes := 1     
Module Conv2D__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               37 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     37 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 599   
	   2 Input      1 Bit        Muxes := 608   
	   3 Input      1 Bit        Muxes := 1     
Module ReLU_se__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module HardSwishSigmoid__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module AdaptiveAvgPool2d_1x1__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 49    
	   3 Input      1 Bit        Muxes := 53    
Module SE_module__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 18    
Module BottleNeck_const_func__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
Module shortcut_with_actual_modules__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module BottleNeck_const_func__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
Module Conv2D__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     40 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2411  
	   2 Input      1 Bit        Muxes := 2504  
	   3 Input      1 Bit        Muxes := 1     
Module Conv2D__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               38 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     38 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2360  
	   6 Input      1 Bit        Muxes := 2339  
	   3 Input      1 Bit        Muxes := 1     
Module HardSwishSigmoid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module ReLU_se 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module AdaptiveAvgPool2d_1x1__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 97    
	   3 Input      1 Bit        Muxes := 101   
Module SE_module__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 18    
Module BottleNeck_const_func__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
Module shortcut_with_actual_modules__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module BottleNeck_const_func__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
Module BottleNeck_const_func__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
Module shortcut_with_actual_modules 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module BottleNeck_const_func__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
Module pointwise_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               39 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input     39 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 1     
Module linear_external_weights 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 193   
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input     13 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 128   
Module batchnorm1d 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 256   
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 128   
Module linear_external_weights__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 144   
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 15    
Module hswish__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                15x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module hswish 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                15x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module batchnorm__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 134   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module final_layer_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 719   
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	  10 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  10 Input     13 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 214   
	  10 Input      1 Bit        Muxes := 533   
	   3 Input      1 Bit        Muxes := 68    
Module dsp48_simple__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dsp48_simple__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dsp48_simple__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dsp48_simple__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dsp48_simple__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dsp48_simple__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dsp48_simple__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dsp48_simple__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dsp48_simple__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dsp48_simple__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dsp48_simple__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dsp48_simple__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dsp48_simple__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dsp48_simple__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dsp48_simple__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dsp48_simple 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dsp_resource_manager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	               16 Bit    Registers := 32    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 55    
Module convolver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 236   
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   7 Input     18 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 15    
Module batchnorm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 38    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
Module HSwish 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module accelerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 146   
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 147   
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module interface_adapter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 17    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---RAMs : 
	             256K Bit         RAMs := 1     
	              73K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:67]
DSP Report: Generating DSP out_data3, operation Mode is: A*B.
DSP Report: operator out_data3 is absorbed into DSP out_data3.
DSP Report: operator out_data3 is absorbed into DSP out_data3.
DSP Report: Generating DSP out_data3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out_data3 is absorbed into DSP out_data3.
DSP Report: operator out_data3 is absorbed into DSP out_data3.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[597].input_buffer_reg[597][15]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[597].input_buffer_reg[597][14]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[597].input_buffer_reg[597][13]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[597].input_buffer_reg[597][12]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[597].input_buffer_reg[597][11]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[597].input_buffer_reg[597][10]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[597].input_buffer_reg[597][9]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[597].input_buffer_reg[597][8]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[597].input_buffer_reg[597][7]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[597].input_buffer_reg[597][6]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[597].input_buffer_reg[597][5]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[597].input_buffer_reg[597][4]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[597].input_buffer_reg[597][3]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[597].input_buffer_reg[597][2]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[597].input_buffer_reg[597][1]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[597].input_buffer_reg[597][0]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[153].input_buffer_reg[153][15]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[153].input_buffer_reg[153][14]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[153].input_buffer_reg[153][13]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[153].input_buffer_reg[153][12]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[153].input_buffer_reg[153][11]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[153].input_buffer_reg[153][10]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[153].input_buffer_reg[153][9]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[153].input_buffer_reg[153][8]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[153].input_buffer_reg[153][7]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[153].input_buffer_reg[153][6]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[153].input_buffer_reg[153][5]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[153].input_buffer_reg[153][4]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[153].input_buffer_reg[153][3]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[153].input_buffer_reg[153][2]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[153].input_buffer_reg[153][1]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[153].input_buffer_reg[153][0]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[50].input_buffer_reg[50][15]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[50].input_buffer_reg[50][14]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[50].input_buffer_reg[50][13]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[50].input_buffer_reg[50][12]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[50].input_buffer_reg[50][11]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[50].input_buffer_reg[50][10]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[50].input_buffer_reg[50][9]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[50].input_buffer_reg[50][8]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[50].input_buffer_reg[50][7]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[50].input_buffer_reg[50][6]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[50].input_buffer_reg[50][5]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[50].input_buffer_reg[50][4]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[50].input_buffer_reg[50][3]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[50].input_buffer_reg[50][2]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[50].input_buffer_reg[50][1]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[50].input_buffer_reg[50][0]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[49].input_buffer_reg[49][15]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'bottleneck_inst/gen_se_module.se_insti_2/gen_buffer_init[49].input_buffer_reg[49][14]/Q' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
INFO: [Common 17-14] Message 'Synth 8-6859' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/AhmedAli/Desktop/bneck/bneck/SE_module.sv:177]
INFO: [Common 17-14] Message 'Synth 8-6858' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][0]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][1]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][2]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][3]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][4]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][5]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][6]' (FDSE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][7]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][8]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][9]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][10]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][11]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][12]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][13]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][14]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][15]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][0]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][1]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][2]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][3]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][4]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][5]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][6]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][7]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bottleneck_inst/\stage1/bottleneck_core /\gen_weights_init[0].pw1_weights_reg[0][8] )
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][9]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][10]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][11]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][12]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][13]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][14]' (FDRE) to 'bottleneck_inst/stage1/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bottleneck_inst/\stage1/bottleneck_core /\gen_weights_init[0].pw1_weights_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][0]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][1]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][2]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][3]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][4]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][5]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][6]' (FDSE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][7]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][8]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][9]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][10]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][11]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][12]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][13]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][14]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][15]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][1]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][0]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][1]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][1]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][2]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][1]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][2]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][2]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][3]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][2]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][3]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][3]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][4]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][3]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][4]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][4]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][5]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][4]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][5]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][5]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][6]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][5]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][6]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][6]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][7]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][6]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][7]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][7]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][8]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][7]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][8]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][8]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bottleneck_inst/\stage4/bottleneck_core /\gen_weights_init[0].pw1_weights_reg[0][8] )
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][9]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][9]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][10]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][11]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][10]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][11]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][11]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][12]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][11]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][12]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][12]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][13]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][12]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][13]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][13]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][14]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][13]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][14]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][14]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][15]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][14]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][15]'
INFO: [Synth 8-3886] merging instance 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][15]' (FDRE) to 'bottleneck_inst/stage4/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bottleneck_inst/\stage4/bottleneck_core /\gen_weights_init[0].pw1_weights_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][0]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][1]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][2]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][3]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][4]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][5]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][6]' (FDSE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][7]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][8]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][9]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][10]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][11]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][12]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][13]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][14]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].dw_weights_reg[0][15]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][0]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][1]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][0]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][1]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][1]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][2]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][1]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][2]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][2]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][3]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][2]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][3]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][3]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][4]'
INFO: [Synth 8-3886] merging instance 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][3]' (FDRE) to 'BottleNeck_Optimized__parameterized3__GC0:/bottleneck_core/gen_weights_init[16].pw1_weights_reg[16][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (BottleNeck_Optimized__parameterized3__GC0:/\bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BottleNeck_Optimized__parameterized3__GC0:/\bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bottleneck_inst/\stage7/bottleneck_core /\gen_weights_init[0].pw1_weights_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bottleneck_inst/\stage7/bottleneck_core /\gen_weights_init[0].pw1_weights_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bottleneck_inst/\bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bottleneck_inst/\bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bottleneck_inst/\stage9/bottleneck_core /\gen_weights_init[0].pw1_weights_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bottleneck_inst/\stage9/bottleneck_core /\gen_weights_init[0].pw1_weights_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (BottleNeck_Optimized__parameterized7__GC0:/\bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BottleNeck_Optimized__parameterized7__GC0:/\bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bottleneck_inst/\stage2/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bottleneck_inst/\stage2/bottleneck_core/gen_weights_init[0].pw1_weights_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bottleneck_inst/\bottleneck_core/stage_valid_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bottleneck_inst/\bottleneck_core/stage_valid_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\current_weight_type_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_counter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_counter_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_counter_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_counter_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_counter_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_counter_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_counter_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_counter_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_counter_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_counter_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_counter_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bottleneck_inst/\stage9/bottleneck_core /\stage_valid_reg[0] )
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module BottleNeck_const_func__parameterized6.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module BottleNeck_const_func__parameterized6.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bottleneck_inst/\stage7/bottleneck_core /\stage_valid_reg[0] )
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module BottleNeck_const_func__parameterized4.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module BottleNeck_const_func__parameterized4.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bottleneck_inst/\stage4/bottleneck_core /\stage_valid_reg[0] )
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module BottleNeck_const_func__parameterized2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module BottleNeck_const_func__parameterized2.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m_axi_arlen_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_axi_araddr_reg[0] )
DSP Report: Generating DSP hswish_temp_reg, operation Mode is: (A*B2)'.
DSP Report: register in_reg_reg is absorbed into DSP hswish_temp_reg.
DSP Report: register hswish_temp_reg is absorbed into DSP hswish_temp_reg.
DSP Report: operator hswish_temp0 is absorbed into DSP hswish_temp_reg.
DSP Report: Generating DSP out_data0, operation Mode is: A*B.
DSP Report: operator out_data0 is absorbed into DSP out_data0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hsigmoid_module/\relu6_result_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\se_scale_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hsigmoid_module/\hsigmoid_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hsigmoid_module/\relu6_result_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\output_count_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\input_count_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (outputting_reg)
DSP Report: Generating DSP acc0, operation Mode is: C+A*B.
DSP Report: operator acc0 is absorbed into DSP acc0.
DSP Report: operator acc1 is absorbed into DSP acc0.
DSP Report: Generating DSP conv2/acc0, operation Mode is: C+A*B.
DSP Report: operator conv2/acc0 is absorbed into DSP conv2/acc0.
DSP Report: operator conv2/acc1 is absorbed into DSP conv2/acc0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv1/\out_ch_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2/out_ch_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool/\out_data_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-6859' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6858' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP hswish_temp_reg, operation Mode is: (A*B2)'.
DSP Report: register in_reg_reg is absorbed into DSP hswish_temp_reg.
DSP Report: register hswish_temp_reg is absorbed into DSP hswish_temp_reg.
DSP Report: operator hswish_temp0 is absorbed into DSP hswish_temp_reg.
DSP Report: Generating DSP out_data0, operation Mode is: A*B.
DSP Report: operator out_data0 is absorbed into DSP out_data0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hsigmoid_module/\relu6_result_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\se_scale_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hsigmoid_module/\hsigmoid_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hsigmoid_module/\relu6_result_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\output_count_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\input_count_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (outputting_reg)
DSP Report: Generating DSP acc0, operation Mode is: C+A*B.
DSP Report: operator acc0 is absorbed into DSP acc0.
DSP Report: operator acc1 is absorbed into DSP acc0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv1/\out_ch_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool/\output_count_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool/\out_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv1/\in_ch_cnt_reg[6] )
DSP Report: Generating DSP acc0, operation Mode is: C+A*B.
DSP Report: operator acc0 is absorbed into DSP acc0.
DSP Report: operator acc1 is absorbed into DSP acc0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2/\out_ch_cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2/\in_ch_cnt_reg[4] )
DSP Report: Generating DSP acc0, operation Mode is: C+A*B.
DSP Report: operator acc0 is absorbed into DSP acc0.
DSP Report: operator acc1 is absorbed into DSP acc0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_ch_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_ch_cnt_reg[6] )
DSP Report: Generating DSP acc0, operation Mode is: C+A*B.
DSP Report: operator acc0 is absorbed into DSP acc0.
DSP Report: operator acc1 is absorbed into DSP acc0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_ch_cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_ch_cnt_reg[4] )
DSP Report: Generating DSP hswish_temp_reg, operation Mode is: (A*B2)'.
DSP Report: register in_reg_reg is absorbed into DSP hswish_temp_reg.
DSP Report: register hswish_temp_reg is absorbed into DSP hswish_temp_reg.
DSP Report: operator hswish_temp0 is absorbed into DSP hswish_temp_reg.
DSP Report: Generating DSP out_data0, operation Mode is: A*B.
DSP Report: operator out_data0 is absorbed into DSP out_data0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hsigmoid_module/\relu6_result_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\se_scale_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool/\output_count_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hsigmoid_module/\hsigmoid_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hsigmoid_module/\relu6_result_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool/\out_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\output_count_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\input_count_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (outputting_reg)
DSP Report: Generating DSP acc0, operation Mode is: C+A*B.
DSP Report: operator acc0 is absorbed into DSP acc0.
DSP Report: operator acc1 is absorbed into DSP acc0.
INFO: [Common 17-14] Message 'Synth 8-6859' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6858' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_ch_cnt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_ch_cnt_reg[5] )
DSP Report: Generating DSP acc0, operation Mode is: C+A*B.
DSP Report: operator acc0 is absorbed into DSP acc0.
DSP Report: operator acc1 is absorbed into DSP acc0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_ch_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_ch_cnt_reg[7] )
DSP Report: Generating DSP out_data0, operation Mode is: A*B.
DSP Report: operator out_data0 is absorbed into DSP out_data0.
WARNING: [Synth 8-3917] design SE_module__parameterized2__GCBM5 has port hsigmoid_out_debug[15] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hsigmoid_module/relu6_result_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool/\output_count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hsigmoid_module/hsigmoid_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\se_scale_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hsigmoid_module/relu6_result_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool/\out_data_reg[15] )
DSP Report: Generating DSP accum0, operation Mode is: C+A2*B.
DSP Report: register data_in_reg_reg is absorbed into DSP accum0.
DSP Report: operator accum0 is absorbed into DSP accum0.
DSP Report: operator accum1 is absorbed into DSP accum0.
DSP Report: Generating DSP accumulator0, operation Mode is: C+A*B2.
DSP Report: register current_weight_reg is absorbed into DSP accumulator0.
DSP Report: operator accumulator0 is absorbed into DSP accumulator0.
DSP Report: operator mult_result is absorbed into DSP accumulator0.
DSP Report: Generating DSP mult_res, operation Mode is: A*B.
DSP Report: operator mult_res is absorbed into DSP mult_res.
DSP Report: Generating DSP accumulator0, operation Mode is: C+A*B2.
DSP Report: register current_weight_reg is absorbed into DSP accumulator0.
DSP Report: operator accumulator0 is absorbed into DSP accumulator0.
DSP Report: operator mult_result is absorbed into DSP accumulator0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (A''*B2)'.
DSP Report: register gamma_reg_reg[1] is absorbed into DSP mult_result_reg.
DSP Report: register x_reg_reg[0] is absorbed into DSP mult_result_reg.
DSP Report: register x_reg_reg[1] is absorbed into DSP mult_result_reg.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP hswish1_inst/product, operation Mode is: A''*B.
DSP Report: register hswish1_inst/data_reg_reg[0] is absorbed into DSP hswish1_inst/product.
DSP Report: register hswish1_inst/data_reg_reg[1] is absorbed into DSP hswish1_inst/product.
DSP Report: operator hswish1_inst/product is absorbed into DSP hswish1_inst/product.
DSP Report: Generating DSP hswish2_inst/product, operation Mode is: A''*B.
DSP Report: register hswish2_inst/data_reg_reg[0] is absorbed into DSP hswish2_inst/product.
DSP Report: register hswish2_inst/data_reg_reg[1] is absorbed into DSP hswish2_inst/product.
DSP Report: operator hswish2_inst/product is absorbed into DSP hswish2_inst/product.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP current_channel_complete2, operation Mode is: A*(B:0x70).
DSP Report: operator current_channel_complete2 is absorbed into DSP current_channel_complete2.
DSP Report: Generating DSP mult_results[8], operation Mode is: A''*B2.
DSP Report: register current_weights_reg[8] is absorbed into DSP mult_results[8].
DSP Report: register line_buffer_reg[1] is absorbed into DSP mult_results[8].
DSP Report: register line_buffer_reg[2] is absorbed into DSP mult_results[8].
DSP Report: operator mult_results[8] is absorbed into DSP mult_results[8].
DSP Report: Generating DSP conv_sum, operation Mode is: PCIN+A2*B2.
DSP Report: register current_weights_reg[0] is absorbed into DSP conv_sum.
DSP Report: register line_buffer_reg[0] is absorbed into DSP conv_sum.
DSP Report: operator conv_sum is absorbed into DSP conv_sum.
DSP Report: operator mult_results[0] is absorbed into DSP conv_sum.
DSP Report: Generating DSP conv_sum, operation Mode is: PCIN+A''*B2.
DSP Report: register current_weights_reg[7] is absorbed into DSP conv_sum.
DSP Report: register line_buffer_reg[0] is absorbed into DSP conv_sum.
DSP Report: register line_buffer_reg[1] is absorbed into DSP conv_sum.
DSP Report: operator conv_sum is absorbed into DSP conv_sum.
DSP Report: operator mult_results[7] is absorbed into DSP conv_sum.
DSP Report: Generating DSP conv_sum, operation Mode is: PCIN+A2*B2.
DSP Report: register current_weights_reg[6] is absorbed into DSP conv_sum.
DSP Report: register line_buffer_reg[0] is absorbed into DSP conv_sum.
DSP Report: operator conv_sum is absorbed into DSP conv_sum.
DSP Report: operator mult_results[6] is absorbed into DSP conv_sum.
DSP Report: Generating DSP conv_sum, operation Mode is: PCIN+A''*B2.
DSP Report: register current_weights_reg[5] is absorbed into DSP conv_sum.
DSP Report: register line_buffer_reg[227] is absorbed into DSP conv_sum.
DSP Report: register line_buffer_reg[228] is absorbed into DSP conv_sum.
DSP Report: operator conv_sum is absorbed into DSP conv_sum.
DSP Report: operator mult_results[5] is absorbed into DSP conv_sum.
DSP Report: Generating DSP conv_sum, operation Mode is: PCIN+ACIN*B2.
DSP Report: register current_weights_reg[4] is absorbed into DSP conv_sum.
DSP Report: operator conv_sum is absorbed into DSP conv_sum.
DSP Report: operator mult_results[4] is absorbed into DSP conv_sum.
DSP Report: Generating DSP conv_sum, operation Mode is: PCIN+A''*B2.
DSP Report: register current_weights_reg[3] is absorbed into DSP conv_sum.
DSP Report: register line_buffer_reg[225] is absorbed into DSP conv_sum.
DSP Report: register line_buffer_reg[226] is absorbed into DSP conv_sum.
DSP Report: operator conv_sum is absorbed into DSP conv_sum.
DSP Report: operator mult_results[3] is absorbed into DSP conv_sum.
DSP Report: Generating DSP conv_sum, operation Mode is: PCIN+A''*B2.
DSP Report: register current_weights_reg[2] is absorbed into DSP conv_sum.
DSP Report: register line_buffer_reg[1] is absorbed into DSP conv_sum.
DSP Report: register line_buffer_reg[2] is absorbed into DSP conv_sum.
DSP Report: operator conv_sum is absorbed into DSP conv_sum.
DSP Report: operator mult_results[2] is absorbed into DSP conv_sum.
DSP Report: Generating DSP conv_sum, operation Mode is: PCIN+ACIN*B2.
DSP Report: register current_weights_reg[1] is absorbed into DSP conv_sum.
DSP Report: operator conv_sum is absorbed into DSP conv_sum.
DSP Report: operator mult_results[1] is absorbed into DSP conv_sum.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (A''*B2)'.
DSP Report: register gamma_reg_reg[1] is absorbed into DSP mult_result_reg.
DSP Report: register x_reg_reg[0] is absorbed into DSP mult_result_reg.
DSP Report: register x_reg_reg[1] is absorbed into DSP mult_result_reg.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP scaled_result1, operation Mode is: (C:0x80)+(A''*B)'.
DSP Report: register x_reg1_reg is absorbed into DSP scaled_result1.
DSP Report: register x_reg2_reg is absorbed into DSP scaled_result1.
DSP Report: register mul_result_reg is absorbed into DSP scaled_result1.
DSP Report: operator mul_result0 is absorbed into DSP scaled_result1.
DSP Report: operator scaled_result1 is absorbed into DSP scaled_result1.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (accelerator_inst/bn/\gamma_memory_reg[15][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (accelerator_inst/bn/\gamma_memory_reg[14][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (accelerator_inst/bn/\gamma_memory_reg[13][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (accelerator_inst/bn/\gamma_memory_reg[12][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (accelerator_inst/bn/\gamma_memory_reg[11][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (accelerator_inst/bn/\gamma_memory_reg[10][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (accelerator_inst/bn/\gamma_memory_reg[9][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (accelerator_inst/bn/\gamma_memory_reg[8][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (accelerator_inst/bn/\gamma_memory_reg[7][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (accelerator_inst/bn/\gamma_memory_reg[6][15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:11:06 ; elapsed = 00:11:54 . Memory (MB): peak = 2856.594 ; gain = 2381.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|external_memory_controller__GB2 | weight_cache_reg_reg   | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|adapter_inst                    | acc_to_bn_buffer_reg   | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|adapter_inst                    | bn_to_final_buffer_reg | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+--------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------------------------+----------------------------+----------------+----------------------+---------------------------+
|Module Name                     | RTL Object                 | Inference      | Size (Depth x Width) | Primitives                | 
+--------------------------------+----------------------------+----------------+----------------------+---------------------------+
|external_memory_controller__GB2 | cache_tags_reg_reg         | User Attribute | 1 K x 32             | RAM256X1S x 128	          | 
|chest_xray_classifier_top       | acc_weight_mem_reg         | User Attribute | 256 x 16             | RAM64X1D x 6	RAM64M x 30	 | 
|chest_xray_classifier_top       | acc_bn_mem_reg             | User Attribute | 32 x 16              | RAM32M x 6	               | 
|chest_xray_classifier_top       | final_linear2_bias_mem_reg | User Attribute | 16 x 16              | RAM32M x 3	               | 
|chest_xray_classifier_top       | final_bn2_beta_mem_reg     | User Attribute | 32 x 16              | RAM32M x 3	               | 
|chest_xray_classifier_top       | final_bn2_gamma_mem_reg    | User Attribute | 32 x 16              | RAM32M x 3	               | 
|chest_xray_classifier_top       | final_linear1_bias_mem_reg | User Attribute | 32 x 16              | RAM32M x 3	               | 
|chest_xray_classifier_top       | final_bn1_beta_mem_reg     | User Attribute | 128 x 16             | RAM64X1D x 2	RAM64M x 10	 | 
|chest_xray_classifier_top       | final_bn1_gamma_mem_reg    | User Attribute | 128 x 16             | RAM64X1D x 2	RAM64M x 10	 | 
|pw_conv_inst                    | weight_buffer_reg          | User Attribute | 256 x 16             | RAM64X1D x 4	RAM64M x 20	 | 
+--------------------------------+----------------------------+----------------+----------------------+---------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|BatchNorm_se            | A*B               | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|BatchNorm_se            | (PCIN>>17)+A*B    | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HardSwishSigmoid        | (A*B2)'           | 24     | 16     | -      | -      | 40     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|SE_module               | A*B               | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Conv2D                  | C+A*B             | 16     | 16     | 37     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Conv2D                  | C+A*B             | 16     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HardSwishSigmoid        | (A*B2)'           | 24     | 16     | -      | -      | 40     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|SE_module               | A*B               | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Conv2D                  | C+A*B             | 16     | 16     | 39     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Conv2D                  | C+A*B             | 16     | 16     | 37     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Conv2D                  | C+A*B             | 16     | 16     | 39     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Conv2D                  | C+A*B             | 16     | 16     | 37     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HardSwishSigmoid        | (A*B2)'           | 24     | 16     | -      | -      | 40     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|SE_module               | A*B               | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Conv2D                  | C+A*B             | 16     | 16     | 40     | -      | 40     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Conv2D                  | C+A*B             | 16     | 16     | 38     | -      | 38     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|SE_module               | A*B               | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv          | C+A2*B            | 16     | 16     | 39     | -      | 39     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|linear_external_weights | C+A*B2            | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|batchnorm1d             | A*B               | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|linear_external_weights | C+A*B2            | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|batchnorm               | (A''*B2)'         | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|final_layer_top__GB1    | A''*B             | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|final_layer_top__GB1    | A''*B             | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|convolver               | A*(B:0x70)        | 12     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolver               | A''*B2            | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|convolver               | PCIN+A2*B2        | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolver               | PCIN+A''*B2       | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|convolver               | PCIN+A2*B2        | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolver               | PCIN+A''*B2       | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|convolver               | PCIN+ACIN*B2      | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|convolver               | PCIN+A''*B2       | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|convolver               | PCIN+A''*B2       | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|convolver               | PCIN+ACIN*B2      | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|batchnorm               | (A''*B2)'         | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|HSwish                  | (C:0x80)+(A''*B)' | 16     | 16     | 9      | -      | 32     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
+------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |external_memory_controller__GB0              |           1|     10128|
|2     |external_memory_controller__GB1              |           1|      5649|
|3     |external_memory_controller__GB2              |           1|      7851|
|4     |weight_memory_manager__GC0                   |           1|       422|
|5     |BatchNorm_se                                 |          18|      2712|
|6     |SE_module__GCB0                              |           1|     10022|
|7     |SE_module__GCB2                              |           1|       245|
|8     |SE_module__GCB3                              |           1|       733|
|9     |SE_module__GCB4                              |           1|       825|
|10    |SE_module__GCB5                              |           1|       713|
|11    |BottleNeck_const_func                        |           1|       115|
|12    |SE_module__parameterized0__GCBM0             |           3|     13542|
|13    |SE_module__parameterized0__GCBM1             |           3|         0|
|14    |SE_module__parameterized0__GCBM2             |           3|         0|
|15    |SE_module__parameterized0__GCBM3             |           3|       803|
|16    |SE_module__parameterized0__GCBM4             |           3|       960|
|17    |SE_module__parameterized0__GCBM5             |           3|       501|
|18    |SE_module__parameterized0__GCBM6             |           3|       452|
|19    |Conv2D__parameterized3__GB0                  |           2|      1094|
|20    |Conv2D__parameterized3__GB1                  |           2|         6|
|21    |Conv2D__parameterized4__GB0                  |           2|       537|
|22    |Conv2D__parameterized4__GB1                  |           2|        54|
|23    |SE_module__parameterized1__GCBM0             |           2|     13717|
|24    |SE_module__parameterized1__GCBM1             |           2|        78|
|25    |SE_module__parameterized1__GCBM2             |           2|        43|
|26    |SE_module__parameterized1__GCBM3             |           2|       384|
|27    |SE_module__parameterized1__GCBM4             |           2|       740|
|28    |SE_module__parameterized1__GCBM5             |           2|       676|
|29    |BottleNeck_Optimized__parameterized5__GC0    |           1|       115|
|30    |Conv2D__parameterized5__GB0                  |           3|       300|
|31    |Conv2D__parameterized5__GB1                  |           3|       202|
|32    |Conv2D__parameterized5__GB2                  |           3|         0|
|33    |Conv2D__parameterized5__GB3                  |           3|      1458|
|34    |Conv2D__parameterized5__GB4                  |           3|         0|
|35    |Conv2D__parameterized5__GB5                  |           3|         6|
|36    |Conv2D__parameterized6__GB0                  |           3|         0|
|37    |Conv2D__parameterized6__GB1                  |           3|         0|
|38    |Conv2D__parameterized6__GB2                  |           3|       250|
|39    |Conv2D__parameterized6__GB3                  |           3|       352|
|40    |Conv2D__parameterized6__GB4                  |           3|      1480|
|41    |Conv2D__parameterized6__GB5                  |           3|         0|
|42    |Conv2D__parameterized6__GB6                  |           3|         6|
|43    |SE_module__parameterized2__GCBM0             |           3|     14504|
|44    |SE_module__parameterized2__GCBM1             |           3|         0|
|45    |SE_module__parameterized2__GCBM3             |           3|       669|
|46    |SE_module__parameterized2__GCBM4             |           3|       823|
|47    |SE_module__parameterized2__GCBM5             |           3|       510|
|48    |BottleNeck_Optimized__parameterized7__GC0    |           1|        36|
|49    |final_layer_top__GB0                         |           1|     28912|
|50    |final_layer_top__GB1                         |           1|     14979|
|51    |chest_xray_classifier_top__GC0               |           1|     12672|
|52    |BottleNeck_Optimized__parameterized7__GC0__1 |           1|       115|
|53    |BottleNeck_Optimized__parameterized3__GC0__1 |           1|       115|
+------+---------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module AdaptiveAvgPool2d_1x1__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[1]) is unused and will be removed from module AdaptiveAvgPool2d_1x1__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[0]) is unused and will be removed from module AdaptiveAvgPool2d_1x1__parameterized2__1.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:17 ; elapsed = 00:12:05 . Memory (MB): peak = 2856.594 ; gain = 2381.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|adapter_inst | acc_to_bn_buffer_reg   | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|adapter_inst | bn_to_final_buffer_reg | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+-------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+--------------------------------+----------------------------+----------------+----------------------+---------------------------+
|Module Name                     | RTL Object                 | Inference      | Size (Depth x Width) | Primitives                | 
+--------------------------------+----------------------------+----------------+----------------------+---------------------------+
|external_memory_controller__GB2 | cache_tags_reg_reg         | User Attribute | 1 K x 32             | RAM256X1S x 128	          | 
|chest_xray_classifier_top       | acc_weight_mem_reg         | User Attribute | 256 x 16             | RAM64X1D x 6	RAM64M x 30	 | 
|chest_xray_classifier_top       | acc_bn_mem_reg             | User Attribute | 32 x 16              | RAM32M x 6	               | 
|chest_xray_classifier_top       | final_linear2_bias_mem_reg | User Attribute | 16 x 16              | RAM32M x 3	               | 
|chest_xray_classifier_top       | final_bn2_beta_mem_reg     | User Attribute | 32 x 16              | RAM32M x 3	               | 
|chest_xray_classifier_top       | final_bn2_gamma_mem_reg    | User Attribute | 32 x 16              | RAM32M x 3	               | 
|chest_xray_classifier_top       | final_linear1_bias_mem_reg | User Attribute | 32 x 16              | RAM32M x 3	               | 
|chest_xray_classifier_top       | final_bn1_beta_mem_reg     | User Attribute | 128 x 16             | RAM64X1D x 2	RAM64M x 10	 | 
|chest_xray_classifier_top       | final_bn1_gamma_mem_reg    | User Attribute | 128 x 16             | RAM64X1D x 2	RAM64M x 10	 | 
|pw_conv_inst                    | weight_buffer_reg          | User Attribute | 256 x 16             | RAM64X1D x 4	RAM64M x 20	 | 
+--------------------------------+----------------------------+----------------+----------------------+---------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |external_memory_controller__GB0              |           1|      6987|
|2     |external_memory_controller__GB1              |           1|      1315|
|3     |external_memory_controller__GB2              |           1|      3147|
|4     |weight_memory_manager__GC0                   |           1|       422|
|5     |BatchNorm_se                                 |           5|         3|
|6     |SE_module__GCB4                              |           1|       133|
|7     |SE_module__GCB5                              |           1|       490|
|8     |BottleNeck_const_func                        |           1|       115|
|9     |SE_module__parameterized0__GCBM4             |           1|       133|
|10    |SE_module__parameterized0__GCBM5             |           3|       367|
|11    |SE_module__parameterized0__GCBM6             |           3|       355|
|12    |Conv2D__parameterized3__GB0                  |           2|      1094|
|13    |Conv2D__parameterized3__GB1                  |           2|         6|
|14    |Conv2D__parameterized4__GB0                  |           2|       537|
|15    |Conv2D__parameterized4__GB1                  |           2|        54|
|16    |SE_module__parameterized1__GCBM1             |           2|        78|
|17    |SE_module__parameterized1__GCBM2             |           2|        20|
|18    |SE_module__parameterized1__GCBM3             |           2|       278|
|19    |SE_module__parameterized1__GCBM4             |           2|       314|
|20    |SE_module__parameterized1__GCBM5             |           1|       428|
|21    |BottleNeck_Optimized__parameterized5__GC0    |           1|       115|
|22    |Conv2D__parameterized5__GB0                  |           2|       162|
|23    |Conv2D__parameterized5__GB1                  |           2|       202|
|24    |Conv2D__parameterized5__GB5                  |           2|         6|
|25    |Conv2D__parameterized6__GB2                  |           2|       228|
|26    |Conv2D__parameterized6__GB3                  |           2|       291|
|27    |Conv2D__parameterized6__GB4                  |           2|       158|
|28    |Conv2D__parameterized6__GB6                  |           2|         5|
|29    |SE_module__parameterized2__GCBM3             |           1|        81|
|30    |SE_module__parameterized2__GCBM4             |           2|        31|
|31    |SE_module__parameterized2__GCBM5             |           2|       249|
|32    |final_layer_top__GB0                         |           1|     27368|
|33    |final_layer_top__GB1                         |           1|     14965|
|34    |chest_xray_classifier_top__GC0               |           1|     12672|
|35    |BottleNeck_Optimized__parameterized7__GC0__1 |           1|       115|
|36    |BottleNeck_Optimized__parameterized3__GC0__1 |           1|       115|
|37    |SE_module__parameterized2__GCBM3__1          |           1|        80|
|38    |Conv2D__parameterized6__GB4__1               |           1|       158|
|39    |Conv2D__parameterized5__GB5__1               |           1|         5|
|40    |Conv2D__parameterized5__GB0__1               |           1|       162|
|41    |Conv2D__parameterized5__GB1__1               |           1|       141|
|42    |Conv2D__parameterized6__GB6__1               |           1|         5|
|43    |SE_module__parameterized1__GCBM5__1          |           1|       428|
|44    |SE_module__parameterized2__GCBM5__1          |           1|       135|
|45    |SE_module__parameterized0__GCBM4__1          |           2|       133|
|46    |Conv2D__parameterized6__GB2__1               |           1|       228|
|47    |BatchNorm_se__1                              |          11|      2713|
|48    |BatchNorm_se__2                              |           2|         3|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/AhmedAli/Desktop/bneck/bneck/BatchNorm_se.sv:36]
INFO: [Synth 8-7053] The timing for the instance i_0/adapter_inst/acc_to_bn_buffer_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/adapter_inst/acc_to_bn_buffer_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/adapter_inst/acc_to_bn_buffer_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/adapter_inst/acc_to_bn_buffer_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/adapter_inst/acc_to_bn_buffer_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/adapter_inst/acc_to_bn_buffer_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/adapter_inst/acc_to_bn_buffer_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/adapter_inst/acc_to_bn_buffer_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/adapter_inst/bn_to_final_buffer_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/adapter_inst/bn_to_final_buffer_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/adapter_inst/bn_to_final_buffer_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_0/adapter_inst/bn_to_final_buffer_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:25 ; elapsed = 00:12:14 . Memory (MB): peak = 2856.594 ; gain = 2381.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |weight_memory_manager__GC0                   |           1|       230|
|2     |BatchNorm_se                                 |           1|         3|
|3     |SE_module__GCB4                              |           1|         0|
|4     |SE_module__GCB5                              |           1|       258|
|5     |BottleNeck_const_func                        |           1|        54|
|6     |SE_module__parameterized0__GCBM4             |           1|         0|
|7     |SE_module__parameterized0__GCBM5             |           1|       158|
|8     |SE_module__parameterized0__GCBM6             |           1|       162|
|9     |Conv2D__parameterized3__GB0                  |           1|       349|
|10    |Conv2D__parameterized3__GB1                  |           1|         3|
|11    |Conv2D__parameterized4__GB0                  |           1|       158|
|12    |Conv2D__parameterized4__GB1                  |           1|        32|
|13    |SE_module__parameterized1__GCBM1             |           1|        53|
|14    |SE_module__parameterized1__GCBM2             |           1|         7|
|15    |SE_module__parameterized1__GCBM3             |           1|       220|
|16    |SE_module__parameterized1__GCBM4             |           1|       252|
|17    |SE_module__parameterized1__GCBM5             |           1|       175|
|18    |BottleNeck_Optimized__parameterized5__GC0    |           1|        54|
|19    |Conv2D__parameterized5__GB0                  |           1|        72|
|20    |Conv2D__parameterized5__GB1                  |           1|        98|
|21    |Conv2D__parameterized5__GB5                  |           1|         3|
|22    |Conv2D__parameterized6__GB2                  |           1|       114|
|23    |Conv2D__parameterized6__GB3                  |           1|        96|
|24    |Conv2D__parameterized6__GB4                  |           1|        63|
|25    |Conv2D__parameterized6__GB6                  |           1|         2|
|26    |SE_module__parameterized2__GCBM3             |           1|        43|
|27    |SE_module__parameterized2__GCBM4             |           1|        30|
|28    |SE_module__parameterized2__GCBM5             |           1|        71|
|29    |final_layer_top__GB0                         |           1|     19866|
|30    |final_layer_top__GB1                         |           1|     10313|
|31    |chest_xray_classifier_top__GC0               |           1|      9340|
|32    |BottleNeck_Optimized__parameterized7__GC0__1 |           1|        54|
|33    |BottleNeck_Optimized__parameterized3__GC0__1 |           1|        54|
|34    |SE_module__parameterized2__GCBM3__1          |           1|        42|
|35    |Conv2D__parameterized6__GB4__1               |           1|        63|
|36    |Conv2D__parameterized5__GB5__1               |           1|         2|
|37    |Conv2D__parameterized5__GB0__1               |           1|        72|
|38    |Conv2D__parameterized5__GB1__1               |           1|        31|
|39    |Conv2D__parameterized6__GB6__1               |           1|         2|
|40    |SE_module__parameterized1__GCBM5__1          |           1|       175|
|41    |SE_module__parameterized2__GCBM5__1          |           1|         4|
|42    |SE_module__parameterized0__GCBM4__1          |           1|         0|
|43    |Conv2D__parameterized6__GB2__1               |           1|       114|
|44    |BatchNorm_se__1                              |           1|      1830|
|45    |BatchNorm_se__2                              |           1|         3|
|46    |BatchNorm_se__3                              |           1|         3|
|47    |BatchNorm_se__4                              |           1|      1830|
|48    |BatchNorm_se__5                              |           1|         3|
|49    |BatchNorm_se__6                              |           1|      1830|
|50    |SE_module__parameterized0__GCBM5__1          |           1|       158|
|51    |SE_module__parameterized0__GCBM6__1          |           1|       162|
|52    |BatchNorm_se__7                              |           1|         3|
|53    |BatchNorm_se__8                              |           1|      1830|
|54    |SE_module__parameterized0__GCBM4__2          |           1|         0|
|55    |SE_module__parameterized0__GCBM5__2          |           1|       158|
|56    |SE_module__parameterized0__GCBM6__2          |           1|       162|
|57    |BatchNorm_se__9                              |           1|         3|
|58    |BatchNorm_se__10                             |           1|      1830|
|59    |Conv2D__parameterized3__GB0__1               |           1|       349|
|60    |Conv2D__parameterized3__GB1__1               |           1|         3|
|61    |BatchNorm_se__11                             |           1|      1830|
|62    |Conv2D__parameterized4__GB0__1               |           1|       158|
|63    |Conv2D__parameterized4__GB1__1               |           1|        32|
|64    |BatchNorm_se__12                             |           1|      1830|
|65    |SE_module__parameterized1__GCBM1__1          |           1|        53|
|66    |SE_module__parameterized1__GCBM2__1          |           1|         7|
|67    |SE_module__parameterized1__GCBM3__1          |           1|       220|
|68    |SE_module__parameterized1__GCBM4__1          |           1|       252|
|69    |BatchNorm_se__13                             |           1|      1830|
|70    |BatchNorm_se__14                             |           1|      1830|
|71    |Conv2D__parameterized5__GB0__2               |           1|        72|
|72    |Conv2D__parameterized5__GB1__2               |           1|        98|
|73    |Conv2D__parameterized5__GB5__2               |           1|         3|
|74    |BatchNorm_se__15                             |           1|         3|
|75    |Conv2D__parameterized6__GB2__2               |           1|       114|
|76    |Conv2D__parameterized6__GB3__2               |           1|        96|
|77    |Conv2D__parameterized6__GB4__2               |           1|        63|
|78    |Conv2D__parameterized6__GB6__2               |           1|         2|
|79    |BatchNorm_se__16                             |           1|      1830|
|80    |SE_module__parameterized2__GCBM4__2          |           1|        30|
|81    |SE_module__parameterized2__GCBM5__2          |           1|        71|
|82    |BatchNorm_se__17                             |           1|      1830|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (stage1/gen_se_module.se_inst/pool/FSM_onehot_state_reg[2]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage1/gen_se_module.se_inst/pool/FSM_onehot_state_reg[1]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage1/gen_se_module.se_inst/pool/FSM_onehot_state_reg[0]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage1/bottleneck_core/FSM_sequential_state_reg[1]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage1/bottleneck_core/FSM_sequential_state_reg[0]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage4/gen_se_module.se_inst/pool/FSM_onehot_state_reg[2]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage4/gen_se_module.se_inst/pool/FSM_onehot_state_reg[1]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage4/gen_se_module.se_inst/pool/FSM_onehot_state_reg[0]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage5/gen_se_module.se_inst/pool/FSM_onehot_state_reg[2]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage5/gen_se_module.se_inst/pool/FSM_onehot_state_reg[1]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage5/gen_se_module.se_inst/pool/FSM_onehot_state_reg[0]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage5/bottleneck_core/FSM_sequential_state_reg[1]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage5/bottleneck_core/FSM_sequential_state_reg[0]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage6/gen_se_module.se_inst/pool/FSM_onehot_state_reg[2]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage6/gen_se_module.se_inst/pool/FSM_onehot_state_reg[1]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage6/gen_se_module.se_inst/pool/FSM_onehot_state_reg[0]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage7/gen_se_module.se_inst/pool/FSM_onehot_state_reg[2]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage7/gen_se_module.se_inst/pool/FSM_onehot_state_reg[1]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage7/gen_se_module.se_inst/pool/FSM_onehot_state_reg[0]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage8/gen_se_module.se_inst/pool/FSM_onehot_state_reg[2]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage8/gen_se_module.se_inst/pool/FSM_onehot_state_reg[1]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage8/gen_se_module.se_inst/pool/FSM_onehot_state_reg[0]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage8/bottleneck_core/FSM_sequential_state_reg[1]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage8/bottleneck_core/FSM_sequential_state_reg[0]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage9/gen_se_module.se_inst/pool/FSM_onehot_state_reg[2]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage9/gen_se_module.se_inst/pool/FSM_onehot_state_reg[1]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage9/gen_se_module.se_inst/pool/FSM_onehot_state_reg[0]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage10/gen_se_module.se_inst/pool/FSM_onehot_state_reg[2]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage10/gen_se_module.se_inst/pool/FSM_onehot_state_reg[1]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage10/gen_se_module.se_inst/pool/FSM_onehot_state_reg[0]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage10/bottleneck_core/FSM_sequential_state_reg[1]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
WARNING: [Synth 8-3332] Sequential element (stage10/bottleneck_core/FSM_sequential_state_reg[0]) is unused and will be removed from module BottleNeck_11Stage_Sequential_Optimized.
INFO: [Synth 8-7053] The timing for the instance adapter_inst/acc_to_bn_buffer_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance adapter_inst/acc_to_bn_buffer_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance adapter_inst/acc_to_bn_buffer_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance adapter_inst/acc_to_bn_buffer_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance adapter_inst/acc_to_bn_buffer_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance adapter_inst/acc_to_bn_buffer_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance adapter_inst/acc_to_bn_buffer_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance adapter_inst/acc_to_bn_buffer_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance adapter_inst/bn_to_final_buffer_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance adapter_inst/bn_to_final_buffer_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance adapter_inst/bn_to_final_buffer_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance adapter_inst/bn_to_final_buffer_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-6064] Net acc_to_bn_buffer is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:35 ; elapsed = 00:12:24 . Memory (MB): peak = 2856.594 ; gain = 2381.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:35 ; elapsed = 00:12:24 . Memory (MB): peak = 2856.594 ; gain = 2381.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       53|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:36 ; elapsed = 00:12:25 . Memory (MB): peak = 2856.594 ; gain = 2381.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:36 ; elapsed = 00:12:25 . Memory (MB): peak = 2856.594 ; gain = 2381.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:36 ; elapsed = 00:12:25 . Memory (MB): peak = 2856.594 ; gain = 2381.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:36 ; elapsed = 00:12:26 . Memory (MB): peak = 2856.594 ; gain = 2381.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|final_layer_top | hswish2_inst/valid_out_reg              | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|final_layer_top | hswish1_inst/valid_out_reg              | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|accelerator     | convolver_inst/line_buffer_reg[224][15] | 224    | 16    | YES          | NO                 | YES               | 0      | 112     | 
+----------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   259|
|3     |DSP48E1  |    19|
|4     |LUT1     |   131|
|5     |LUT2     |   865|
|6     |LUT3     |   395|
|7     |LUT4     |   705|
|8     |LUT5     |   578|
|9     |LUT6     |  6100|
|10    |MUXF7    |  2330|
|11    |MUXF8    |  1070|
|12    |RAM32M   |    10|
|13    |RAM64M   |    23|
|14    |RAM64X1D |     6|
|15    |RAMB36E1 |    12|
|16    |SRL16E   |     2|
|17    |SRLC32E  |   112|
|18    |FDRE     | 24061|
|19    |FDSE     |    87|
|20    |IBUF     |    35|
|21    |OBUF     |   327|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+----------------------------------------+------+
|      |Instance           |Module                                  |Cells |
+------+-------------------+----------------------------------------+------+
|1     |top                |                                        | 37128|
|2     |  bottleneck_inst  |BottleNeck_11Stage_Sequential_Optimized |     0|
|3     |  final_layer_inst |final_layer_top                         | 30316|
|4     |    bn1_inst       |batchnorm__parameterized0               |  4177|
|5     |    bn2_inst       |batchnorm1d                             |  8192|
|6     |    hswish1_inst   |hswish                                  |   402|
|7     |    hswish2_inst   |hswish_0                                |   472|
|8     |    linear1_inst   |linear_external_weights                 |  4066|
|9     |    linear2_inst   |linear_external_weights__parameterized0 |  1941|
|10    |    pw_conv_inst   |pointwise_conv                          |   248|
|11    |  accelerator_inst |accelerator                             |  4941|
|12    |    bn             |batchnorm                               |   128|
|13    |    convolver_inst |convolver                               |  1793|
|14    |    hswish_inst    |HSwish                                  |   295|
|15    |  adapter_inst     |interface_adapter                       |   526|
|16    |  dsp_mgr_inst     |dsp_resource_manager                    |    43|
|17    |  weight_mgr_inst  |weight_memory_manager                   |   231|
+------+-------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:36 ; elapsed = 00:12:26 . Memory (MB): peak = 2856.594 ; gain = 2381.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 44306 critical warnings and 9611 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:11:36 ; elapsed = 00:12:26 . Memory (MB): peak = 2856.594 ; gain = 2381.973
Synthesis Optimization Complete : Time (s): cpu = 00:11:36 ; elapsed = 00:12:26 . Memory (MB): peak = 2856.594 ; gain = 2381.973
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 2856.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3729 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2856.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM64M => RAM64M (RAMD64E(x4)): 23 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
734 Infos, 307 Warnings, 200 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:12:06 ; elapsed = 00:12:59 . Memory (MB): peak = 2856.594 ; gain = 2406.867
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2856.594 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/AhmedAli/Documents/GP- Chest X Ray/chest X Ray/chest X Ray.runs/synth_1/chest_xray_classifier_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file chest_xray_classifier_top_utilization_synth.rpt -pb chest_xray_classifier_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul 12 11:28:41 2025...
