
PingBoard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002f9a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000003e  00802000  00002f9a  0000302e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000320  0080203e  0080203e  0000306c  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000306c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  000030c8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000004e8  00000000  00000000  0000310c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000106bb  00000000  00000000  000035f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000051b0  00000000  00000000  00013caf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00008ddf  00000000  00000000  00018e5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000017c4  00000000  00000000  00021c40  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00032b4f  00000000  00000000  00023404  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000079c7  00000000  00000000  00055f53  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000005e8  00000000  00000000  0005d91a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000c497  00000000  00000000  0005df02  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	46 c2       	rjmp	.+1164   	; 0x48e <__ctors_end>
       2:	00 00       	nop
       4:	65 c2       	rjmp	.+1226   	; 0x4d0 <__bad_interrupt>
       6:	00 00       	nop
       8:	63 c2       	rjmp	.+1222   	; 0x4d0 <__bad_interrupt>
       a:	00 00       	nop
       c:	61 c2       	rjmp	.+1218   	; 0x4d0 <__bad_interrupt>
       e:	00 00       	nop
      10:	5f c2       	rjmp	.+1214   	; 0x4d0 <__bad_interrupt>
      12:	00 00       	nop
      14:	5d c2       	rjmp	.+1210   	; 0x4d0 <__bad_interrupt>
      16:	00 00       	nop
      18:	5b c2       	rjmp	.+1206   	; 0x4d0 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	59 c2       	rjmp	.+1202   	; 0x4d0 <__bad_interrupt>
      1e:	00 00       	nop
      20:	57 c2       	rjmp	.+1198   	; 0x4d0 <__bad_interrupt>
      22:	00 00       	nop
      24:	55 c2       	rjmp	.+1194   	; 0x4d0 <__bad_interrupt>
      26:	00 00       	nop
      28:	53 c2       	rjmp	.+1190   	; 0x4d0 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	0c 94 93 0c 	jmp	0x1926	; 0x1926 <__vector_11>
      30:	4f c2       	rjmp	.+1182   	; 0x4d0 <__bad_interrupt>
      32:	00 00       	nop
      34:	4d c2       	rjmp	.+1178   	; 0x4d0 <__bad_interrupt>
      36:	00 00       	nop
      38:	62 c5       	rjmp	.+2756   	; 0xafe <__vector_14>
      3a:	00 00       	nop
      3c:	8d c5       	rjmp	.+2842   	; 0xb58 <__vector_15>
      3e:	00 00       	nop
      40:	b8 c5       	rjmp	.+2928   	; 0xbb2 <__vector_16>
      42:	00 00       	nop
      44:	e3 c5       	rjmp	.+3014   	; 0xc0c <__vector_17>
      46:	00 00       	nop
      48:	0e c6       	rjmp	.+3100   	; 0xc66 <__vector_18>
      4a:	00 00       	nop
      4c:	39 c6       	rjmp	.+3186   	; 0xcc0 <__vector_19>
      4e:	00 00       	nop
      50:	64 c6       	rjmp	.+3272   	; 0xd1a <__vector_20>
      52:	00 00       	nop
      54:	8f c6       	rjmp	.+3358   	; 0xd74 <__vector_21>
      56:	00 00       	nop
      58:	ba c6       	rjmp	.+3444   	; 0xdce <__vector_22>
      5a:	00 00       	nop
      5c:	e5 c6       	rjmp	.+3530   	; 0xe28 <__vector_23>
      5e:	00 00       	nop
      60:	37 c2       	rjmp	.+1134   	; 0x4d0 <__bad_interrupt>
      62:	00 00       	nop
      64:	35 c2       	rjmp	.+1130   	; 0x4d0 <__bad_interrupt>
      66:	00 00       	nop
      68:	33 c2       	rjmp	.+1126   	; 0x4d0 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	31 c2       	rjmp	.+1122   	; 0x4d0 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2f c2       	rjmp	.+1118   	; 0x4d0 <__bad_interrupt>
      72:	00 00       	nop
      74:	2d c2       	rjmp	.+1114   	; 0x4d0 <__bad_interrupt>
      76:	00 00       	nop
      78:	2b c2       	rjmp	.+1110   	; 0x4d0 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	29 c2       	rjmp	.+1106   	; 0x4d0 <__bad_interrupt>
      7e:	00 00       	nop
      80:	27 c2       	rjmp	.+1102   	; 0x4d0 <__bad_interrupt>
      82:	00 00       	nop
      84:	25 c2       	rjmp	.+1098   	; 0x4d0 <__bad_interrupt>
      86:	00 00       	nop
      88:	23 c2       	rjmp	.+1094   	; 0x4d0 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	21 c2       	rjmp	.+1090   	; 0x4d0 <__bad_interrupt>
      8e:	00 00       	nop
      90:	1f c2       	rjmp	.+1086   	; 0x4d0 <__bad_interrupt>
      92:	00 00       	nop
      94:	1d c2       	rjmp	.+1082   	; 0x4d0 <__bad_interrupt>
      96:	00 00       	nop
      98:	1b c2       	rjmp	.+1078   	; 0x4d0 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	19 c2       	rjmp	.+1074   	; 0x4d0 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	17 c2       	rjmp	.+1070   	; 0x4d0 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	15 c2       	rjmp	.+1066   	; 0x4d0 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	13 c2       	rjmp	.+1062   	; 0x4d0 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	11 c2       	rjmp	.+1058   	; 0x4d0 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	0f c2       	rjmp	.+1054   	; 0x4d0 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	0d c2       	rjmp	.+1050   	; 0x4d0 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	0b c2       	rjmp	.+1046   	; 0x4d0 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 03 09 	jmp	0x1206	; 0x1206 <__vector_47>
      c0:	0c 94 30 09 	jmp	0x1260	; 0x1260 <__vector_48>
      c4:	0c 94 5d 09 	jmp	0x12ba	; 0x12ba <__vector_49>
      c8:	0c 94 8a 09 	jmp	0x1314	; 0x1314 <__vector_50>
      cc:	0c 94 b7 09 	jmp	0x136e	; 0x136e <__vector_51>
      d0:	0c 94 e4 09 	jmp	0x13c8	; 0x13c8 <__vector_52>
      d4:	0c 94 11 0a 	jmp	0x1422	; 0x1422 <__vector_53>
      d8:	0c 94 3e 0a 	jmp	0x147c	; 0x147c <__vector_54>
      dc:	0c 94 6b 0a 	jmp	0x14d6	; 0x14d6 <__vector_55>
      e0:	0c 94 98 0a 	jmp	0x1530	; 0x1530 <__vector_56>
      e4:	f5 c1       	rjmp	.+1002   	; 0x4d0 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	f3 c1       	rjmp	.+998    	; 0x4d0 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	f1 c1       	rjmp	.+994    	; 0x4d0 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	ef c1       	rjmp	.+990    	; 0x4d0 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	ed c1       	rjmp	.+986    	; 0x4d0 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	eb c1       	rjmp	.+982    	; 0x4d0 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	e9 c1       	rjmp	.+978    	; 0x4d0 <__bad_interrupt>
      fe:	00 00       	nop
     100:	e7 c1       	rjmp	.+974    	; 0x4d0 <__bad_interrupt>
     102:	00 00       	nop
     104:	e5 c1       	rjmp	.+970    	; 0x4d0 <__bad_interrupt>
     106:	00 00       	nop
     108:	e3 c1       	rjmp	.+966    	; 0x4d0 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	e1 c1       	rjmp	.+962    	; 0x4d0 <__bad_interrupt>
     10e:	00 00       	nop
     110:	df c1       	rjmp	.+958    	; 0x4d0 <__bad_interrupt>
     112:	00 00       	nop
     114:	dd c1       	rjmp	.+954    	; 0x4d0 <__bad_interrupt>
     116:	00 00       	nop
     118:	db c1       	rjmp	.+950    	; 0x4d0 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	d9 c1       	rjmp	.+946    	; 0x4d0 <__bad_interrupt>
     11e:	00 00       	nop
     120:	d7 c1       	rjmp	.+942    	; 0x4d0 <__bad_interrupt>
     122:	00 00       	nop
     124:	d5 c1       	rjmp	.+938    	; 0x4d0 <__bad_interrupt>
     126:	00 00       	nop
     128:	d3 c1       	rjmp	.+934    	; 0x4d0 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	d1 c1       	rjmp	.+930    	; 0x4d0 <__bad_interrupt>
     12e:	00 00       	nop
     130:	cf c1       	rjmp	.+926    	; 0x4d0 <__bad_interrupt>
     132:	00 00       	nop
     134:	a6 c6       	rjmp	.+3404   	; 0xe82 <__vector_77>
     136:	00 00       	nop
     138:	d1 c6       	rjmp	.+3490   	; 0xedc <__vector_78>
     13a:	00 00       	nop
     13c:	fc c6       	rjmp	.+3576   	; 0xf36 <__vector_79>
     13e:	00 00       	nop
     140:	27 c7       	rjmp	.+3662   	; 0xf90 <__vector_80>
     142:	00 00       	nop
     144:	52 c7       	rjmp	.+3748   	; 0xfea <__vector_81>
     146:	00 00       	nop
     148:	7d c7       	rjmp	.+3834   	; 0x1044 <__vector_82>
     14a:	00 00       	nop
     14c:	a8 c7       	rjmp	.+3920   	; 0x109e <__vector_83>
     14e:	00 00       	nop
     150:	d3 c7       	rjmp	.+4006   	; 0x10f8 <__vector_84>
     152:	00 00       	nop
     154:	fe c7       	rjmp	.+4092   	; 0x1152 <__vector_85>
     156:	00 00       	nop
     158:	0c 94 d6 08 	jmp	0x11ac	; 0x11ac <__vector_86>
     15c:	b9 c1       	rjmp	.+882    	; 0x4d0 <__bad_interrupt>
     15e:	00 00       	nop
     160:	b7 c1       	rjmp	.+878    	; 0x4d0 <__bad_interrupt>
     162:	00 00       	nop
     164:	b5 c1       	rjmp	.+874    	; 0x4d0 <__bad_interrupt>
     166:	00 00       	nop
     168:	b3 c1       	rjmp	.+870    	; 0x4d0 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	b1 c1       	rjmp	.+866    	; 0x4d0 <__bad_interrupt>
     16e:	00 00       	nop
     170:	af c1       	rjmp	.+862    	; 0x4d0 <__bad_interrupt>
     172:	00 00       	nop
     174:	ad c1       	rjmp	.+858    	; 0x4d0 <__bad_interrupt>
     176:	00 00       	nop
     178:	ab c1       	rjmp	.+854    	; 0x4d0 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	a9 c1       	rjmp	.+850    	; 0x4d0 <__bad_interrupt>
     17e:	00 00       	nop
     180:	a7 c1       	rjmp	.+846    	; 0x4d0 <__bad_interrupt>
     182:	00 00       	nop
     184:	a5 c1       	rjmp	.+842    	; 0x4d0 <__bad_interrupt>
     186:	00 00       	nop
     188:	a3 c1       	rjmp	.+838    	; 0x4d0 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	a1 c1       	rjmp	.+834    	; 0x4d0 <__bad_interrupt>
     18e:	00 00       	nop
     190:	9f c1       	rjmp	.+830    	; 0x4d0 <__bad_interrupt>
     192:	00 00       	nop
     194:	9d c1       	rjmp	.+826    	; 0x4d0 <__bad_interrupt>
     196:	00 00       	nop
     198:	9b c1       	rjmp	.+822    	; 0x4d0 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	99 c1       	rjmp	.+818    	; 0x4d0 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	97 c1       	rjmp	.+814    	; 0x4d0 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	95 c1       	rjmp	.+810    	; 0x4d0 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	93 c1       	rjmp	.+806    	; 0x4d0 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	91 c1       	rjmp	.+802    	; 0x4d0 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	0c 94 c5 0a 	jmp	0x158a	; 0x158a <__vector_108>
     1b4:	0c 94 f2 0a 	jmp	0x15e4	; 0x15e4 <__vector_109>
     1b8:	0c 94 1f 0b 	jmp	0x163e	; 0x163e <__vector_110>
     1bc:	0c 94 4c 0b 	jmp	0x1698	; 0x1698 <__vector_111>
     1c0:	0c 94 79 0b 	jmp	0x16f2	; 0x16f2 <__vector_112>
     1c4:	0c 94 a6 0b 	jmp	0x174c	; 0x174c <__vector_113>
     1c8:	83 c1       	rjmp	.+774    	; 0x4d0 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	81 c1       	rjmp	.+770    	; 0x4d0 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	7f c1       	rjmp	.+766    	; 0x4d0 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	7d c1       	rjmp	.+762    	; 0x4d0 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	7b c1       	rjmp	.+758    	; 0x4d0 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	79 c1       	rjmp	.+754    	; 0x4d0 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	77 c1       	rjmp	.+750    	; 0x4d0 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	75 c1       	rjmp	.+746    	; 0x4d0 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	73 c1       	rjmp	.+742    	; 0x4d0 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	71 c1       	rjmp	.+738    	; 0x4d0 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	6f c1       	rjmp	.+734    	; 0x4d0 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	6d c1       	rjmp	.+730    	; 0x4d0 <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	6b c1       	rjmp	.+726    	; 0x4d0 <__bad_interrupt>
	...

000001fc <__trampolines_end>:
     1fc:	00 00       	nop
     1fe:	00 00       	nop
     200:	00 00       	nop
     202:	00 20       	and	r0, r0
     204:	20 20       	and	r2, r0
     206:	20 20       	and	r2, r0
     208:	00 20       	and	r0, r0
     20a:	50 50       	subi	r21, 0x00	; 0
     20c:	50 00       	.word	0x0050	; ????
     20e:	00 00       	nop
     210:	00 50       	subi	r16, 0x00	; 0
     212:	50 f8       	bld	r5, 0
     214:	50 f8       	bld	r5, 0
     216:	50 50       	subi	r21, 0x00	; 0
     218:	20 78       	andi	r18, 0x80	; 128
     21a:	a0 70       	andi	r26, 0x00	; 0
     21c:	28 f0       	brcs	.+10     	; 0x228 <__trampolines_end+0x2c>
     21e:	20 c0       	rjmp	.+64     	; 0x260 <__trampolines_end+0x64>
     220:	c8 10       	cpse	r12, r8
     222:	20 40       	sbci	r18, 0x00	; 0
     224:	98 18       	sub	r9, r8
     226:	60 90 a0 40 	lds	r6, 0x40A0	; 0x8040a0 <__bss_end+0x1d42>
     22a:	a8 90       	.word	0x90a8	; ????
     22c:	68 60       	ori	r22, 0x08	; 8
     22e:	20 40       	sbci	r18, 0x00	; 0
     230:	00 00       	nop
     232:	00 00       	nop
     234:	10 20       	and	r1, r0
     236:	40 40       	sbci	r20, 0x00	; 0
     238:	40 20       	and	r4, r0
     23a:	10 40       	sbci	r17, 0x00	; 0
     23c:	20 10       	cpse	r2, r0
     23e:	10 10       	cpse	r1, r0
     240:	20 40       	sbci	r18, 0x00	; 0
     242:	00 50       	subi	r16, 0x00	; 0
     244:	20 f8       	bld	r2, 0
     246:	20 50       	subi	r18, 0x00	; 0
     248:	00 00       	nop
     24a:	20 20       	and	r2, r0
     24c:	f8 20       	and	r15, r8
     24e:	20 00       	.word	0x0020	; ????
     250:	00 00       	nop
     252:	00 00       	nop
     254:	60 20       	and	r6, r0
     256:	40 00       	.word	0x0040	; ????
     258:	00 00       	nop
     25a:	f8 00       	.word	0x00f8	; ????
     25c:	00 00       	nop
     25e:	00 00       	nop
     260:	00 00       	nop
     262:	00 60       	ori	r16, 0x00	; 0
     264:	60 00       	.word	0x0060	; ????
     266:	08 10       	cpse	r0, r8
     268:	20 40       	sbci	r18, 0x00	; 0
     26a:	80 00       	.word	0x0080	; ????
     26c:	70 88       	ldd	r7, Z+16	; 0x10
     26e:	98 a8       	ldd	r9, Y+48	; 0x30
     270:	c8 88       	ldd	r12, Y+16	; 0x10
     272:	70 20       	and	r7, r0
     274:	60 20       	and	r6, r0
     276:	20 20       	and	r2, r0
     278:	20 70       	andi	r18, 0x00	; 0
     27a:	70 88       	ldd	r7, Z+16	; 0x10
     27c:	08 10       	cpse	r0, r8
     27e:	20 40       	sbci	r18, 0x00	; 0
     280:	f8 f8       	.word	0xf8f8	; ????
     282:	10 20       	and	r1, r0
     284:	10 08       	sbc	r1, r0
     286:	88 70       	andi	r24, 0x08	; 8
     288:	10 30       	cpi	r17, 0x00	; 0
     28a:	50 90 f8 10 	lds	r5, 0x10F8	; 0x8010f8 <__TEXT_REGION_LENGTH__+0x7010f8>
     28e:	10 f8       	bld	r1, 0
     290:	80 f0       	brcs	.+32     	; 0x2b2 <__trampolines_end+0xb6>
     292:	08 08       	sbc	r0, r8
     294:	88 70       	andi	r24, 0x08	; 8
     296:	30 40       	sbci	r19, 0x00	; 0
     298:	80 f0       	brcs	.+32     	; 0x2ba <__trampolines_end+0xbe>
     29a:	88 88       	ldd	r8, Y+16	; 0x10
     29c:	70 f8       	bld	r7, 0
     29e:	08 10       	cpse	r0, r8
     2a0:	20 40       	sbci	r18, 0x00	; 0
     2a2:	40 40       	sbci	r20, 0x00	; 0
     2a4:	70 88       	ldd	r7, Z+16	; 0x10
     2a6:	88 70       	andi	r24, 0x08	; 8
     2a8:	88 88       	ldd	r8, Y+16	; 0x10
     2aa:	70 70       	andi	r23, 0x00	; 0
     2ac:	88 88       	ldd	r8, Y+16	; 0x10
     2ae:	78 08       	sbc	r7, r8
     2b0:	10 60       	ori	r17, 0x00	; 0
     2b2:	00 60       	ori	r16, 0x00	; 0
     2b4:	60 00       	.word	0x0060	; ????
     2b6:	60 60       	ori	r22, 0x00	; 0
     2b8:	00 00       	nop
     2ba:	60 60       	ori	r22, 0x00	; 0
     2bc:	00 60       	ori	r16, 0x00	; 0
     2be:	20 40       	sbci	r18, 0x00	; 0
     2c0:	08 10       	cpse	r0, r8
     2c2:	20 40       	sbci	r18, 0x00	; 0
     2c4:	20 10       	cpse	r2, r0
     2c6:	08 00       	.word	0x0008	; ????
     2c8:	00 f8       	bld	r0, 0
     2ca:	00 f8       	bld	r0, 0
     2cc:	00 00       	nop
     2ce:	80 40       	sbci	r24, 0x00	; 0
     2d0:	20 10       	cpse	r2, r0
     2d2:	20 40       	sbci	r18, 0x00	; 0
     2d4:	80 70       	andi	r24, 0x00	; 0
     2d6:	88 08       	sbc	r8, r8
     2d8:	10 20       	and	r1, r0
     2da:	00 20       	and	r0, r0
     2dc:	70 88       	ldd	r7, Z+16	; 0x10
     2de:	08 68       	ori	r16, 0x88	; 136
     2e0:	a8 a8       	ldd	r10, Y+48	; 0x30
     2e2:	70 70       	andi	r23, 0x00	; 0
     2e4:	88 88       	ldd	r8, Y+16	; 0x10
     2e6:	88 f8       	.word	0xf888	; ????
     2e8:	88 88       	ldd	r8, Y+16	; 0x10
     2ea:	f0 88       	ldd	r15, Z+16	; 0x10
     2ec:	88 f0       	brcs	.+34     	; 0x310 <__trampolines_end+0x114>
     2ee:	88 88       	ldd	r8, Y+16	; 0x10
     2f0:	f0 70       	andi	r31, 0x00	; 0
     2f2:	88 80       	ld	r8, Y
     2f4:	80 80       	ld	r8, Z
     2f6:	88 70       	andi	r24, 0x08	; 8
     2f8:	e0 90 88 88 	lds	r14, 0x8888	; 0x808888 <__bss_end+0x652a>
     2fc:	88 90       	.word	0x9088	; ????
     2fe:	e0 f8       	bld	r14, 0
     300:	80 80       	ld	r8, Z
     302:	f0 80       	ld	r15, Z
     304:	80 f8       	bld	r8, 0
     306:	f8 80       	ld	r15, Y
     308:	80 e0       	ldi	r24, 0x00	; 0
     30a:	80 80       	ld	r8, Z
     30c:	80 70       	andi	r24, 0x00	; 0
     30e:	88 80       	ld	r8, Y
     310:	80 98       	cbi	0x10, 0	; 16
     312:	88 70       	andi	r24, 0x08	; 8
     314:	88 88       	ldd	r8, Y+16	; 0x10
     316:	88 f8       	.word	0xf888	; ????
     318:	88 88       	ldd	r8, Y+16	; 0x10
     31a:	88 70       	andi	r24, 0x08	; 8
     31c:	20 20       	and	r2, r0
     31e:	20 20       	and	r2, r0
     320:	20 70       	andi	r18, 0x00	; 0
     322:	38 10       	cpse	r3, r8
     324:	10 10       	cpse	r1, r0
     326:	10 90 60 88 	lds	r1, 0x8860	; 0x808860 <__bss_end+0x6502>
     32a:	90 a0       	ldd	r9, Z+32	; 0x20
     32c:	c0 a0       	ldd	r12, Z+32	; 0x20
     32e:	90 88       	ldd	r9, Z+16	; 0x10
     330:	80 80       	ld	r8, Z
     332:	80 80       	ld	r8, Z
     334:	80 80       	ld	r8, Z
     336:	f8 88       	ldd	r15, Y+16	; 0x10
     338:	d8 a8       	ldd	r13, Y+48	; 0x30
     33a:	88 88       	ldd	r8, Y+16	; 0x10
     33c:	88 88       	ldd	r8, Y+16	; 0x10
     33e:	88 88       	ldd	r8, Y+16	; 0x10
     340:	c8 a8       	ldd	r12, Y+48	; 0x30
     342:	98 88       	ldd	r9, Y+16	; 0x10
     344:	88 70       	andi	r24, 0x08	; 8
     346:	88 88       	ldd	r8, Y+16	; 0x10
     348:	88 88       	ldd	r8, Y+16	; 0x10
     34a:	88 70       	andi	r24, 0x08	; 8
     34c:	f0 88       	ldd	r15, Z+16	; 0x10
     34e:	88 f0       	brcs	.+34     	; 0x372 <__trampolines_end+0x176>
     350:	80 80       	ld	r8, Z
     352:	80 70       	andi	r24, 0x00	; 0
     354:	88 88       	ldd	r8, Y+16	; 0x10
     356:	88 a8       	ldd	r8, Y+48	; 0x30
     358:	90 68       	ori	r25, 0x80	; 128
     35a:	f0 88       	ldd	r15, Z+16	; 0x10
     35c:	88 f0       	brcs	.+34     	; 0x380 <__trampolines_end+0x184>
     35e:	a0 90 88 78 	lds	r10, 0x7888	; 0x807888 <__bss_end+0x552a>
     362:	80 80       	ld	r8, Z
     364:	70 08       	sbc	r7, r0
     366:	08 f0       	brcs	.+2      	; 0x36a <__trampolines_end+0x16e>
     368:	f8 20       	and	r15, r8
     36a:	20 20       	and	r2, r0
     36c:	20 20       	and	r2, r0
     36e:	20 88       	ldd	r2, Z+16	; 0x10
     370:	88 88       	ldd	r8, Y+16	; 0x10
     372:	88 88       	ldd	r8, Y+16	; 0x10
     374:	88 70       	andi	r24, 0x08	; 8
     376:	88 88       	ldd	r8, Y+16	; 0x10
     378:	88 88       	ldd	r8, Y+16	; 0x10
     37a:	88 50       	subi	r24, 0x08	; 8
     37c:	20 88       	ldd	r2, Z+16	; 0x10
     37e:	88 88       	ldd	r8, Y+16	; 0x10
     380:	a8 a8       	ldd	r10, Y+48	; 0x30
     382:	d8 88       	ldd	r13, Y+16	; 0x10
     384:	88 88       	ldd	r8, Y+16	; 0x10
     386:	50 20       	and	r5, r0
     388:	50 88       	ldd	r5, Z+16	; 0x10
     38a:	88 88       	ldd	r8, Y+16	; 0x10
     38c:	88 50       	subi	r24, 0x08	; 8
     38e:	20 20       	and	r2, r0
     390:	20 20       	and	r2, r0
     392:	f8 08       	sbc	r15, r8
     394:	10 20       	and	r1, r0
     396:	40 80       	ld	r4, Z
     398:	f8 38       	cpi	r31, 0x88	; 136
     39a:	20 20       	and	r2, r0
     39c:	20 20       	and	r2, r0
     39e:	20 38       	cpi	r18, 0x80	; 128
     3a0:	00 80       	ld	r0, Z
     3a2:	40 20       	and	r4, r0
     3a4:	10 08       	sbc	r1, r0
     3a6:	00 e0       	ldi	r16, 0x00	; 0
     3a8:	20 20       	and	r2, r0
     3aa:	20 20       	and	r2, r0
     3ac:	20 e0       	ldi	r18, 0x00	; 0
     3ae:	20 50       	subi	r18, 0x00	; 0
     3b0:	88 00       	.word	0x0088	; ????
	...
     3ba:	00 f8       	bld	r0, 0
     3bc:	40 20       	and	r4, r0
     3be:	10 00       	.word	0x0010	; ????
     3c0:	00 00       	nop
     3c2:	00 00       	nop
     3c4:	00 70       	andi	r16, 0x00	; 0
     3c6:	08 78       	andi	r16, 0x88	; 136
     3c8:	88 78       	andi	r24, 0x88	; 136
     3ca:	80 80       	ld	r8, Z
     3cc:	b0 c8       	rjmp	.-3744   	; 0xfffff52e <__eeprom_end+0xff7ef52e>
     3ce:	88 88       	ldd	r8, Y+16	; 0x10
     3d0:	f0 00       	.word	0x00f0	; ????
     3d2:	00 70       	andi	r16, 0x00	; 0
     3d4:	80 80       	ld	r8, Z
     3d6:	88 70       	andi	r24, 0x08	; 8
     3d8:	08 08       	sbc	r0, r8
     3da:	68 98       	cbi	0x0d, 0	; 13
     3dc:	88 88       	ldd	r8, Y+16	; 0x10
     3de:	78 00       	.word	0x0078	; ????
     3e0:	00 70       	andi	r16, 0x00	; 0
     3e2:	88 f8       	.word	0xf888	; ????
     3e4:	80 70       	andi	r24, 0x00	; 0
     3e6:	30 48       	sbci	r19, 0x80	; 128
     3e8:	40 e0       	ldi	r20, 0x00	; 0
     3ea:	40 40       	sbci	r20, 0x00	; 0
     3ec:	40 00       	.word	0x0040	; ????
     3ee:	00 78       	andi	r16, 0x80	; 128
     3f0:	88 78       	andi	r24, 0x88	; 136
     3f2:	08 30       	cpi	r16, 0x08	; 8
     3f4:	80 80       	ld	r8, Z
     3f6:	b0 c8       	rjmp	.-3744   	; 0xfffff558 <__eeprom_end+0xff7ef558>
     3f8:	88 88       	ldd	r8, Y+16	; 0x10
     3fa:	88 20       	and	r8, r8
     3fc:	00 60       	ori	r16, 0x00	; 0
     3fe:	20 20       	and	r2, r0
     400:	20 70       	andi	r18, 0x00	; 0
     402:	10 00       	.word	0x0010	; ????
     404:	30 10       	cpse	r3, r0
     406:	10 90 60 40 	lds	r1, 0x4060	; 0x804060 <__bss_end+0x1d02>
     40a:	40 48       	sbci	r20, 0x80	; 128
     40c:	50 60       	ori	r21, 0x00	; 0
     40e:	50 48       	sbci	r21, 0x80	; 128
     410:	60 20       	and	r6, r0
     412:	20 20       	and	r2, r0
     414:	20 20       	and	r2, r0
     416:	70 00       	.word	0x0070	; ????
     418:	00 d0       	rcall	.+0      	; 0x41a <__LOCK_REGION_LENGTH__+0x1a>
     41a:	a8 a8       	ldd	r10, Y+48	; 0x30
     41c:	88 88       	ldd	r8, Y+16	; 0x10
     41e:	00 00       	nop
     420:	b0 c8       	rjmp	.-3744   	; 0xfffff582 <__eeprom_end+0xff7ef582>
     422:	88 88       	ldd	r8, Y+16	; 0x10
     424:	88 00       	.word	0x0088	; ????
     426:	00 70       	andi	r16, 0x00	; 0
     428:	88 88       	ldd	r8, Y+16	; 0x10
     42a:	88 70       	andi	r24, 0x08	; 8
     42c:	00 00       	nop
     42e:	f0 88       	ldd	r15, Z+16	; 0x10
     430:	f0 80       	ld	r15, Z
     432:	80 00       	.word	0x0080	; ????
     434:	00 68       	ori	r16, 0x80	; 128
     436:	98 78       	andi	r25, 0x88	; 136
     438:	08 08       	sbc	r0, r8
     43a:	00 00       	nop
     43c:	b0 c8       	rjmp	.-3744   	; 0xfffff59e <__eeprom_end+0xff7ef59e>
     43e:	80 80       	ld	r8, Z
     440:	80 00       	.word	0x0080	; ????
     442:	00 70       	andi	r16, 0x00	; 0
     444:	80 70       	andi	r24, 0x00	; 0
     446:	08 f0       	brcs	.+2      	; 0x44a <__LOCK_REGION_LENGTH__+0x4a>
     448:	40 40       	sbci	r20, 0x00	; 0
     44a:	e0 40       	sbci	r30, 0x00	; 0
     44c:	40 48       	sbci	r20, 0x80	; 128
     44e:	30 00       	.word	0x0030	; ????
     450:	00 88       	ldd	r0, Z+16	; 0x10
     452:	88 88       	ldd	r8, Y+16	; 0x10
     454:	98 68       	ori	r25, 0x88	; 136
     456:	00 00       	nop
     458:	88 88       	ldd	r8, Y+16	; 0x10
     45a:	88 50       	subi	r24, 0x08	; 8
     45c:	20 00       	.word	0x0020	; ????
     45e:	00 88       	ldd	r0, Z+16	; 0x10
     460:	88 a8       	ldd	r8, Y+48	; 0x30
     462:	a8 50       	subi	r26, 0x08	; 8
     464:	00 00       	nop
     466:	88 50       	subi	r24, 0x08	; 8
     468:	20 50       	subi	r18, 0x00	; 0
     46a:	88 00       	.word	0x0088	; ????
     46c:	00 88       	ldd	r0, Z+16	; 0x10
     46e:	88 78       	andi	r24, 0x88	; 136
     470:	08 70       	andi	r16, 0x08	; 8
     472:	00 00       	nop
     474:	f8 10       	cpse	r15, r8
     476:	20 40       	sbci	r18, 0x00	; 0
     478:	f8 10       	cpse	r15, r8
     47a:	20 20       	and	r2, r0
     47c:	40 20       	and	r4, r0
     47e:	20 10       	cpse	r2, r0
     480:	20 20       	and	r2, r0
     482:	20 20       	and	r2, r0
     484:	20 20       	and	r2, r0
     486:	20 40       	sbci	r18, 0x00	; 0
     488:	20 20       	and	r2, r0
     48a:	10 20       	and	r1, r0
     48c:	20 40       	sbci	r18, 0x00	; 0

0000048e <__ctors_end>:
     48e:	11 24       	eor	r1, r1
     490:	1f be       	out	0x3f, r1	; 63
     492:	cf ef       	ldi	r28, 0xFF	; 255
     494:	cd bf       	out	0x3d, r28	; 61
     496:	df e5       	ldi	r29, 0x5F	; 95
     498:	de bf       	out	0x3e, r29	; 62
     49a:	00 e0       	ldi	r16, 0x00	; 0
     49c:	0c bf       	out	0x3c, r16	; 60

0000049e <__do_copy_data>:
     49e:	10 e2       	ldi	r17, 0x20	; 32
     4a0:	a0 e0       	ldi	r26, 0x00	; 0
     4a2:	b0 e2       	ldi	r27, 0x20	; 32
     4a4:	ea e9       	ldi	r30, 0x9A	; 154
     4a6:	ff e2       	ldi	r31, 0x2F	; 47
     4a8:	00 e0       	ldi	r16, 0x00	; 0
     4aa:	0b bf       	out	0x3b, r16	; 59
     4ac:	02 c0       	rjmp	.+4      	; 0x4b2 <__do_copy_data+0x14>
     4ae:	07 90       	elpm	r0, Z+
     4b0:	0d 92       	st	X+, r0
     4b2:	ae 33       	cpi	r26, 0x3E	; 62
     4b4:	b1 07       	cpc	r27, r17
     4b6:	d9 f7       	brne	.-10     	; 0x4ae <__do_copy_data+0x10>

000004b8 <__do_clear_bss>:
     4b8:	23 e2       	ldi	r18, 0x23	; 35
     4ba:	ae e3       	ldi	r26, 0x3E	; 62
     4bc:	b0 e2       	ldi	r27, 0x20	; 32
     4be:	01 c0       	rjmp	.+2      	; 0x4c2 <.do_clear_bss_start>

000004c0 <.do_clear_bss_loop>:
     4c0:	1d 92       	st	X+, r1

000004c2 <.do_clear_bss_start>:
     4c2:	ae 35       	cpi	r26, 0x5E	; 94
     4c4:	b2 07       	cpc	r27, r18
     4c6:	e1 f7       	brne	.-8      	; 0x4c0 <.do_clear_bss_loop>
     4c8:	0e 94 de 13 	call	0x27bc	; 0x27bc <main>
     4cc:	0c 94 cb 17 	jmp	0x2f96	; 0x2f96 <_exit>

000004d0 <__bad_interrupt>:
     4d0:	97 cd       	rjmp	.-1234   	; 0x0 <__vectors>

000004d2 <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
     4d2:	04 c0       	rjmp	.+8      	; 0x4dc <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
     4d4:	61 50       	subi	r22, 0x01	; 1
     4d6:	71 09       	sbc	r23, r1
     4d8:	81 09       	sbc	r24, r1
     4da:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
     4dc:	61 15       	cp	r22, r1
     4de:	71 05       	cpc	r23, r1
     4e0:	81 05       	cpc	r24, r1
     4e2:	91 05       	cpc	r25, r1
     4e4:	b9 f7       	brne	.-18     	; 0x4d4 <__portable_avr_delay_cycles+0x2>
     4e6:	08 95       	ret

000004e8 <st7565r_init>:
 * Call this function to initialize the hardware interface and the LCD
 * controller. When initialization is done the display is turned on and ready
 * to receive data.
 */
void st7565r_init(void)
{
     4e8:	bf 92       	push	r11
     4ea:	cf 92       	push	r12
     4ec:	df 92       	push	r13
     4ee:	ef 92       	push	r14
     4f0:	ff 92       	push	r15
     4f2:	0f 93       	push	r16
     4f4:	1f 93       	push	r17
     4f6:	cf 93       	push	r28
     4f8:	df 93       	push	r29
     4fa:	1f 92       	push	r1
     4fc:	cd b7       	in	r28, 0x3d	; 61
     4fe:	de b7       	in	r29, 0x3e	; 62
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     500:	00 e0       	ldi	r16, 0x00	; 0
     502:	16 e0       	ldi	r17, 0x06	; 6
     504:	68 94       	set
     506:	ff 24       	eor	r15, r15
     508:	f3 f8       	bld	r15, 3
     50a:	f8 01       	movw	r30, r16
     50c:	f6 82       	std	Z+6, r15	; 0x06
 * function, this command will control the RST pin.
 */
static inline void st7565r_hard_reset(void)
{
	ioport_set_pin_low(ST7565R_RESET_PIN);
	delay_us(10);
     50e:	64 e0       	ldi	r22, 0x04	; 4
     510:	70 e0       	ldi	r23, 0x00	; 0
     512:	80 e0       	ldi	r24, 0x00	; 0
     514:	90 e0       	ldi	r25, 0x00	; 0
     516:	dd df       	rcall	.-70     	; 0x4d2 <__portable_avr_delay_cycles>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     518:	f8 01       	movw	r30, r16
     51a:	f5 82       	std	Z+5, r15	; 0x05
	ioport_set_pin_high(ST7565R_RESET_PIN);
	delay_us(10);
     51c:	64 e0       	ldi	r22, 0x04	; 4
     51e:	70 e0       	ldi	r23, 0x00	; 0
     520:	80 e0       	ldi	r24, 0x00	; 0
     522:	90 e0       	ldi	r25, 0x00	; 0
     524:	d6 df       	rcall	.-84     	; 0x4d2 <__portable_avr_delay_cycles>
	spi_flags_t spi_flags = SPI_MODE_3;
	board_spi_select_id_t spi_select_id = 0;
#endif

#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {
     526:	0f 2e       	mov	r0, r31
     528:	fb e2       	ldi	r31, 0x2B	; 43
     52a:	bf 2e       	mov	r11, r31
     52c:	f0 2d       	mov	r31, r0
     52e:	b9 82       	std	Y+1, r11	; 0x01
		.id = ST7565R_CS_PIN,
	};
	usart_spi_init(ST7565R_USART_SPI);
     530:	80 ea       	ldi	r24, 0xA0	; 160
     532:	99 e0       	ldi	r25, 0x09	; 9
     534:	0e 94 05 11 	call	0x220a	; 0x220a <usart_spi_init>
	usart_spi_setup_device(ST7565R_USART_SPI, &device, spi_flags,
     538:	c1 2c       	mov	r12, r1
     53a:	d1 2c       	mov	r13, r1
     53c:	76 01       	movw	r14, r12
     53e:	00 e4       	ldi	r16, 0x40	; 64
     540:	12 e4       	ldi	r17, 0x42	; 66
     542:	2f e0       	ldi	r18, 0x0F	; 15
     544:	30 e0       	ldi	r19, 0x00	; 0
     546:	43 e0       	ldi	r20, 0x03	; 3
     548:	be 01       	movw	r22, r28
     54a:	6f 5f       	subi	r22, 0xFF	; 255
     54c:	7f 4f       	sbci	r23, 0xFF	; 255
     54e:	80 ea       	ldi	r24, 0xA0	; 160
     550:	99 e0       	ldi	r25, 0x09	; 9
     552:	0e 94 34 11 	call	0x2268	; 0x2268 <usart_spi_setup_device>
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     556:	00 e6       	ldi	r16, 0x60	; 96
     558:	16 e0       	ldi	r17, 0x06	; 6
     55a:	ff 24       	eor	r15, r15
     55c:	f3 94       	inc	r15
     55e:	f8 01       	movw	r30, r16
     560:	f6 82       	std	Z+6, r15	; 0x06
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     562:	b9 82       	std	Y+1, r11	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     564:	be 01       	movw	r22, r28
     566:	6f 5f       	subi	r22, 0xFF	; 255
     568:	7f 4f       	sbci	r23, 0xFF	; 255
     56a:	80 ea       	ldi	r24, 0xA0	; 160
     56c:	99 e0       	ldi	r25, 0x09	; 9
     56e:	0e 94 4e 11 	call	0x229c	; 0x229c <usart_spi_select_device>
     572:	f8 01       	movw	r30, r16
     574:	f6 82       	std	Z+6, r15	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     576:	e0 ea       	ldi	r30, 0xA0	; 160
     578:	f9 e0       	ldi	r31, 0x09	; 9
     57a:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     57c:	85 ff       	sbrs	r24, 5
     57e:	fd cf       	rjmp	.-6      	; 0x57a <st7565r_init+0x92>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     580:	80 ea       	ldi	r24, 0xA0	; 160
     582:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     586:	e0 ea       	ldi	r30, 0xA0	; 160
     588:	f9 e0       	ldi	r31, 0x09	; 9
     58a:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     58c:	86 ff       	sbrs	r24, 6
     58e:	fd cf       	rjmp	.-6      	; 0x58a <st7565r_init+0xa2>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     590:	e0 ea       	ldi	r30, 0xA0	; 160
     592:	f9 e0       	ldi	r31, 0x09	; 9
     594:	80 e4       	ldi	r24, 0x40	; 64
     596:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     598:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     59a:	be 01       	movw	r22, r28
     59c:	6f 5f       	subi	r22, 0xFF	; 255
     59e:	7f 4f       	sbci	r23, 0xFF	; 255
     5a0:	80 ea       	ldi	r24, 0xA0	; 160
     5a2:	99 e0       	ldi	r25, 0x09	; 9
     5a4:	0e 94 64 11 	call	0x22c8	; 0x22c8 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     5a8:	8b e2       	ldi	r24, 0x2B	; 43
     5aa:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     5ac:	be 01       	movw	r22, r28
     5ae:	6f 5f       	subi	r22, 0xFF	; 255
     5b0:	7f 4f       	sbci	r23, 0xFF	; 255
     5b2:	80 ea       	ldi	r24, 0xA0	; 160
     5b4:	99 e0       	ldi	r25, 0x09	; 9
     5b6:	0e 94 4e 11 	call	0x229c	; 0x229c <usart_spi_select_device>
     5ba:	81 e0       	ldi	r24, 0x01	; 1
     5bc:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     5c0:	e0 ea       	ldi	r30, 0xA0	; 160
     5c2:	f9 e0       	ldi	r31, 0x09	; 9
     5c4:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     5c6:	85 ff       	sbrs	r24, 5
     5c8:	fd cf       	rjmp	.-6      	; 0x5c4 <st7565r_init+0xdc>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     5ca:	86 ea       	ldi	r24, 0xA6	; 166
     5cc:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     5d0:	e0 ea       	ldi	r30, 0xA0	; 160
     5d2:	f9 e0       	ldi	r31, 0x09	; 9
     5d4:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     5d6:	86 ff       	sbrs	r24, 6
     5d8:	fd cf       	rjmp	.-6      	; 0x5d4 <st7565r_init+0xec>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     5da:	e0 ea       	ldi	r30, 0xA0	; 160
     5dc:	f9 e0       	ldi	r31, 0x09	; 9
     5de:	80 e4       	ldi	r24, 0x40	; 64
     5e0:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     5e2:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     5e4:	be 01       	movw	r22, r28
     5e6:	6f 5f       	subi	r22, 0xFF	; 255
     5e8:	7f 4f       	sbci	r23, 0xFF	; 255
     5ea:	80 ea       	ldi	r24, 0xA0	; 160
     5ec:	99 e0       	ldi	r25, 0x09	; 9
     5ee:	0e 94 64 11 	call	0x22c8	; 0x22c8 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     5f2:	8b e2       	ldi	r24, 0x2B	; 43
     5f4:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     5f6:	be 01       	movw	r22, r28
     5f8:	6f 5f       	subi	r22, 0xFF	; 255
     5fa:	7f 4f       	sbci	r23, 0xFF	; 255
     5fc:	80 ea       	ldi	r24, 0xA0	; 160
     5fe:	99 e0       	ldi	r25, 0x09	; 9
     600:	0e 94 4e 11 	call	0x229c	; 0x229c <usart_spi_select_device>
     604:	81 e0       	ldi	r24, 0x01	; 1
     606:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     60a:	e0 ea       	ldi	r30, 0xA0	; 160
     60c:	f9 e0       	ldi	r31, 0x09	; 9
     60e:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     610:	85 ff       	sbrs	r24, 5
     612:	fd cf       	rjmp	.-6      	; 0x60e <st7565r_init+0x126>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     614:	88 ec       	ldi	r24, 0xC8	; 200
     616:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     61a:	e0 ea       	ldi	r30, 0xA0	; 160
     61c:	f9 e0       	ldi	r31, 0x09	; 9
     61e:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     620:	86 ff       	sbrs	r24, 6
     622:	fd cf       	rjmp	.-6      	; 0x61e <st7565r_init+0x136>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     624:	e0 ea       	ldi	r30, 0xA0	; 160
     626:	f9 e0       	ldi	r31, 0x09	; 9
     628:	80 e4       	ldi	r24, 0x40	; 64
     62a:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     62c:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     62e:	be 01       	movw	r22, r28
     630:	6f 5f       	subi	r22, 0xFF	; 255
     632:	7f 4f       	sbci	r23, 0xFF	; 255
     634:	80 ea       	ldi	r24, 0xA0	; 160
     636:	99 e0       	ldi	r25, 0x09	; 9
     638:	0e 94 64 11 	call	0x22c8	; 0x22c8 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     63c:	8b e2       	ldi	r24, 0x2B	; 43
     63e:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     640:	be 01       	movw	r22, r28
     642:	6f 5f       	subi	r22, 0xFF	; 255
     644:	7f 4f       	sbci	r23, 0xFF	; 255
     646:	80 ea       	ldi	r24, 0xA0	; 160
     648:	99 e0       	ldi	r25, 0x09	; 9
     64a:	0e 94 4e 11 	call	0x229c	; 0x229c <usart_spi_select_device>
     64e:	81 e0       	ldi	r24, 0x01	; 1
     650:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     654:	e0 ea       	ldi	r30, 0xA0	; 160
     656:	f9 e0       	ldi	r31, 0x09	; 9
     658:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     65a:	85 ff       	sbrs	r24, 5
     65c:	fd cf       	rjmp	.-6      	; 0x658 <st7565r_init+0x170>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     65e:	82 ea       	ldi	r24, 0xA2	; 162
     660:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     664:	e0 ea       	ldi	r30, 0xA0	; 160
     666:	f9 e0       	ldi	r31, 0x09	; 9
     668:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     66a:	86 ff       	sbrs	r24, 6
     66c:	fd cf       	rjmp	.-6      	; 0x668 <st7565r_init+0x180>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     66e:	e0 ea       	ldi	r30, 0xA0	; 160
     670:	f9 e0       	ldi	r31, 0x09	; 9
     672:	80 e4       	ldi	r24, 0x40	; 64
     674:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     676:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     678:	be 01       	movw	r22, r28
     67a:	6f 5f       	subi	r22, 0xFF	; 255
     67c:	7f 4f       	sbci	r23, 0xFF	; 255
     67e:	80 ea       	ldi	r24, 0xA0	; 160
     680:	99 e0       	ldi	r25, 0x09	; 9
     682:	0e 94 64 11 	call	0x22c8	; 0x22c8 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     686:	8b e2       	ldi	r24, 0x2B	; 43
     688:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     68a:	be 01       	movw	r22, r28
     68c:	6f 5f       	subi	r22, 0xFF	; 255
     68e:	7f 4f       	sbci	r23, 0xFF	; 255
     690:	80 ea       	ldi	r24, 0xA0	; 160
     692:	99 e0       	ldi	r25, 0x09	; 9
     694:	0e 94 4e 11 	call	0x229c	; 0x229c <usart_spi_select_device>
     698:	81 e0       	ldi	r24, 0x01	; 1
     69a:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     69e:	e0 ea       	ldi	r30, 0xA0	; 160
     6a0:	f9 e0       	ldi	r31, 0x09	; 9
     6a2:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     6a4:	85 ff       	sbrs	r24, 5
     6a6:	fd cf       	rjmp	.-6      	; 0x6a2 <st7565r_init+0x1ba>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     6a8:	8f e2       	ldi	r24, 0x2F	; 47
     6aa:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     6ae:	e0 ea       	ldi	r30, 0xA0	; 160
     6b0:	f9 e0       	ldi	r31, 0x09	; 9
     6b2:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     6b4:	86 ff       	sbrs	r24, 6
     6b6:	fd cf       	rjmp	.-6      	; 0x6b2 <st7565r_init+0x1ca>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     6b8:	e0 ea       	ldi	r30, 0xA0	; 160
     6ba:	f9 e0       	ldi	r31, 0x09	; 9
     6bc:	80 e4       	ldi	r24, 0x40	; 64
     6be:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     6c0:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     6c2:	be 01       	movw	r22, r28
     6c4:	6f 5f       	subi	r22, 0xFF	; 255
     6c6:	7f 4f       	sbci	r23, 0xFF	; 255
     6c8:	80 ea       	ldi	r24, 0xA0	; 160
     6ca:	99 e0       	ldi	r25, 0x09	; 9
     6cc:	0e 94 64 11 	call	0x22c8	; 0x22c8 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     6d0:	8b e2       	ldi	r24, 0x2B	; 43
     6d2:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     6d4:	be 01       	movw	r22, r28
     6d6:	6f 5f       	subi	r22, 0xFF	; 255
     6d8:	7f 4f       	sbci	r23, 0xFF	; 255
     6da:	80 ea       	ldi	r24, 0xA0	; 160
     6dc:	99 e0       	ldi	r25, 0x09	; 9
     6de:	0e 94 4e 11 	call	0x229c	; 0x229c <usart_spi_select_device>
     6e2:	81 e0       	ldi	r24, 0x01	; 1
     6e4:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     6e8:	e0 ea       	ldi	r30, 0xA0	; 160
     6ea:	f9 e0       	ldi	r31, 0x09	; 9
     6ec:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     6ee:	85 ff       	sbrs	r24, 5
     6f0:	fd cf       	rjmp	.-6      	; 0x6ec <st7565r_init+0x204>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     6f2:	88 ef       	ldi	r24, 0xF8	; 248
     6f4:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     6f8:	e0 ea       	ldi	r30, 0xA0	; 160
     6fa:	f9 e0       	ldi	r31, 0x09	; 9
     6fc:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     6fe:	86 ff       	sbrs	r24, 6
     700:	fd cf       	rjmp	.-6      	; 0x6fc <st7565r_init+0x214>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     702:	e0 ea       	ldi	r30, 0xA0	; 160
     704:	f9 e0       	ldi	r31, 0x09	; 9
     706:	80 e4       	ldi	r24, 0x40	; 64
     708:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     70a:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     70c:	be 01       	movw	r22, r28
     70e:	6f 5f       	subi	r22, 0xFF	; 255
     710:	7f 4f       	sbci	r23, 0xFF	; 255
     712:	80 ea       	ldi	r24, 0xA0	; 160
     714:	99 e0       	ldi	r25, 0x09	; 9
     716:	0e 94 64 11 	call	0x22c8	; 0x22c8 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     71a:	8b e2       	ldi	r24, 0x2B	; 43
     71c:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     71e:	be 01       	movw	r22, r28
     720:	6f 5f       	subi	r22, 0xFF	; 255
     722:	7f 4f       	sbci	r23, 0xFF	; 255
     724:	80 ea       	ldi	r24, 0xA0	; 160
     726:	99 e0       	ldi	r25, 0x09	; 9
     728:	0e 94 4e 11 	call	0x229c	; 0x229c <usart_spi_select_device>
     72c:	81 e0       	ldi	r24, 0x01	; 1
     72e:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     732:	e0 ea       	ldi	r30, 0xA0	; 160
     734:	f9 e0       	ldi	r31, 0x09	; 9
     736:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     738:	85 ff       	sbrs	r24, 5
     73a:	fd cf       	rjmp	.-6      	; 0x736 <st7565r_init+0x24e>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     73c:	10 92 a0 09 	sts	0x09A0, r1	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     740:	e0 ea       	ldi	r30, 0xA0	; 160
     742:	f9 e0       	ldi	r31, 0x09	; 9
     744:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     746:	86 ff       	sbrs	r24, 6
     748:	fd cf       	rjmp	.-6      	; 0x744 <st7565r_init+0x25c>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     74a:	e0 ea       	ldi	r30, 0xA0	; 160
     74c:	f9 e0       	ldi	r31, 0x09	; 9
     74e:	80 e4       	ldi	r24, 0x40	; 64
     750:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     752:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     754:	be 01       	movw	r22, r28
     756:	6f 5f       	subi	r22, 0xFF	; 255
     758:	7f 4f       	sbci	r23, 0xFF	; 255
     75a:	80 ea       	ldi	r24, 0xA0	; 160
     75c:	99 e0       	ldi	r25, 0x09	; 9
     75e:	0e 94 64 11 	call	0x22c8	; 0x22c8 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     762:	8b e2       	ldi	r24, 0x2B	; 43
     764:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     766:	be 01       	movw	r22, r28
     768:	6f 5f       	subi	r22, 0xFF	; 255
     76a:	7f 4f       	sbci	r23, 0xFF	; 255
     76c:	80 ea       	ldi	r24, 0xA0	; 160
     76e:	99 e0       	ldi	r25, 0x09	; 9
     770:	0e 94 4e 11 	call	0x229c	; 0x229c <usart_spi_select_device>
     774:	81 e0       	ldi	r24, 0x01	; 1
     776:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     77a:	e0 ea       	ldi	r30, 0xA0	; 160
     77c:	f9 e0       	ldi	r31, 0x09	; 9
     77e:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     780:	85 ff       	sbrs	r24, 5
     782:	fd cf       	rjmp	.-6      	; 0x77e <st7565r_init+0x296>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     784:	81 e2       	ldi	r24, 0x21	; 33
     786:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     78a:	e0 ea       	ldi	r30, 0xA0	; 160
     78c:	f9 e0       	ldi	r31, 0x09	; 9
     78e:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     790:	86 ff       	sbrs	r24, 6
     792:	fd cf       	rjmp	.-6      	; 0x78e <st7565r_init+0x2a6>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     794:	e0 ea       	ldi	r30, 0xA0	; 160
     796:	f9 e0       	ldi	r31, 0x09	; 9
     798:	80 e4       	ldi	r24, 0x40	; 64
     79a:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     79c:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     79e:	be 01       	movw	r22, r28
     7a0:	6f 5f       	subi	r22, 0xFF	; 255
     7a2:	7f 4f       	sbci	r23, 0xFF	; 255
     7a4:	80 ea       	ldi	r24, 0xA0	; 160
     7a6:	99 e0       	ldi	r25, 0x09	; 9
     7a8:	0e 94 64 11 	call	0x22c8	; 0x22c8 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     7ac:	8b e2       	ldi	r24, 0x2B	; 43
     7ae:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     7b0:	be 01       	movw	r22, r28
     7b2:	6f 5f       	subi	r22, 0xFF	; 255
     7b4:	7f 4f       	sbci	r23, 0xFF	; 255
     7b6:	80 ea       	ldi	r24, 0xA0	; 160
     7b8:	99 e0       	ldi	r25, 0x09	; 9
     7ba:	0e 94 4e 11 	call	0x229c	; 0x229c <usart_spi_select_device>
     7be:	81 e0       	ldi	r24, 0x01	; 1
     7c0:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     7c4:	e0 ea       	ldi	r30, 0xA0	; 160
     7c6:	f9 e0       	ldi	r31, 0x09	; 9
     7c8:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     7ca:	85 ff       	sbrs	r24, 5
     7cc:	fd cf       	rjmp	.-6      	; 0x7c8 <st7565r_init+0x2e0>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     7ce:	81 e8       	ldi	r24, 0x81	; 129
     7d0:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     7d4:	e0 ea       	ldi	r30, 0xA0	; 160
     7d6:	f9 e0       	ldi	r31, 0x09	; 9
     7d8:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     7da:	86 ff       	sbrs	r24, 6
     7dc:	fd cf       	rjmp	.-6      	; 0x7d8 <st7565r_init+0x2f0>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     7de:	e0 ea       	ldi	r30, 0xA0	; 160
     7e0:	f9 e0       	ldi	r31, 0x09	; 9
     7e2:	80 e4       	ldi	r24, 0x40	; 64
     7e4:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     7e6:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     7e8:	be 01       	movw	r22, r28
     7ea:	6f 5f       	subi	r22, 0xFF	; 255
     7ec:	7f 4f       	sbci	r23, 0xFF	; 255
     7ee:	80 ea       	ldi	r24, 0xA0	; 160
     7f0:	99 e0       	ldi	r25, 0x09	; 9
     7f2:	0e 94 64 11 	call	0x22c8	; 0x22c8 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     7f6:	8b e2       	ldi	r24, 0x2B	; 43
     7f8:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     7fa:	be 01       	movw	r22, r28
     7fc:	6f 5f       	subi	r22, 0xFF	; 255
     7fe:	7f 4f       	sbci	r23, 0xFF	; 255
     800:	80 ea       	ldi	r24, 0xA0	; 160
     802:	99 e0       	ldi	r25, 0x09	; 9
     804:	0e 94 4e 11 	call	0x229c	; 0x229c <usart_spi_select_device>
     808:	81 e0       	ldi	r24, 0x01	; 1
     80a:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     80e:	e0 ea       	ldi	r30, 0xA0	; 160
     810:	f9 e0       	ldi	r31, 0x09	; 9
     812:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     814:	85 ff       	sbrs	r24, 5
     816:	fd cf       	rjmp	.-6      	; 0x812 <st7565r_init+0x32a>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     818:	81 e2       	ldi	r24, 0x21	; 33
     81a:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     81e:	e0 ea       	ldi	r30, 0xA0	; 160
     820:	f9 e0       	ldi	r31, 0x09	; 9
     822:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     824:	86 ff       	sbrs	r24, 6
     826:	fd cf       	rjmp	.-6      	; 0x822 <st7565r_init+0x33a>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     828:	e0 ea       	ldi	r30, 0xA0	; 160
     82a:	f9 e0       	ldi	r31, 0x09	; 9
     82c:	80 e4       	ldi	r24, 0x40	; 64
     82e:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     830:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     832:	be 01       	movw	r22, r28
     834:	6f 5f       	subi	r22, 0xFF	; 255
     836:	7f 4f       	sbci	r23, 0xFF	; 255
     838:	80 ea       	ldi	r24, 0xA0	; 160
     83a:	99 e0       	ldi	r25, 0x09	; 9
     83c:	0e 94 64 11 	call	0x22c8	; 0x22c8 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     840:	8b e2       	ldi	r24, 0x2B	; 43
     842:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     844:	be 01       	movw	r22, r28
     846:	6f 5f       	subi	r22, 0xFF	; 255
     848:	7f 4f       	sbci	r23, 0xFF	; 255
     84a:	80 ea       	ldi	r24, 0xA0	; 160
     84c:	99 e0       	ldi	r25, 0x09	; 9
     84e:	0e 94 4e 11 	call	0x229c	; 0x229c <usart_spi_select_device>
     852:	81 e0       	ldi	r24, 0x01	; 1
     854:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     858:	e0 ea       	ldi	r30, 0xA0	; 160
     85a:	f9 e0       	ldi	r31, 0x09	; 9
     85c:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     85e:	85 ff       	sbrs	r24, 5
     860:	fd cf       	rjmp	.-6      	; 0x85c <st7565r_init+0x374>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     862:	8f ea       	ldi	r24, 0xAF	; 175
     864:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     868:	e0 ea       	ldi	r30, 0xA0	; 160
     86a:	f9 e0       	ldi	r31, 0x09	; 9
     86c:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     86e:	86 ff       	sbrs	r24, 6
     870:	fd cf       	rjmp	.-6      	; 0x86c <st7565r_init+0x384>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     872:	e0 ea       	ldi	r30, 0xA0	; 160
     874:	f9 e0       	ldi	r31, 0x09	; 9
     876:	80 e4       	ldi	r24, 0x40	; 64
     878:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     87a:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     87c:	be 01       	movw	r22, r28
     87e:	6f 5f       	subi	r22, 0xFF	; 255
     880:	7f 4f       	sbci	r23, 0xFF	; 255
     882:	80 ea       	ldi	r24, 0xA0	; 160
     884:	99 e0       	ldi	r25, 0x09	; 9
     886:	0e 94 64 11 	call	0x22c8	; 0x22c8 <usart_spi_deselect_device>
	is set to the defined min*/
	st7565r_set_contrast(ST7565R_DISPLAY_CONTRAST_MIN);

	// Turn on the display
	st7565r_display_on();
}
     88a:	0f 90       	pop	r0
     88c:	df 91       	pop	r29
     88e:	cf 91       	pop	r28
     890:	1f 91       	pop	r17
     892:	0f 91       	pop	r16
     894:	ff 90       	pop	r15
     896:	ef 90       	pop	r14
     898:	df 90       	pop	r13
     89a:	cf 90       	pop	r12
     89c:	bf 90       	pop	r11
     89e:	08 95       	ret

000008a0 <gfx_mono_st7565r_put_byte>:
	gfx_mono_st7565r_put_byte(0, 0, 0xFF);
\endcode
 */
void gfx_mono_st7565r_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
     8a0:	ff 92       	push	r15
     8a2:	0f 93       	push	r16
     8a4:	1f 93       	push	r17
     8a6:	cf 93       	push	r28
     8a8:	df 93       	push	r29
     8aa:	1f 92       	push	r1
     8ac:	cd b7       	in	r28, 0x3d	; 61
     8ae:	de b7       	in	r29, 0x3e	; 62
     8b0:	08 2f       	mov	r16, r24
     8b2:	f6 2e       	mov	r15, r22
     8b4:	14 2f       	mov	r17, r20
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	gfx_mono_framebuffer_put_byte(page, column, data);
     8b6:	0e 94 7f 11 	call	0x22fe	; 0x22fe <gfx_mono_framebuffer_put_byte>
 */
static inline void st7565r_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	st7565r_write_command(ST7565R_CMD_PAGE_ADDRESS_SET(address));
     8ba:	0f 70       	andi	r16, 0x0F	; 15
     8bc:	00 6b       	ori	r16, 0xB0	; 176
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     8be:	8b e2       	ldi	r24, 0x2B	; 43
     8c0:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     8c2:	be 01       	movw	r22, r28
     8c4:	6f 5f       	subi	r22, 0xFF	; 255
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	80 ea       	ldi	r24, 0xA0	; 160
     8ca:	99 e0       	ldi	r25, 0x09	; 9
     8cc:	0e 94 4e 11 	call	0x229c	; 0x229c <usart_spi_select_device>
     8d0:	81 e0       	ldi	r24, 0x01	; 1
     8d2:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     8d6:	e0 ea       	ldi	r30, 0xA0	; 160
     8d8:	f9 e0       	ldi	r31, 0x09	; 9
     8da:	91 81       	ldd	r25, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     8dc:	95 ff       	sbrs	r25, 5
     8de:	fd cf       	rjmp	.-6      	; 0x8da <gfx_mono_st7565r_put_byte+0x3a>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     8e0:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     8e4:	e0 ea       	ldi	r30, 0xA0	; 160
     8e6:	f9 e0       	ldi	r31, 0x09	; 9
     8e8:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     8ea:	86 ff       	sbrs	r24, 6
     8ec:	fd cf       	rjmp	.-6      	; 0x8e8 <gfx_mono_st7565r_put_byte+0x48>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     8ee:	e0 ea       	ldi	r30, 0xA0	; 160
     8f0:	f9 e0       	ldi	r31, 0x09	; 9
     8f2:	80 e4       	ldi	r24, 0x40	; 64
     8f4:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     8f6:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     8f8:	be 01       	movw	r22, r28
     8fa:	6f 5f       	subi	r22, 0xFF	; 255
     8fc:	7f 4f       	sbci	r23, 0xFF	; 255
     8fe:	80 ea       	ldi	r24, 0xA0	; 160
     900:	99 e0       	ldi	r25, 0x09	; 9
     902:	0e 94 64 11 	call	0x22c8	; 0x22c8 <usart_spi_deselect_device>
 */
static inline void st7565r_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_MSB(address >> 4));
     906:	0f 2d       	mov	r16, r15
     908:	0f 77       	andi	r16, 0x7F	; 127
     90a:	02 95       	swap	r16
     90c:	0f 70       	andi	r16, 0x0F	; 15
     90e:	00 61       	ori	r16, 0x10	; 16
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     910:	8b e2       	ldi	r24, 0x2B	; 43
     912:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     914:	be 01       	movw	r22, r28
     916:	6f 5f       	subi	r22, 0xFF	; 255
     918:	7f 4f       	sbci	r23, 0xFF	; 255
     91a:	80 ea       	ldi	r24, 0xA0	; 160
     91c:	99 e0       	ldi	r25, 0x09	; 9
     91e:	0e 94 4e 11 	call	0x229c	; 0x229c <usart_spi_select_device>
     922:	81 e0       	ldi	r24, 0x01	; 1
     924:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     928:	e0 ea       	ldi	r30, 0xA0	; 160
     92a:	f9 e0       	ldi	r31, 0x09	; 9
     92c:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     92e:	85 ff       	sbrs	r24, 5
     930:	fd cf       	rjmp	.-6      	; 0x92c <gfx_mono_st7565r_put_byte+0x8c>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     932:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     936:	e0 ea       	ldi	r30, 0xA0	; 160
     938:	f9 e0       	ldi	r31, 0x09	; 9
     93a:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     93c:	86 ff       	sbrs	r24, 6
     93e:	fd cf       	rjmp	.-6      	; 0x93a <gfx_mono_st7565r_put_byte+0x9a>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     940:	e0 ea       	ldi	r30, 0xA0	; 160
     942:	f9 e0       	ldi	r31, 0x09	; 9
     944:	80 e4       	ldi	r24, 0x40	; 64
     946:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     948:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     94a:	be 01       	movw	r22, r28
     94c:	6f 5f       	subi	r22, 0xFF	; 255
     94e:	7f 4f       	sbci	r23, 0xFF	; 255
     950:	80 ea       	ldi	r24, 0xA0	; 160
     952:	99 e0       	ldi	r25, 0x09	; 9
     954:	0e 94 64 11 	call	0x22c8	; 0x22c8 <usart_spi_deselect_device>
static inline void st7565r_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_MSB(address >> 4));
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_LSB(address & 0x0F));
     958:	0f 2d       	mov	r16, r15
     95a:	0f 70       	andi	r16, 0x0F	; 15
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     95c:	8b e2       	ldi	r24, 0x2B	; 43
     95e:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     960:	be 01       	movw	r22, r28
     962:	6f 5f       	subi	r22, 0xFF	; 255
     964:	7f 4f       	sbci	r23, 0xFF	; 255
     966:	80 ea       	ldi	r24, 0xA0	; 160
     968:	99 e0       	ldi	r25, 0x09	; 9
     96a:	0e 94 4e 11 	call	0x229c	; 0x229c <usart_spi_select_device>
     96e:	81 e0       	ldi	r24, 0x01	; 1
     970:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     974:	e0 ea       	ldi	r30, 0xA0	; 160
     976:	f9 e0       	ldi	r31, 0x09	; 9
     978:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     97a:	85 ff       	sbrs	r24, 5
     97c:	fd cf       	rjmp	.-6      	; 0x978 <gfx_mono_st7565r_put_byte+0xd8>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     97e:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     982:	e0 ea       	ldi	r30, 0xA0	; 160
     984:	f9 e0       	ldi	r31, 0x09	; 9
     986:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     988:	86 ff       	sbrs	r24, 6
     98a:	fd cf       	rjmp	.-6      	; 0x986 <gfx_mono_st7565r_put_byte+0xe6>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     98c:	e0 ea       	ldi	r30, 0xA0	; 160
     98e:	f9 e0       	ldi	r31, 0x09	; 9
     990:	80 e4       	ldi	r24, 0x40	; 64
     992:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     994:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     996:	be 01       	movw	r22, r28
     998:	6f 5f       	subi	r22, 0xFF	; 255
     99a:	7f 4f       	sbci	r23, 0xFF	; 255
     99c:	80 ea       	ldi	r24, 0xA0	; 160
     99e:	99 e0       	ldi	r25, 0x09	; 9
     9a0:	0e 94 64 11 	call	0x22c8	; 0x22c8 <usart_spi_deselect_device>
 * \param data the data to write
 */
static inline void st7565r_write_data(uint8_t data)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     9a4:	8b e2       	ldi	r24, 0x2B	; 43
     9a6:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     9a8:	be 01       	movw	r22, r28
     9aa:	6f 5f       	subi	r22, 0xFF	; 255
     9ac:	7f 4f       	sbci	r23, 0xFF	; 255
     9ae:	80 ea       	ldi	r24, 0xA0	; 160
     9b0:	99 e0       	ldi	r25, 0x09	; 9
     9b2:	0e 94 4e 11 	call	0x229c	; 0x229c <usart_spi_select_device>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     9b6:	81 e0       	ldi	r24, 0x01	; 1
     9b8:	80 93 65 06 	sts	0x0665, r24	; 0x800665 <__TEXT_REGION_LENGTH__+0x700665>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     9bc:	e0 ea       	ldi	r30, 0xA0	; 160
     9be:	f9 e0       	ldi	r31, 0x09	; 9
     9c0:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     9c2:	85 ff       	sbrs	r24, 5
     9c4:	fd cf       	rjmp	.-6      	; 0x9c0 <gfx_mono_st7565r_put_byte+0x120>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     9c6:	10 93 a0 09 	sts	0x09A0, r17	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     9ca:	e0 ea       	ldi	r30, 0xA0	; 160
     9cc:	f9 e0       	ldi	r31, 0x09	; 9
     9ce:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     9d0:	86 ff       	sbrs	r24, 6
     9d2:	fd cf       	rjmp	.-6      	; 0x9ce <gfx_mono_st7565r_put_byte+0x12e>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     9d4:	e0 ea       	ldi	r30, 0xA0	; 160
     9d6:	f9 e0       	ldi	r31, 0x09	; 9
     9d8:	80 e4       	ldi	r24, 0x40	; 64
     9da:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     9dc:	80 81       	ld	r24, Z
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     9de:	81 e0       	ldi	r24, 0x01	; 1
     9e0:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
	ioport_set_pin_high(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, data);
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     9e4:	be 01       	movw	r22, r28
     9e6:	6f 5f       	subi	r22, 0xFF	; 255
     9e8:	7f 4f       	sbci	r23, 0xFF	; 255
     9ea:	80 ea       	ldi	r24, 0xA0	; 160
     9ec:	99 e0       	ldi	r25, 0x09	; 9
     9ee:	0e 94 64 11 	call	0x22c8	; 0x22c8 <usart_spi_deselect_device>

	st7565r_set_page_address(page);
	st7565r_set_column_address(column);

	st7565r_write_data(data);
}
     9f2:	0f 90       	pop	r0
     9f4:	df 91       	pop	r29
     9f6:	cf 91       	pop	r28
     9f8:	1f 91       	pop	r17
     9fa:	0f 91       	pop	r16
     9fc:	ff 90       	pop	r15
     9fe:	08 95       	ret

00000a00 <gfx_mono_st7565r_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_st7565r_init(void)
{
     a00:	0f 93       	push	r16
     a02:	1f 93       	push	r17
     a04:	cf 93       	push	r28
     a06:	df 93       	push	r29
     a08:	1f 92       	push	r1
     a0a:	cd b7       	in	r28, 0x3d	; 61
     a0c:	de b7       	in	r29, 0x3e	; 62
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_ST7565R_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
     a0e:	8e e3       	ldi	r24, 0x3E	; 62
     a10:	90 e2       	ldi	r25, 0x20	; 32
     a12:	0e 94 7a 11 	call	0x22f4	; 0x22f4 <gfx_mono_set_framebuffer>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     a16:	68 dd       	rcall	.-1328   	; 0x4e8 <st7565r_init>
     a18:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     a1a:	89 83       	std	Y+1, r24	; 0x01
     a1c:	be 01       	movw	r22, r28
     a1e:	6f 5f       	subi	r22, 0xFF	; 255
     a20:	7f 4f       	sbci	r23, 0xFF	; 255
     a22:	80 ea       	ldi	r24, 0xA0	; 160
     a24:	99 e0       	ldi	r25, 0x09	; 9
     a26:	0e 94 4e 11 	call	0x229c	; 0x229c <usart_spi_select_device>
     a2a:	81 e0       	ldi	r24, 0x01	; 1
     a2c:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     a30:	e0 ea       	ldi	r30, 0xA0	; 160
     a32:	f9 e0       	ldi	r31, 0x09	; 9
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     a34:	81 81       	ldd	r24, Z+1	; 0x01
     a36:	85 ff       	sbrs	r24, 5
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     a38:	fd cf       	rjmp	.-6      	; 0xa34 <gfx_mono_st7565r_init+0x34>
     a3a:	80 e4       	ldi	r24, 0x40	; 64
     a3c:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     a40:	e0 ea       	ldi	r30, 0xA0	; 160
     a42:	f9 e0       	ldi	r31, 0x09	; 9
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     a44:	81 81       	ldd	r24, Z+1	; 0x01
     a46:	86 ff       	sbrs	r24, 6
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     a48:	fd cf       	rjmp	.-6      	; 0xa44 <gfx_mono_st7565r_init+0x44>
     a4a:	e0 ea       	ldi	r30, 0xA0	; 160
     a4c:	f9 e0       	ldi	r31, 0x09	; 9
     a4e:	80 e4       	ldi	r24, 0x40	; 64
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     a50:	81 83       	std	Z+1, r24	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     a52:	80 81       	ld	r24, Z
     a54:	be 01       	movw	r22, r28
     a56:	6f 5f       	subi	r22, 0xFF	; 255
     a58:	7f 4f       	sbci	r23, 0xFF	; 255
     a5a:	80 ea       	ldi	r24, 0xA0	; 160
     a5c:	99 e0       	ldi	r25, 0x09	; 9
     a5e:	0e 94 64 11 	call	0x22c8	; 0x22c8 <usart_spi_deselect_device>

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     a62:	00 e0       	ldi	r16, 0x00	; 0
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
			gfx_mono_put_byte(page, column, 0x00);
     a64:	0a c0       	rjmp	.+20     	; 0xa7a <gfx_mono_st7565r_init+0x7a>
     a66:	40 e0       	ldi	r20, 0x00	; 0
     a68:	61 2f       	mov	r22, r17
     a6a:	80 2f       	mov	r24, r16
	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
     a6c:	19 df       	rcall	.-462    	; 0x8a0 <gfx_mono_st7565r_put_byte>
     a6e:	1f 5f       	subi	r17, 0xFF	; 255
     a70:	10 38       	cpi	r17, 0x80	; 128

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     a72:	c9 f7       	brne	.-14     	; 0xa66 <gfx_mono_st7565r_init+0x66>
     a74:	0f 5f       	subi	r16, 0xFF	; 255
     a76:	04 30       	cpi	r16, 0x04	; 4
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_st7565r_init(void)
{
     a78:	11 f0       	breq	.+4      	; 0xa7e <gfx_mono_st7565r_init+0x7e>
     a7a:	10 e0       	ldi	r17, 0x00	; 0
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
			gfx_mono_put_byte(page, column, 0x00);
		}
	}
}
     a7c:	f4 cf       	rjmp	.-24     	; 0xa66 <gfx_mono_st7565r_init+0x66>
     a7e:	0f 90       	pop	r0
     a80:	df 91       	pop	r29
     a82:	cf 91       	pop	r28
     a84:	1f 91       	pop	r17
     a86:	0f 91       	pop	r16
     a88:	08 95       	ret

00000a8a <gfx_mono_st7565r_draw_pixel>:
	gfx_mono_st7565r_draw_pixel(10, 10, GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_st7565r_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t color)
{
     a8a:	ff 92       	push	r15
     a8c:	0f 93       	push	r16
     a8e:	1f 93       	push	r17
     a90:	cf 93       	push	r28
     a92:	df 93       	push	r29
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
     a94:	88 23       	and	r24, r24
     a96:	54 f1       	brlt	.+84     	; 0xaec <gfx_mono_st7565r_draw_pixel+0x62>
     a98:	60 32       	cpi	r22, 0x20	; 32
     a9a:	40 f5       	brcc	.+80     	; 0xaec <gfx_mono_st7565r_draw_pixel+0x62>
     a9c:	d4 2f       	mov	r29, r20
     a9e:	c8 2f       	mov	r28, r24
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
     aa0:	f6 2e       	mov	r15, r22
     aa2:	f6 94       	lsr	r15
     aa4:	f6 94       	lsr	r15
     aa6:	f6 94       	lsr	r15
	pixel_mask = (1 << (y - (page * 8)));
     aa8:	70 e0       	ldi	r23, 0x00	; 0
     aaa:	88 e0       	ldi	r24, 0x08	; 8
     aac:	f8 9e       	mul	r15, r24
     aae:	60 19       	sub	r22, r0
     ab0:	71 09       	sbc	r23, r1
     ab2:	11 24       	eor	r1, r1
     ab4:	81 e0       	ldi	r24, 0x01	; 1
     ab6:	90 e0       	ldi	r25, 0x00	; 0
     ab8:	8c 01       	movw	r16, r24
     aba:	02 c0       	rjmp	.+4      	; 0xac0 <gfx_mono_st7565r_draw_pixel+0x36>
     abc:	00 0f       	add	r16, r16
     abe:	11 1f       	adc	r17, r17
     ac0:	6a 95       	dec	r22
     ac2:	e2 f7       	brpl	.-8      	; 0xabc <gfx_mono_st7565r_draw_pixel+0x32>
\endcode
 */
uint8_t gfx_mono_st7565r_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
     ac4:	6c 2f       	mov	r22, r28
     ac6:	8f 2d       	mov	r24, r15
     ac8:	0e 94 8d 11 	call	0x231a	; 0x231a <gfx_mono_framebuffer_get_byte>
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_get_byte(page, x);

	switch (color) {
     acc:	d1 30       	cpi	r29, 0x01	; 1
     ace:	21 f0       	breq	.+8      	; 0xad8 <gfx_mono_st7565r_draw_pixel+0x4e>
     ad0:	28 f0       	brcs	.+10     	; 0xadc <gfx_mono_st7565r_draw_pixel+0x52>
     ad2:	d2 30       	cpi	r29, 0x02	; 2
     ad4:	31 f0       	breq	.+12     	; 0xae2 <gfx_mono_st7565r_draw_pixel+0x58>
     ad6:	06 c0       	rjmp	.+12     	; 0xae4 <gfx_mono_st7565r_draw_pixel+0x5a>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
     ad8:	80 2b       	or	r24, r16
		break;
     ada:	04 c0       	rjmp	.+8      	; 0xae4 <gfx_mono_st7565r_draw_pixel+0x5a>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
     adc:	00 95       	com	r16
     ade:	80 23       	and	r24, r16
		break;
     ae0:	01 c0       	rjmp	.+2      	; 0xae4 <gfx_mono_st7565r_draw_pixel+0x5a>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
     ae2:	80 27       	eor	r24, r16

	default:
		break;
	}

	gfx_mono_put_byte(page, x, pixel_value);
     ae4:	48 2f       	mov	r20, r24
     ae6:	6c 2f       	mov	r22, r28
     ae8:	8f 2d       	mov	r24, r15
     aea:	da de       	rcall	.-588    	; 0x8a0 <gfx_mono_st7565r_put_byte>
}
     aec:	df 91       	pop	r29
     aee:	cf 91       	pop	r28
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	08 95       	ret

00000af8 <gfx_mono_st7565r_get_byte>:
\endcode
 */
uint8_t gfx_mono_st7565r_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
     af8:	0c 94 8d 11 	jmp	0x231a	; 0x231a <gfx_mono_framebuffer_get_byte>
	st7565r_set_column_address(column);

	return st7565r_read_data();

#endif
}
     afc:	08 95       	ret

00000afe <__vector_14>:
	{
		cpu_irq_restore(iflags);
		return;
	}
	cpu_irq_restore(iflags);
}
     afe:	1f 92       	push	r1
     b00:	0f 92       	push	r0
     b02:	0f b6       	in	r0, 0x3f	; 63
     b04:	0f 92       	push	r0
     b06:	11 24       	eor	r1, r1
     b08:	0b b6       	in	r0, 0x3b	; 59
     b0a:	0f 92       	push	r0
     b0c:	2f 93       	push	r18
     b0e:	3f 93       	push	r19
     b10:	4f 93       	push	r20
     b12:	5f 93       	push	r21
     b14:	6f 93       	push	r22
     b16:	7f 93       	push	r23
     b18:	8f 93       	push	r24
     b1a:	9f 93       	push	r25
     b1c:	af 93       	push	r26
     b1e:	bf 93       	push	r27
     b20:	ef 93       	push	r30
     b22:	ff 93       	push	r31
     b24:	e0 91 84 22 	lds	r30, 0x2284	; 0x802284 <tc_tcc0_ovf_callback>
     b28:	f0 91 85 22 	lds	r31, 0x2285	; 0x802285 <tc_tcc0_ovf_callback+0x1>
     b2c:	30 97       	sbiw	r30, 0x00	; 0
     b2e:	09 f0       	breq	.+2      	; 0xb32 <__vector_14+0x34>
     b30:	19 95       	eicall
     b32:	ff 91       	pop	r31
     b34:	ef 91       	pop	r30
     b36:	bf 91       	pop	r27
     b38:	af 91       	pop	r26
     b3a:	9f 91       	pop	r25
     b3c:	8f 91       	pop	r24
     b3e:	7f 91       	pop	r23
     b40:	6f 91       	pop	r22
     b42:	5f 91       	pop	r21
     b44:	4f 91       	pop	r20
     b46:	3f 91       	pop	r19
     b48:	2f 91       	pop	r18
     b4a:	0f 90       	pop	r0
     b4c:	0b be       	out	0x3b, r0	; 59
     b4e:	0f 90       	pop	r0
     b50:	0f be       	out	0x3f, r0	; 63
     b52:	0f 90       	pop	r0
     b54:	1f 90       	pop	r1
     b56:	18 95       	reti

00000b58 <__vector_15>:
     b58:	1f 92       	push	r1
     b5a:	0f 92       	push	r0
     b5c:	0f b6       	in	r0, 0x3f	; 63
     b5e:	0f 92       	push	r0
     b60:	11 24       	eor	r1, r1
     b62:	0b b6       	in	r0, 0x3b	; 59
     b64:	0f 92       	push	r0
     b66:	2f 93       	push	r18
     b68:	3f 93       	push	r19
     b6a:	4f 93       	push	r20
     b6c:	5f 93       	push	r21
     b6e:	6f 93       	push	r22
     b70:	7f 93       	push	r23
     b72:	8f 93       	push	r24
     b74:	9f 93       	push	r25
     b76:	af 93       	push	r26
     b78:	bf 93       	push	r27
     b7a:	ef 93       	push	r30
     b7c:	ff 93       	push	r31
     b7e:	e0 91 82 22 	lds	r30, 0x2282	; 0x802282 <tc_tcc0_err_callback>
     b82:	f0 91 83 22 	lds	r31, 0x2283	; 0x802283 <tc_tcc0_err_callback+0x1>
     b86:	30 97       	sbiw	r30, 0x00	; 0
     b88:	09 f0       	breq	.+2      	; 0xb8c <__vector_15+0x34>
     b8a:	19 95       	eicall
     b8c:	ff 91       	pop	r31
     b8e:	ef 91       	pop	r30
     b90:	bf 91       	pop	r27
     b92:	af 91       	pop	r26
     b94:	9f 91       	pop	r25
     b96:	8f 91       	pop	r24
     b98:	7f 91       	pop	r23
     b9a:	6f 91       	pop	r22
     b9c:	5f 91       	pop	r21
     b9e:	4f 91       	pop	r20
     ba0:	3f 91       	pop	r19
     ba2:	2f 91       	pop	r18
     ba4:	0f 90       	pop	r0
     ba6:	0b be       	out	0x3b, r0	; 59
     ba8:	0f 90       	pop	r0
     baa:	0f be       	out	0x3f, r0	; 63
     bac:	0f 90       	pop	r0
     bae:	1f 90       	pop	r1
     bb0:	18 95       	reti

00000bb2 <__vector_16>:
     bb2:	1f 92       	push	r1
     bb4:	0f 92       	push	r0
     bb6:	0f b6       	in	r0, 0x3f	; 63
     bb8:	0f 92       	push	r0
     bba:	11 24       	eor	r1, r1
     bbc:	0b b6       	in	r0, 0x3b	; 59
     bbe:	0f 92       	push	r0
     bc0:	2f 93       	push	r18
     bc2:	3f 93       	push	r19
     bc4:	4f 93       	push	r20
     bc6:	5f 93       	push	r21
     bc8:	6f 93       	push	r22
     bca:	7f 93       	push	r23
     bcc:	8f 93       	push	r24
     bce:	9f 93       	push	r25
     bd0:	af 93       	push	r26
     bd2:	bf 93       	push	r27
     bd4:	ef 93       	push	r30
     bd6:	ff 93       	push	r31
     bd8:	e0 91 80 22 	lds	r30, 0x2280	; 0x802280 <tc_tcc0_cca_callback>
     bdc:	f0 91 81 22 	lds	r31, 0x2281	; 0x802281 <tc_tcc0_cca_callback+0x1>
     be0:	30 97       	sbiw	r30, 0x00	; 0
     be2:	09 f0       	breq	.+2      	; 0xbe6 <__vector_16+0x34>
     be4:	19 95       	eicall
     be6:	ff 91       	pop	r31
     be8:	ef 91       	pop	r30
     bea:	bf 91       	pop	r27
     bec:	af 91       	pop	r26
     bee:	9f 91       	pop	r25
     bf0:	8f 91       	pop	r24
     bf2:	7f 91       	pop	r23
     bf4:	6f 91       	pop	r22
     bf6:	5f 91       	pop	r21
     bf8:	4f 91       	pop	r20
     bfa:	3f 91       	pop	r19
     bfc:	2f 91       	pop	r18
     bfe:	0f 90       	pop	r0
     c00:	0b be       	out	0x3b, r0	; 59
     c02:	0f 90       	pop	r0
     c04:	0f be       	out	0x3f, r0	; 63
     c06:	0f 90       	pop	r0
     c08:	1f 90       	pop	r1
     c0a:	18 95       	reti

00000c0c <__vector_17>:
     c0c:	1f 92       	push	r1
     c0e:	0f 92       	push	r0
     c10:	0f b6       	in	r0, 0x3f	; 63
     c12:	0f 92       	push	r0
     c14:	11 24       	eor	r1, r1
     c16:	0b b6       	in	r0, 0x3b	; 59
     c18:	0f 92       	push	r0
     c1a:	2f 93       	push	r18
     c1c:	3f 93       	push	r19
     c1e:	4f 93       	push	r20
     c20:	5f 93       	push	r21
     c22:	6f 93       	push	r22
     c24:	7f 93       	push	r23
     c26:	8f 93       	push	r24
     c28:	9f 93       	push	r25
     c2a:	af 93       	push	r26
     c2c:	bf 93       	push	r27
     c2e:	ef 93       	push	r30
     c30:	ff 93       	push	r31
     c32:	e0 91 7e 22 	lds	r30, 0x227E	; 0x80227e <tc_tcc0_ccb_callback>
     c36:	f0 91 7f 22 	lds	r31, 0x227F	; 0x80227f <tc_tcc0_ccb_callback+0x1>
     c3a:	30 97       	sbiw	r30, 0x00	; 0
     c3c:	09 f0       	breq	.+2      	; 0xc40 <__vector_17+0x34>
     c3e:	19 95       	eicall
     c40:	ff 91       	pop	r31
     c42:	ef 91       	pop	r30
     c44:	bf 91       	pop	r27
     c46:	af 91       	pop	r26
     c48:	9f 91       	pop	r25
     c4a:	8f 91       	pop	r24
     c4c:	7f 91       	pop	r23
     c4e:	6f 91       	pop	r22
     c50:	5f 91       	pop	r21
     c52:	4f 91       	pop	r20
     c54:	3f 91       	pop	r19
     c56:	2f 91       	pop	r18
     c58:	0f 90       	pop	r0
     c5a:	0b be       	out	0x3b, r0	; 59
     c5c:	0f 90       	pop	r0
     c5e:	0f be       	out	0x3f, r0	; 63
     c60:	0f 90       	pop	r0
     c62:	1f 90       	pop	r1
     c64:	18 95       	reti

00000c66 <__vector_18>:
     c66:	1f 92       	push	r1
     c68:	0f 92       	push	r0
     c6a:	0f b6       	in	r0, 0x3f	; 63
     c6c:	0f 92       	push	r0
     c6e:	11 24       	eor	r1, r1
     c70:	0b b6       	in	r0, 0x3b	; 59
     c72:	0f 92       	push	r0
     c74:	2f 93       	push	r18
     c76:	3f 93       	push	r19
     c78:	4f 93       	push	r20
     c7a:	5f 93       	push	r21
     c7c:	6f 93       	push	r22
     c7e:	7f 93       	push	r23
     c80:	8f 93       	push	r24
     c82:	9f 93       	push	r25
     c84:	af 93       	push	r26
     c86:	bf 93       	push	r27
     c88:	ef 93       	push	r30
     c8a:	ff 93       	push	r31
     c8c:	e0 91 7c 22 	lds	r30, 0x227C	; 0x80227c <tc_tcc0_ccc_callback>
     c90:	f0 91 7d 22 	lds	r31, 0x227D	; 0x80227d <tc_tcc0_ccc_callback+0x1>
     c94:	30 97       	sbiw	r30, 0x00	; 0
     c96:	09 f0       	breq	.+2      	; 0xc9a <__vector_18+0x34>
     c98:	19 95       	eicall
     c9a:	ff 91       	pop	r31
     c9c:	ef 91       	pop	r30
     c9e:	bf 91       	pop	r27
     ca0:	af 91       	pop	r26
     ca2:	9f 91       	pop	r25
     ca4:	8f 91       	pop	r24
     ca6:	7f 91       	pop	r23
     ca8:	6f 91       	pop	r22
     caa:	5f 91       	pop	r21
     cac:	4f 91       	pop	r20
     cae:	3f 91       	pop	r19
     cb0:	2f 91       	pop	r18
     cb2:	0f 90       	pop	r0
     cb4:	0b be       	out	0x3b, r0	; 59
     cb6:	0f 90       	pop	r0
     cb8:	0f be       	out	0x3f, r0	; 63
     cba:	0f 90       	pop	r0
     cbc:	1f 90       	pop	r1
     cbe:	18 95       	reti

00000cc0 <__vector_19>:
     cc0:	1f 92       	push	r1
     cc2:	0f 92       	push	r0
     cc4:	0f b6       	in	r0, 0x3f	; 63
     cc6:	0f 92       	push	r0
     cc8:	11 24       	eor	r1, r1
     cca:	0b b6       	in	r0, 0x3b	; 59
     ccc:	0f 92       	push	r0
     cce:	2f 93       	push	r18
     cd0:	3f 93       	push	r19
     cd2:	4f 93       	push	r20
     cd4:	5f 93       	push	r21
     cd6:	6f 93       	push	r22
     cd8:	7f 93       	push	r23
     cda:	8f 93       	push	r24
     cdc:	9f 93       	push	r25
     cde:	af 93       	push	r26
     ce0:	bf 93       	push	r27
     ce2:	ef 93       	push	r30
     ce4:	ff 93       	push	r31
     ce6:	e0 91 7a 22 	lds	r30, 0x227A	; 0x80227a <tc_tcc0_ccd_callback>
     cea:	f0 91 7b 22 	lds	r31, 0x227B	; 0x80227b <tc_tcc0_ccd_callback+0x1>
     cee:	30 97       	sbiw	r30, 0x00	; 0
     cf0:	09 f0       	breq	.+2      	; 0xcf4 <__vector_19+0x34>
     cf2:	19 95       	eicall
     cf4:	ff 91       	pop	r31
     cf6:	ef 91       	pop	r30
     cf8:	bf 91       	pop	r27
     cfa:	af 91       	pop	r26
     cfc:	9f 91       	pop	r25
     cfe:	8f 91       	pop	r24
     d00:	7f 91       	pop	r23
     d02:	6f 91       	pop	r22
     d04:	5f 91       	pop	r21
     d06:	4f 91       	pop	r20
     d08:	3f 91       	pop	r19
     d0a:	2f 91       	pop	r18
     d0c:	0f 90       	pop	r0
     d0e:	0b be       	out	0x3b, r0	; 59
     d10:	0f 90       	pop	r0
     d12:	0f be       	out	0x3f, r0	; 63
     d14:	0f 90       	pop	r0
     d16:	1f 90       	pop	r1
     d18:	18 95       	reti

00000d1a <__vector_20>:
     d1a:	1f 92       	push	r1
     d1c:	0f 92       	push	r0
     d1e:	0f b6       	in	r0, 0x3f	; 63
     d20:	0f 92       	push	r0
     d22:	11 24       	eor	r1, r1
     d24:	0b b6       	in	r0, 0x3b	; 59
     d26:	0f 92       	push	r0
     d28:	2f 93       	push	r18
     d2a:	3f 93       	push	r19
     d2c:	4f 93       	push	r20
     d2e:	5f 93       	push	r21
     d30:	6f 93       	push	r22
     d32:	7f 93       	push	r23
     d34:	8f 93       	push	r24
     d36:	9f 93       	push	r25
     d38:	af 93       	push	r26
     d3a:	bf 93       	push	r27
     d3c:	ef 93       	push	r30
     d3e:	ff 93       	push	r31
     d40:	e0 91 78 22 	lds	r30, 0x2278	; 0x802278 <tc_tcc1_ovf_callback>
     d44:	f0 91 79 22 	lds	r31, 0x2279	; 0x802279 <tc_tcc1_ovf_callback+0x1>
     d48:	30 97       	sbiw	r30, 0x00	; 0
     d4a:	09 f0       	breq	.+2      	; 0xd4e <__vector_20+0x34>
     d4c:	19 95       	eicall
     d4e:	ff 91       	pop	r31
     d50:	ef 91       	pop	r30
     d52:	bf 91       	pop	r27
     d54:	af 91       	pop	r26
     d56:	9f 91       	pop	r25
     d58:	8f 91       	pop	r24
     d5a:	7f 91       	pop	r23
     d5c:	6f 91       	pop	r22
     d5e:	5f 91       	pop	r21
     d60:	4f 91       	pop	r20
     d62:	3f 91       	pop	r19
     d64:	2f 91       	pop	r18
     d66:	0f 90       	pop	r0
     d68:	0b be       	out	0x3b, r0	; 59
     d6a:	0f 90       	pop	r0
     d6c:	0f be       	out	0x3f, r0	; 63
     d6e:	0f 90       	pop	r0
     d70:	1f 90       	pop	r1
     d72:	18 95       	reti

00000d74 <__vector_21>:
     d74:	1f 92       	push	r1
     d76:	0f 92       	push	r0
     d78:	0f b6       	in	r0, 0x3f	; 63
     d7a:	0f 92       	push	r0
     d7c:	11 24       	eor	r1, r1
     d7e:	0b b6       	in	r0, 0x3b	; 59
     d80:	0f 92       	push	r0
     d82:	2f 93       	push	r18
     d84:	3f 93       	push	r19
     d86:	4f 93       	push	r20
     d88:	5f 93       	push	r21
     d8a:	6f 93       	push	r22
     d8c:	7f 93       	push	r23
     d8e:	8f 93       	push	r24
     d90:	9f 93       	push	r25
     d92:	af 93       	push	r26
     d94:	bf 93       	push	r27
     d96:	ef 93       	push	r30
     d98:	ff 93       	push	r31
     d9a:	e0 91 76 22 	lds	r30, 0x2276	; 0x802276 <tc_tcc1_err_callback>
     d9e:	f0 91 77 22 	lds	r31, 0x2277	; 0x802277 <tc_tcc1_err_callback+0x1>
     da2:	30 97       	sbiw	r30, 0x00	; 0
     da4:	09 f0       	breq	.+2      	; 0xda8 <__vector_21+0x34>
     da6:	19 95       	eicall
     da8:	ff 91       	pop	r31
     daa:	ef 91       	pop	r30
     dac:	bf 91       	pop	r27
     dae:	af 91       	pop	r26
     db0:	9f 91       	pop	r25
     db2:	8f 91       	pop	r24
     db4:	7f 91       	pop	r23
     db6:	6f 91       	pop	r22
     db8:	5f 91       	pop	r21
     dba:	4f 91       	pop	r20
     dbc:	3f 91       	pop	r19
     dbe:	2f 91       	pop	r18
     dc0:	0f 90       	pop	r0
     dc2:	0b be       	out	0x3b, r0	; 59
     dc4:	0f 90       	pop	r0
     dc6:	0f be       	out	0x3f, r0	; 63
     dc8:	0f 90       	pop	r0
     dca:	1f 90       	pop	r1
     dcc:	18 95       	reti

00000dce <__vector_22>:
     dce:	1f 92       	push	r1
     dd0:	0f 92       	push	r0
     dd2:	0f b6       	in	r0, 0x3f	; 63
     dd4:	0f 92       	push	r0
     dd6:	11 24       	eor	r1, r1
     dd8:	0b b6       	in	r0, 0x3b	; 59
     dda:	0f 92       	push	r0
     ddc:	2f 93       	push	r18
     dde:	3f 93       	push	r19
     de0:	4f 93       	push	r20
     de2:	5f 93       	push	r21
     de4:	6f 93       	push	r22
     de6:	7f 93       	push	r23
     de8:	8f 93       	push	r24
     dea:	9f 93       	push	r25
     dec:	af 93       	push	r26
     dee:	bf 93       	push	r27
     df0:	ef 93       	push	r30
     df2:	ff 93       	push	r31
     df4:	e0 91 74 22 	lds	r30, 0x2274	; 0x802274 <tc_tcc1_cca_callback>
     df8:	f0 91 75 22 	lds	r31, 0x2275	; 0x802275 <tc_tcc1_cca_callback+0x1>
     dfc:	30 97       	sbiw	r30, 0x00	; 0
     dfe:	09 f0       	breq	.+2      	; 0xe02 <__vector_22+0x34>
     e00:	19 95       	eicall
     e02:	ff 91       	pop	r31
     e04:	ef 91       	pop	r30
     e06:	bf 91       	pop	r27
     e08:	af 91       	pop	r26
     e0a:	9f 91       	pop	r25
     e0c:	8f 91       	pop	r24
     e0e:	7f 91       	pop	r23
     e10:	6f 91       	pop	r22
     e12:	5f 91       	pop	r21
     e14:	4f 91       	pop	r20
     e16:	3f 91       	pop	r19
     e18:	2f 91       	pop	r18
     e1a:	0f 90       	pop	r0
     e1c:	0b be       	out	0x3b, r0	; 59
     e1e:	0f 90       	pop	r0
     e20:	0f be       	out	0x3f, r0	; 63
     e22:	0f 90       	pop	r0
     e24:	1f 90       	pop	r1
     e26:	18 95       	reti

00000e28 <__vector_23>:
     e28:	1f 92       	push	r1
     e2a:	0f 92       	push	r0
     e2c:	0f b6       	in	r0, 0x3f	; 63
     e2e:	0f 92       	push	r0
     e30:	11 24       	eor	r1, r1
     e32:	0b b6       	in	r0, 0x3b	; 59
     e34:	0f 92       	push	r0
     e36:	2f 93       	push	r18
     e38:	3f 93       	push	r19
     e3a:	4f 93       	push	r20
     e3c:	5f 93       	push	r21
     e3e:	6f 93       	push	r22
     e40:	7f 93       	push	r23
     e42:	8f 93       	push	r24
     e44:	9f 93       	push	r25
     e46:	af 93       	push	r26
     e48:	bf 93       	push	r27
     e4a:	ef 93       	push	r30
     e4c:	ff 93       	push	r31
     e4e:	e0 91 72 22 	lds	r30, 0x2272	; 0x802272 <tc_tcc1_ccb_callback>
     e52:	f0 91 73 22 	lds	r31, 0x2273	; 0x802273 <tc_tcc1_ccb_callback+0x1>
     e56:	30 97       	sbiw	r30, 0x00	; 0
     e58:	09 f0       	breq	.+2      	; 0xe5c <__vector_23+0x34>
     e5a:	19 95       	eicall
     e5c:	ff 91       	pop	r31
     e5e:	ef 91       	pop	r30
     e60:	bf 91       	pop	r27
     e62:	af 91       	pop	r26
     e64:	9f 91       	pop	r25
     e66:	8f 91       	pop	r24
     e68:	7f 91       	pop	r23
     e6a:	6f 91       	pop	r22
     e6c:	5f 91       	pop	r21
     e6e:	4f 91       	pop	r20
     e70:	3f 91       	pop	r19
     e72:	2f 91       	pop	r18
     e74:	0f 90       	pop	r0
     e76:	0b be       	out	0x3b, r0	; 59
     e78:	0f 90       	pop	r0
     e7a:	0f be       	out	0x3f, r0	; 63
     e7c:	0f 90       	pop	r0
     e7e:	1f 90       	pop	r1
     e80:	18 95       	reti

00000e82 <__vector_77>:
     e82:	1f 92       	push	r1
     e84:	0f 92       	push	r0
     e86:	0f b6       	in	r0, 0x3f	; 63
     e88:	0f 92       	push	r0
     e8a:	11 24       	eor	r1, r1
     e8c:	0b b6       	in	r0, 0x3b	; 59
     e8e:	0f 92       	push	r0
     e90:	2f 93       	push	r18
     e92:	3f 93       	push	r19
     e94:	4f 93       	push	r20
     e96:	5f 93       	push	r21
     e98:	6f 93       	push	r22
     e9a:	7f 93       	push	r23
     e9c:	8f 93       	push	r24
     e9e:	9f 93       	push	r25
     ea0:	af 93       	push	r26
     ea2:	bf 93       	push	r27
     ea4:	ef 93       	push	r30
     ea6:	ff 93       	push	r31
     ea8:	e0 91 70 22 	lds	r30, 0x2270	; 0x802270 <tc_tcd0_ovf_callback>
     eac:	f0 91 71 22 	lds	r31, 0x2271	; 0x802271 <tc_tcd0_ovf_callback+0x1>
     eb0:	30 97       	sbiw	r30, 0x00	; 0
     eb2:	09 f0       	breq	.+2      	; 0xeb6 <__vector_77+0x34>
     eb4:	19 95       	eicall
     eb6:	ff 91       	pop	r31
     eb8:	ef 91       	pop	r30
     eba:	bf 91       	pop	r27
     ebc:	af 91       	pop	r26
     ebe:	9f 91       	pop	r25
     ec0:	8f 91       	pop	r24
     ec2:	7f 91       	pop	r23
     ec4:	6f 91       	pop	r22
     ec6:	5f 91       	pop	r21
     ec8:	4f 91       	pop	r20
     eca:	3f 91       	pop	r19
     ecc:	2f 91       	pop	r18
     ece:	0f 90       	pop	r0
     ed0:	0b be       	out	0x3b, r0	; 59
     ed2:	0f 90       	pop	r0
     ed4:	0f be       	out	0x3f, r0	; 63
     ed6:	0f 90       	pop	r0
     ed8:	1f 90       	pop	r1
     eda:	18 95       	reti

00000edc <__vector_78>:
     edc:	1f 92       	push	r1
     ede:	0f 92       	push	r0
     ee0:	0f b6       	in	r0, 0x3f	; 63
     ee2:	0f 92       	push	r0
     ee4:	11 24       	eor	r1, r1
     ee6:	0b b6       	in	r0, 0x3b	; 59
     ee8:	0f 92       	push	r0
     eea:	2f 93       	push	r18
     eec:	3f 93       	push	r19
     eee:	4f 93       	push	r20
     ef0:	5f 93       	push	r21
     ef2:	6f 93       	push	r22
     ef4:	7f 93       	push	r23
     ef6:	8f 93       	push	r24
     ef8:	9f 93       	push	r25
     efa:	af 93       	push	r26
     efc:	bf 93       	push	r27
     efe:	ef 93       	push	r30
     f00:	ff 93       	push	r31
     f02:	e0 91 6e 22 	lds	r30, 0x226E	; 0x80226e <tc_tcd0_err_callback>
     f06:	f0 91 6f 22 	lds	r31, 0x226F	; 0x80226f <tc_tcd0_err_callback+0x1>
     f0a:	30 97       	sbiw	r30, 0x00	; 0
     f0c:	09 f0       	breq	.+2      	; 0xf10 <__vector_78+0x34>
     f0e:	19 95       	eicall
     f10:	ff 91       	pop	r31
     f12:	ef 91       	pop	r30
     f14:	bf 91       	pop	r27
     f16:	af 91       	pop	r26
     f18:	9f 91       	pop	r25
     f1a:	8f 91       	pop	r24
     f1c:	7f 91       	pop	r23
     f1e:	6f 91       	pop	r22
     f20:	5f 91       	pop	r21
     f22:	4f 91       	pop	r20
     f24:	3f 91       	pop	r19
     f26:	2f 91       	pop	r18
     f28:	0f 90       	pop	r0
     f2a:	0b be       	out	0x3b, r0	; 59
     f2c:	0f 90       	pop	r0
     f2e:	0f be       	out	0x3f, r0	; 63
     f30:	0f 90       	pop	r0
     f32:	1f 90       	pop	r1
     f34:	18 95       	reti

00000f36 <__vector_79>:
     f36:	1f 92       	push	r1
     f38:	0f 92       	push	r0
     f3a:	0f b6       	in	r0, 0x3f	; 63
     f3c:	0f 92       	push	r0
     f3e:	11 24       	eor	r1, r1
     f40:	0b b6       	in	r0, 0x3b	; 59
     f42:	0f 92       	push	r0
     f44:	2f 93       	push	r18
     f46:	3f 93       	push	r19
     f48:	4f 93       	push	r20
     f4a:	5f 93       	push	r21
     f4c:	6f 93       	push	r22
     f4e:	7f 93       	push	r23
     f50:	8f 93       	push	r24
     f52:	9f 93       	push	r25
     f54:	af 93       	push	r26
     f56:	bf 93       	push	r27
     f58:	ef 93       	push	r30
     f5a:	ff 93       	push	r31
     f5c:	e0 91 6c 22 	lds	r30, 0x226C	; 0x80226c <tc_tcd0_cca_callback>
     f60:	f0 91 6d 22 	lds	r31, 0x226D	; 0x80226d <tc_tcd0_cca_callback+0x1>
     f64:	30 97       	sbiw	r30, 0x00	; 0
     f66:	09 f0       	breq	.+2      	; 0xf6a <__vector_79+0x34>
     f68:	19 95       	eicall
     f6a:	ff 91       	pop	r31
     f6c:	ef 91       	pop	r30
     f6e:	bf 91       	pop	r27
     f70:	af 91       	pop	r26
     f72:	9f 91       	pop	r25
     f74:	8f 91       	pop	r24
     f76:	7f 91       	pop	r23
     f78:	6f 91       	pop	r22
     f7a:	5f 91       	pop	r21
     f7c:	4f 91       	pop	r20
     f7e:	3f 91       	pop	r19
     f80:	2f 91       	pop	r18
     f82:	0f 90       	pop	r0
     f84:	0b be       	out	0x3b, r0	; 59
     f86:	0f 90       	pop	r0
     f88:	0f be       	out	0x3f, r0	; 63
     f8a:	0f 90       	pop	r0
     f8c:	1f 90       	pop	r1
     f8e:	18 95       	reti

00000f90 <__vector_80>:
     f90:	1f 92       	push	r1
     f92:	0f 92       	push	r0
     f94:	0f b6       	in	r0, 0x3f	; 63
     f96:	0f 92       	push	r0
     f98:	11 24       	eor	r1, r1
     f9a:	0b b6       	in	r0, 0x3b	; 59
     f9c:	0f 92       	push	r0
     f9e:	2f 93       	push	r18
     fa0:	3f 93       	push	r19
     fa2:	4f 93       	push	r20
     fa4:	5f 93       	push	r21
     fa6:	6f 93       	push	r22
     fa8:	7f 93       	push	r23
     faa:	8f 93       	push	r24
     fac:	9f 93       	push	r25
     fae:	af 93       	push	r26
     fb0:	bf 93       	push	r27
     fb2:	ef 93       	push	r30
     fb4:	ff 93       	push	r31
     fb6:	e0 91 6a 22 	lds	r30, 0x226A	; 0x80226a <tc_tcd0_ccb_callback>
     fba:	f0 91 6b 22 	lds	r31, 0x226B	; 0x80226b <tc_tcd0_ccb_callback+0x1>
     fbe:	30 97       	sbiw	r30, 0x00	; 0
     fc0:	09 f0       	breq	.+2      	; 0xfc4 <__vector_80+0x34>
     fc2:	19 95       	eicall
     fc4:	ff 91       	pop	r31
     fc6:	ef 91       	pop	r30
     fc8:	bf 91       	pop	r27
     fca:	af 91       	pop	r26
     fcc:	9f 91       	pop	r25
     fce:	8f 91       	pop	r24
     fd0:	7f 91       	pop	r23
     fd2:	6f 91       	pop	r22
     fd4:	5f 91       	pop	r21
     fd6:	4f 91       	pop	r20
     fd8:	3f 91       	pop	r19
     fda:	2f 91       	pop	r18
     fdc:	0f 90       	pop	r0
     fde:	0b be       	out	0x3b, r0	; 59
     fe0:	0f 90       	pop	r0
     fe2:	0f be       	out	0x3f, r0	; 63
     fe4:	0f 90       	pop	r0
     fe6:	1f 90       	pop	r1
     fe8:	18 95       	reti

00000fea <__vector_81>:
     fea:	1f 92       	push	r1
     fec:	0f 92       	push	r0
     fee:	0f b6       	in	r0, 0x3f	; 63
     ff0:	0f 92       	push	r0
     ff2:	11 24       	eor	r1, r1
     ff4:	0b b6       	in	r0, 0x3b	; 59
     ff6:	0f 92       	push	r0
     ff8:	2f 93       	push	r18
     ffa:	3f 93       	push	r19
     ffc:	4f 93       	push	r20
     ffe:	5f 93       	push	r21
    1000:	6f 93       	push	r22
    1002:	7f 93       	push	r23
    1004:	8f 93       	push	r24
    1006:	9f 93       	push	r25
    1008:	af 93       	push	r26
    100a:	bf 93       	push	r27
    100c:	ef 93       	push	r30
    100e:	ff 93       	push	r31
    1010:	e0 91 68 22 	lds	r30, 0x2268	; 0x802268 <tc_tcd0_ccc_callback>
    1014:	f0 91 69 22 	lds	r31, 0x2269	; 0x802269 <tc_tcd0_ccc_callback+0x1>
    1018:	30 97       	sbiw	r30, 0x00	; 0
    101a:	09 f0       	breq	.+2      	; 0x101e <__vector_81+0x34>
    101c:	19 95       	eicall
    101e:	ff 91       	pop	r31
    1020:	ef 91       	pop	r30
    1022:	bf 91       	pop	r27
    1024:	af 91       	pop	r26
    1026:	9f 91       	pop	r25
    1028:	8f 91       	pop	r24
    102a:	7f 91       	pop	r23
    102c:	6f 91       	pop	r22
    102e:	5f 91       	pop	r21
    1030:	4f 91       	pop	r20
    1032:	3f 91       	pop	r19
    1034:	2f 91       	pop	r18
    1036:	0f 90       	pop	r0
    1038:	0b be       	out	0x3b, r0	; 59
    103a:	0f 90       	pop	r0
    103c:	0f be       	out	0x3f, r0	; 63
    103e:	0f 90       	pop	r0
    1040:	1f 90       	pop	r1
    1042:	18 95       	reti

00001044 <__vector_82>:
    1044:	1f 92       	push	r1
    1046:	0f 92       	push	r0
    1048:	0f b6       	in	r0, 0x3f	; 63
    104a:	0f 92       	push	r0
    104c:	11 24       	eor	r1, r1
    104e:	0b b6       	in	r0, 0x3b	; 59
    1050:	0f 92       	push	r0
    1052:	2f 93       	push	r18
    1054:	3f 93       	push	r19
    1056:	4f 93       	push	r20
    1058:	5f 93       	push	r21
    105a:	6f 93       	push	r22
    105c:	7f 93       	push	r23
    105e:	8f 93       	push	r24
    1060:	9f 93       	push	r25
    1062:	af 93       	push	r26
    1064:	bf 93       	push	r27
    1066:	ef 93       	push	r30
    1068:	ff 93       	push	r31
    106a:	e0 91 66 22 	lds	r30, 0x2266	; 0x802266 <tc_tcd0_ccd_callback>
    106e:	f0 91 67 22 	lds	r31, 0x2267	; 0x802267 <tc_tcd0_ccd_callback+0x1>
    1072:	30 97       	sbiw	r30, 0x00	; 0
    1074:	09 f0       	breq	.+2      	; 0x1078 <__vector_82+0x34>
    1076:	19 95       	eicall
    1078:	ff 91       	pop	r31
    107a:	ef 91       	pop	r30
    107c:	bf 91       	pop	r27
    107e:	af 91       	pop	r26
    1080:	9f 91       	pop	r25
    1082:	8f 91       	pop	r24
    1084:	7f 91       	pop	r23
    1086:	6f 91       	pop	r22
    1088:	5f 91       	pop	r21
    108a:	4f 91       	pop	r20
    108c:	3f 91       	pop	r19
    108e:	2f 91       	pop	r18
    1090:	0f 90       	pop	r0
    1092:	0b be       	out	0x3b, r0	; 59
    1094:	0f 90       	pop	r0
    1096:	0f be       	out	0x3f, r0	; 63
    1098:	0f 90       	pop	r0
    109a:	1f 90       	pop	r1
    109c:	18 95       	reti

0000109e <__vector_83>:
    109e:	1f 92       	push	r1
    10a0:	0f 92       	push	r0
    10a2:	0f b6       	in	r0, 0x3f	; 63
    10a4:	0f 92       	push	r0
    10a6:	11 24       	eor	r1, r1
    10a8:	0b b6       	in	r0, 0x3b	; 59
    10aa:	0f 92       	push	r0
    10ac:	2f 93       	push	r18
    10ae:	3f 93       	push	r19
    10b0:	4f 93       	push	r20
    10b2:	5f 93       	push	r21
    10b4:	6f 93       	push	r22
    10b6:	7f 93       	push	r23
    10b8:	8f 93       	push	r24
    10ba:	9f 93       	push	r25
    10bc:	af 93       	push	r26
    10be:	bf 93       	push	r27
    10c0:	ef 93       	push	r30
    10c2:	ff 93       	push	r31
    10c4:	e0 91 64 22 	lds	r30, 0x2264	; 0x802264 <tc_tcd1_ovf_callback>
    10c8:	f0 91 65 22 	lds	r31, 0x2265	; 0x802265 <tc_tcd1_ovf_callback+0x1>
    10cc:	30 97       	sbiw	r30, 0x00	; 0
    10ce:	09 f0       	breq	.+2      	; 0x10d2 <__vector_83+0x34>
    10d0:	19 95       	eicall
    10d2:	ff 91       	pop	r31
    10d4:	ef 91       	pop	r30
    10d6:	bf 91       	pop	r27
    10d8:	af 91       	pop	r26
    10da:	9f 91       	pop	r25
    10dc:	8f 91       	pop	r24
    10de:	7f 91       	pop	r23
    10e0:	6f 91       	pop	r22
    10e2:	5f 91       	pop	r21
    10e4:	4f 91       	pop	r20
    10e6:	3f 91       	pop	r19
    10e8:	2f 91       	pop	r18
    10ea:	0f 90       	pop	r0
    10ec:	0b be       	out	0x3b, r0	; 59
    10ee:	0f 90       	pop	r0
    10f0:	0f be       	out	0x3f, r0	; 63
    10f2:	0f 90       	pop	r0
    10f4:	1f 90       	pop	r1
    10f6:	18 95       	reti

000010f8 <__vector_84>:
    10f8:	1f 92       	push	r1
    10fa:	0f 92       	push	r0
    10fc:	0f b6       	in	r0, 0x3f	; 63
    10fe:	0f 92       	push	r0
    1100:	11 24       	eor	r1, r1
    1102:	0b b6       	in	r0, 0x3b	; 59
    1104:	0f 92       	push	r0
    1106:	2f 93       	push	r18
    1108:	3f 93       	push	r19
    110a:	4f 93       	push	r20
    110c:	5f 93       	push	r21
    110e:	6f 93       	push	r22
    1110:	7f 93       	push	r23
    1112:	8f 93       	push	r24
    1114:	9f 93       	push	r25
    1116:	af 93       	push	r26
    1118:	bf 93       	push	r27
    111a:	ef 93       	push	r30
    111c:	ff 93       	push	r31
    111e:	e0 91 62 22 	lds	r30, 0x2262	; 0x802262 <tc_tcd1_err_callback>
    1122:	f0 91 63 22 	lds	r31, 0x2263	; 0x802263 <tc_tcd1_err_callback+0x1>
    1126:	30 97       	sbiw	r30, 0x00	; 0
    1128:	09 f0       	breq	.+2      	; 0x112c <__vector_84+0x34>
    112a:	19 95       	eicall
    112c:	ff 91       	pop	r31
    112e:	ef 91       	pop	r30
    1130:	bf 91       	pop	r27
    1132:	af 91       	pop	r26
    1134:	9f 91       	pop	r25
    1136:	8f 91       	pop	r24
    1138:	7f 91       	pop	r23
    113a:	6f 91       	pop	r22
    113c:	5f 91       	pop	r21
    113e:	4f 91       	pop	r20
    1140:	3f 91       	pop	r19
    1142:	2f 91       	pop	r18
    1144:	0f 90       	pop	r0
    1146:	0b be       	out	0x3b, r0	; 59
    1148:	0f 90       	pop	r0
    114a:	0f be       	out	0x3f, r0	; 63
    114c:	0f 90       	pop	r0
    114e:	1f 90       	pop	r1
    1150:	18 95       	reti

00001152 <__vector_85>:
    1152:	1f 92       	push	r1
    1154:	0f 92       	push	r0
    1156:	0f b6       	in	r0, 0x3f	; 63
    1158:	0f 92       	push	r0
    115a:	11 24       	eor	r1, r1
    115c:	0b b6       	in	r0, 0x3b	; 59
    115e:	0f 92       	push	r0
    1160:	2f 93       	push	r18
    1162:	3f 93       	push	r19
    1164:	4f 93       	push	r20
    1166:	5f 93       	push	r21
    1168:	6f 93       	push	r22
    116a:	7f 93       	push	r23
    116c:	8f 93       	push	r24
    116e:	9f 93       	push	r25
    1170:	af 93       	push	r26
    1172:	bf 93       	push	r27
    1174:	ef 93       	push	r30
    1176:	ff 93       	push	r31
    1178:	e0 91 60 22 	lds	r30, 0x2260	; 0x802260 <tc_tcd1_cca_callback>
    117c:	f0 91 61 22 	lds	r31, 0x2261	; 0x802261 <tc_tcd1_cca_callback+0x1>
    1180:	30 97       	sbiw	r30, 0x00	; 0
    1182:	09 f0       	breq	.+2      	; 0x1186 <__vector_85+0x34>
    1184:	19 95       	eicall
    1186:	ff 91       	pop	r31
    1188:	ef 91       	pop	r30
    118a:	bf 91       	pop	r27
    118c:	af 91       	pop	r26
    118e:	9f 91       	pop	r25
    1190:	8f 91       	pop	r24
    1192:	7f 91       	pop	r23
    1194:	6f 91       	pop	r22
    1196:	5f 91       	pop	r21
    1198:	4f 91       	pop	r20
    119a:	3f 91       	pop	r19
    119c:	2f 91       	pop	r18
    119e:	0f 90       	pop	r0
    11a0:	0b be       	out	0x3b, r0	; 59
    11a2:	0f 90       	pop	r0
    11a4:	0f be       	out	0x3f, r0	; 63
    11a6:	0f 90       	pop	r0
    11a8:	1f 90       	pop	r1
    11aa:	18 95       	reti

000011ac <__vector_86>:
    11ac:	1f 92       	push	r1
    11ae:	0f 92       	push	r0
    11b0:	0f b6       	in	r0, 0x3f	; 63
    11b2:	0f 92       	push	r0
    11b4:	11 24       	eor	r1, r1
    11b6:	0b b6       	in	r0, 0x3b	; 59
    11b8:	0f 92       	push	r0
    11ba:	2f 93       	push	r18
    11bc:	3f 93       	push	r19
    11be:	4f 93       	push	r20
    11c0:	5f 93       	push	r21
    11c2:	6f 93       	push	r22
    11c4:	7f 93       	push	r23
    11c6:	8f 93       	push	r24
    11c8:	9f 93       	push	r25
    11ca:	af 93       	push	r26
    11cc:	bf 93       	push	r27
    11ce:	ef 93       	push	r30
    11d0:	ff 93       	push	r31
    11d2:	e0 91 5e 22 	lds	r30, 0x225E	; 0x80225e <tc_tcd1_ccb_callback>
    11d6:	f0 91 5f 22 	lds	r31, 0x225F	; 0x80225f <tc_tcd1_ccb_callback+0x1>
    11da:	30 97       	sbiw	r30, 0x00	; 0
    11dc:	09 f0       	breq	.+2      	; 0x11e0 <__vector_86+0x34>
    11de:	19 95       	eicall
    11e0:	ff 91       	pop	r31
    11e2:	ef 91       	pop	r30
    11e4:	bf 91       	pop	r27
    11e6:	af 91       	pop	r26
    11e8:	9f 91       	pop	r25
    11ea:	8f 91       	pop	r24
    11ec:	7f 91       	pop	r23
    11ee:	6f 91       	pop	r22
    11f0:	5f 91       	pop	r21
    11f2:	4f 91       	pop	r20
    11f4:	3f 91       	pop	r19
    11f6:	2f 91       	pop	r18
    11f8:	0f 90       	pop	r0
    11fa:	0b be       	out	0x3b, r0	; 59
    11fc:	0f 90       	pop	r0
    11fe:	0f be       	out	0x3f, r0	; 63
    1200:	0f 90       	pop	r0
    1202:	1f 90       	pop	r1
    1204:	18 95       	reti

00001206 <__vector_47>:
    1206:	1f 92       	push	r1
    1208:	0f 92       	push	r0
    120a:	0f b6       	in	r0, 0x3f	; 63
    120c:	0f 92       	push	r0
    120e:	11 24       	eor	r1, r1
    1210:	0b b6       	in	r0, 0x3b	; 59
    1212:	0f 92       	push	r0
    1214:	2f 93       	push	r18
    1216:	3f 93       	push	r19
    1218:	4f 93       	push	r20
    121a:	5f 93       	push	r21
    121c:	6f 93       	push	r22
    121e:	7f 93       	push	r23
    1220:	8f 93       	push	r24
    1222:	9f 93       	push	r25
    1224:	af 93       	push	r26
    1226:	bf 93       	push	r27
    1228:	ef 93       	push	r30
    122a:	ff 93       	push	r31
    122c:	e0 91 5c 22 	lds	r30, 0x225C	; 0x80225c <tc_tce0_ovf_callback>
    1230:	f0 91 5d 22 	lds	r31, 0x225D	; 0x80225d <tc_tce0_ovf_callback+0x1>
    1234:	30 97       	sbiw	r30, 0x00	; 0
    1236:	09 f0       	breq	.+2      	; 0x123a <__vector_47+0x34>
    1238:	19 95       	eicall
    123a:	ff 91       	pop	r31
    123c:	ef 91       	pop	r30
    123e:	bf 91       	pop	r27
    1240:	af 91       	pop	r26
    1242:	9f 91       	pop	r25
    1244:	8f 91       	pop	r24
    1246:	7f 91       	pop	r23
    1248:	6f 91       	pop	r22
    124a:	5f 91       	pop	r21
    124c:	4f 91       	pop	r20
    124e:	3f 91       	pop	r19
    1250:	2f 91       	pop	r18
    1252:	0f 90       	pop	r0
    1254:	0b be       	out	0x3b, r0	; 59
    1256:	0f 90       	pop	r0
    1258:	0f be       	out	0x3f, r0	; 63
    125a:	0f 90       	pop	r0
    125c:	1f 90       	pop	r1
    125e:	18 95       	reti

00001260 <__vector_48>:
    1260:	1f 92       	push	r1
    1262:	0f 92       	push	r0
    1264:	0f b6       	in	r0, 0x3f	; 63
    1266:	0f 92       	push	r0
    1268:	11 24       	eor	r1, r1
    126a:	0b b6       	in	r0, 0x3b	; 59
    126c:	0f 92       	push	r0
    126e:	2f 93       	push	r18
    1270:	3f 93       	push	r19
    1272:	4f 93       	push	r20
    1274:	5f 93       	push	r21
    1276:	6f 93       	push	r22
    1278:	7f 93       	push	r23
    127a:	8f 93       	push	r24
    127c:	9f 93       	push	r25
    127e:	af 93       	push	r26
    1280:	bf 93       	push	r27
    1282:	ef 93       	push	r30
    1284:	ff 93       	push	r31
    1286:	e0 91 5a 22 	lds	r30, 0x225A	; 0x80225a <tc_tce0_err_callback>
    128a:	f0 91 5b 22 	lds	r31, 0x225B	; 0x80225b <tc_tce0_err_callback+0x1>
    128e:	30 97       	sbiw	r30, 0x00	; 0
    1290:	09 f0       	breq	.+2      	; 0x1294 <__vector_48+0x34>
    1292:	19 95       	eicall
    1294:	ff 91       	pop	r31
    1296:	ef 91       	pop	r30
    1298:	bf 91       	pop	r27
    129a:	af 91       	pop	r26
    129c:	9f 91       	pop	r25
    129e:	8f 91       	pop	r24
    12a0:	7f 91       	pop	r23
    12a2:	6f 91       	pop	r22
    12a4:	5f 91       	pop	r21
    12a6:	4f 91       	pop	r20
    12a8:	3f 91       	pop	r19
    12aa:	2f 91       	pop	r18
    12ac:	0f 90       	pop	r0
    12ae:	0b be       	out	0x3b, r0	; 59
    12b0:	0f 90       	pop	r0
    12b2:	0f be       	out	0x3f, r0	; 63
    12b4:	0f 90       	pop	r0
    12b6:	1f 90       	pop	r1
    12b8:	18 95       	reti

000012ba <__vector_49>:
    12ba:	1f 92       	push	r1
    12bc:	0f 92       	push	r0
    12be:	0f b6       	in	r0, 0x3f	; 63
    12c0:	0f 92       	push	r0
    12c2:	11 24       	eor	r1, r1
    12c4:	0b b6       	in	r0, 0x3b	; 59
    12c6:	0f 92       	push	r0
    12c8:	2f 93       	push	r18
    12ca:	3f 93       	push	r19
    12cc:	4f 93       	push	r20
    12ce:	5f 93       	push	r21
    12d0:	6f 93       	push	r22
    12d2:	7f 93       	push	r23
    12d4:	8f 93       	push	r24
    12d6:	9f 93       	push	r25
    12d8:	af 93       	push	r26
    12da:	bf 93       	push	r27
    12dc:	ef 93       	push	r30
    12de:	ff 93       	push	r31
    12e0:	e0 91 58 22 	lds	r30, 0x2258	; 0x802258 <tc_tce0_cca_callback>
    12e4:	f0 91 59 22 	lds	r31, 0x2259	; 0x802259 <tc_tce0_cca_callback+0x1>
    12e8:	30 97       	sbiw	r30, 0x00	; 0
    12ea:	09 f0       	breq	.+2      	; 0x12ee <__vector_49+0x34>
    12ec:	19 95       	eicall
    12ee:	ff 91       	pop	r31
    12f0:	ef 91       	pop	r30
    12f2:	bf 91       	pop	r27
    12f4:	af 91       	pop	r26
    12f6:	9f 91       	pop	r25
    12f8:	8f 91       	pop	r24
    12fa:	7f 91       	pop	r23
    12fc:	6f 91       	pop	r22
    12fe:	5f 91       	pop	r21
    1300:	4f 91       	pop	r20
    1302:	3f 91       	pop	r19
    1304:	2f 91       	pop	r18
    1306:	0f 90       	pop	r0
    1308:	0b be       	out	0x3b, r0	; 59
    130a:	0f 90       	pop	r0
    130c:	0f be       	out	0x3f, r0	; 63
    130e:	0f 90       	pop	r0
    1310:	1f 90       	pop	r1
    1312:	18 95       	reti

00001314 <__vector_50>:
    1314:	1f 92       	push	r1
    1316:	0f 92       	push	r0
    1318:	0f b6       	in	r0, 0x3f	; 63
    131a:	0f 92       	push	r0
    131c:	11 24       	eor	r1, r1
    131e:	0b b6       	in	r0, 0x3b	; 59
    1320:	0f 92       	push	r0
    1322:	2f 93       	push	r18
    1324:	3f 93       	push	r19
    1326:	4f 93       	push	r20
    1328:	5f 93       	push	r21
    132a:	6f 93       	push	r22
    132c:	7f 93       	push	r23
    132e:	8f 93       	push	r24
    1330:	9f 93       	push	r25
    1332:	af 93       	push	r26
    1334:	bf 93       	push	r27
    1336:	ef 93       	push	r30
    1338:	ff 93       	push	r31
    133a:	e0 91 56 22 	lds	r30, 0x2256	; 0x802256 <tc_tce0_ccb_callback>
    133e:	f0 91 57 22 	lds	r31, 0x2257	; 0x802257 <tc_tce0_ccb_callback+0x1>
    1342:	30 97       	sbiw	r30, 0x00	; 0
    1344:	09 f0       	breq	.+2      	; 0x1348 <__vector_50+0x34>
    1346:	19 95       	eicall
    1348:	ff 91       	pop	r31
    134a:	ef 91       	pop	r30
    134c:	bf 91       	pop	r27
    134e:	af 91       	pop	r26
    1350:	9f 91       	pop	r25
    1352:	8f 91       	pop	r24
    1354:	7f 91       	pop	r23
    1356:	6f 91       	pop	r22
    1358:	5f 91       	pop	r21
    135a:	4f 91       	pop	r20
    135c:	3f 91       	pop	r19
    135e:	2f 91       	pop	r18
    1360:	0f 90       	pop	r0
    1362:	0b be       	out	0x3b, r0	; 59
    1364:	0f 90       	pop	r0
    1366:	0f be       	out	0x3f, r0	; 63
    1368:	0f 90       	pop	r0
    136a:	1f 90       	pop	r1
    136c:	18 95       	reti

0000136e <__vector_51>:
    136e:	1f 92       	push	r1
    1370:	0f 92       	push	r0
    1372:	0f b6       	in	r0, 0x3f	; 63
    1374:	0f 92       	push	r0
    1376:	11 24       	eor	r1, r1
    1378:	0b b6       	in	r0, 0x3b	; 59
    137a:	0f 92       	push	r0
    137c:	2f 93       	push	r18
    137e:	3f 93       	push	r19
    1380:	4f 93       	push	r20
    1382:	5f 93       	push	r21
    1384:	6f 93       	push	r22
    1386:	7f 93       	push	r23
    1388:	8f 93       	push	r24
    138a:	9f 93       	push	r25
    138c:	af 93       	push	r26
    138e:	bf 93       	push	r27
    1390:	ef 93       	push	r30
    1392:	ff 93       	push	r31
    1394:	e0 91 54 22 	lds	r30, 0x2254	; 0x802254 <tc_tce0_ccc_callback>
    1398:	f0 91 55 22 	lds	r31, 0x2255	; 0x802255 <tc_tce0_ccc_callback+0x1>
    139c:	30 97       	sbiw	r30, 0x00	; 0
    139e:	09 f0       	breq	.+2      	; 0x13a2 <__vector_51+0x34>
    13a0:	19 95       	eicall
    13a2:	ff 91       	pop	r31
    13a4:	ef 91       	pop	r30
    13a6:	bf 91       	pop	r27
    13a8:	af 91       	pop	r26
    13aa:	9f 91       	pop	r25
    13ac:	8f 91       	pop	r24
    13ae:	7f 91       	pop	r23
    13b0:	6f 91       	pop	r22
    13b2:	5f 91       	pop	r21
    13b4:	4f 91       	pop	r20
    13b6:	3f 91       	pop	r19
    13b8:	2f 91       	pop	r18
    13ba:	0f 90       	pop	r0
    13bc:	0b be       	out	0x3b, r0	; 59
    13be:	0f 90       	pop	r0
    13c0:	0f be       	out	0x3f, r0	; 63
    13c2:	0f 90       	pop	r0
    13c4:	1f 90       	pop	r1
    13c6:	18 95       	reti

000013c8 <__vector_52>:
    13c8:	1f 92       	push	r1
    13ca:	0f 92       	push	r0
    13cc:	0f b6       	in	r0, 0x3f	; 63
    13ce:	0f 92       	push	r0
    13d0:	11 24       	eor	r1, r1
    13d2:	0b b6       	in	r0, 0x3b	; 59
    13d4:	0f 92       	push	r0
    13d6:	2f 93       	push	r18
    13d8:	3f 93       	push	r19
    13da:	4f 93       	push	r20
    13dc:	5f 93       	push	r21
    13de:	6f 93       	push	r22
    13e0:	7f 93       	push	r23
    13e2:	8f 93       	push	r24
    13e4:	9f 93       	push	r25
    13e6:	af 93       	push	r26
    13e8:	bf 93       	push	r27
    13ea:	ef 93       	push	r30
    13ec:	ff 93       	push	r31
    13ee:	e0 91 52 22 	lds	r30, 0x2252	; 0x802252 <tc_tce0_ccd_callback>
    13f2:	f0 91 53 22 	lds	r31, 0x2253	; 0x802253 <tc_tce0_ccd_callback+0x1>
    13f6:	30 97       	sbiw	r30, 0x00	; 0
    13f8:	09 f0       	breq	.+2      	; 0x13fc <__vector_52+0x34>
    13fa:	19 95       	eicall
    13fc:	ff 91       	pop	r31
    13fe:	ef 91       	pop	r30
    1400:	bf 91       	pop	r27
    1402:	af 91       	pop	r26
    1404:	9f 91       	pop	r25
    1406:	8f 91       	pop	r24
    1408:	7f 91       	pop	r23
    140a:	6f 91       	pop	r22
    140c:	5f 91       	pop	r21
    140e:	4f 91       	pop	r20
    1410:	3f 91       	pop	r19
    1412:	2f 91       	pop	r18
    1414:	0f 90       	pop	r0
    1416:	0b be       	out	0x3b, r0	; 59
    1418:	0f 90       	pop	r0
    141a:	0f be       	out	0x3f, r0	; 63
    141c:	0f 90       	pop	r0
    141e:	1f 90       	pop	r1
    1420:	18 95       	reti

00001422 <__vector_53>:
    1422:	1f 92       	push	r1
    1424:	0f 92       	push	r0
    1426:	0f b6       	in	r0, 0x3f	; 63
    1428:	0f 92       	push	r0
    142a:	11 24       	eor	r1, r1
    142c:	0b b6       	in	r0, 0x3b	; 59
    142e:	0f 92       	push	r0
    1430:	2f 93       	push	r18
    1432:	3f 93       	push	r19
    1434:	4f 93       	push	r20
    1436:	5f 93       	push	r21
    1438:	6f 93       	push	r22
    143a:	7f 93       	push	r23
    143c:	8f 93       	push	r24
    143e:	9f 93       	push	r25
    1440:	af 93       	push	r26
    1442:	bf 93       	push	r27
    1444:	ef 93       	push	r30
    1446:	ff 93       	push	r31
    1448:	e0 91 50 22 	lds	r30, 0x2250	; 0x802250 <tc_tce1_ovf_callback>
    144c:	f0 91 51 22 	lds	r31, 0x2251	; 0x802251 <tc_tce1_ovf_callback+0x1>
    1450:	30 97       	sbiw	r30, 0x00	; 0
    1452:	09 f0       	breq	.+2      	; 0x1456 <__vector_53+0x34>
    1454:	19 95       	eicall
    1456:	ff 91       	pop	r31
    1458:	ef 91       	pop	r30
    145a:	bf 91       	pop	r27
    145c:	af 91       	pop	r26
    145e:	9f 91       	pop	r25
    1460:	8f 91       	pop	r24
    1462:	7f 91       	pop	r23
    1464:	6f 91       	pop	r22
    1466:	5f 91       	pop	r21
    1468:	4f 91       	pop	r20
    146a:	3f 91       	pop	r19
    146c:	2f 91       	pop	r18
    146e:	0f 90       	pop	r0
    1470:	0b be       	out	0x3b, r0	; 59
    1472:	0f 90       	pop	r0
    1474:	0f be       	out	0x3f, r0	; 63
    1476:	0f 90       	pop	r0
    1478:	1f 90       	pop	r1
    147a:	18 95       	reti

0000147c <__vector_54>:
    147c:	1f 92       	push	r1
    147e:	0f 92       	push	r0
    1480:	0f b6       	in	r0, 0x3f	; 63
    1482:	0f 92       	push	r0
    1484:	11 24       	eor	r1, r1
    1486:	0b b6       	in	r0, 0x3b	; 59
    1488:	0f 92       	push	r0
    148a:	2f 93       	push	r18
    148c:	3f 93       	push	r19
    148e:	4f 93       	push	r20
    1490:	5f 93       	push	r21
    1492:	6f 93       	push	r22
    1494:	7f 93       	push	r23
    1496:	8f 93       	push	r24
    1498:	9f 93       	push	r25
    149a:	af 93       	push	r26
    149c:	bf 93       	push	r27
    149e:	ef 93       	push	r30
    14a0:	ff 93       	push	r31
    14a2:	e0 91 4e 22 	lds	r30, 0x224E	; 0x80224e <tc_tce1_err_callback>
    14a6:	f0 91 4f 22 	lds	r31, 0x224F	; 0x80224f <tc_tce1_err_callback+0x1>
    14aa:	30 97       	sbiw	r30, 0x00	; 0
    14ac:	09 f0       	breq	.+2      	; 0x14b0 <__vector_54+0x34>
    14ae:	19 95       	eicall
    14b0:	ff 91       	pop	r31
    14b2:	ef 91       	pop	r30
    14b4:	bf 91       	pop	r27
    14b6:	af 91       	pop	r26
    14b8:	9f 91       	pop	r25
    14ba:	8f 91       	pop	r24
    14bc:	7f 91       	pop	r23
    14be:	6f 91       	pop	r22
    14c0:	5f 91       	pop	r21
    14c2:	4f 91       	pop	r20
    14c4:	3f 91       	pop	r19
    14c6:	2f 91       	pop	r18
    14c8:	0f 90       	pop	r0
    14ca:	0b be       	out	0x3b, r0	; 59
    14cc:	0f 90       	pop	r0
    14ce:	0f be       	out	0x3f, r0	; 63
    14d0:	0f 90       	pop	r0
    14d2:	1f 90       	pop	r1
    14d4:	18 95       	reti

000014d6 <__vector_55>:
    14d6:	1f 92       	push	r1
    14d8:	0f 92       	push	r0
    14da:	0f b6       	in	r0, 0x3f	; 63
    14dc:	0f 92       	push	r0
    14de:	11 24       	eor	r1, r1
    14e0:	0b b6       	in	r0, 0x3b	; 59
    14e2:	0f 92       	push	r0
    14e4:	2f 93       	push	r18
    14e6:	3f 93       	push	r19
    14e8:	4f 93       	push	r20
    14ea:	5f 93       	push	r21
    14ec:	6f 93       	push	r22
    14ee:	7f 93       	push	r23
    14f0:	8f 93       	push	r24
    14f2:	9f 93       	push	r25
    14f4:	af 93       	push	r26
    14f6:	bf 93       	push	r27
    14f8:	ef 93       	push	r30
    14fa:	ff 93       	push	r31
    14fc:	e0 91 4c 22 	lds	r30, 0x224C	; 0x80224c <tc_tce1_cca_callback>
    1500:	f0 91 4d 22 	lds	r31, 0x224D	; 0x80224d <tc_tce1_cca_callback+0x1>
    1504:	30 97       	sbiw	r30, 0x00	; 0
    1506:	09 f0       	breq	.+2      	; 0x150a <__vector_55+0x34>
    1508:	19 95       	eicall
    150a:	ff 91       	pop	r31
    150c:	ef 91       	pop	r30
    150e:	bf 91       	pop	r27
    1510:	af 91       	pop	r26
    1512:	9f 91       	pop	r25
    1514:	8f 91       	pop	r24
    1516:	7f 91       	pop	r23
    1518:	6f 91       	pop	r22
    151a:	5f 91       	pop	r21
    151c:	4f 91       	pop	r20
    151e:	3f 91       	pop	r19
    1520:	2f 91       	pop	r18
    1522:	0f 90       	pop	r0
    1524:	0b be       	out	0x3b, r0	; 59
    1526:	0f 90       	pop	r0
    1528:	0f be       	out	0x3f, r0	; 63
    152a:	0f 90       	pop	r0
    152c:	1f 90       	pop	r1
    152e:	18 95       	reti

00001530 <__vector_56>:
    1530:	1f 92       	push	r1
    1532:	0f 92       	push	r0
    1534:	0f b6       	in	r0, 0x3f	; 63
    1536:	0f 92       	push	r0
    1538:	11 24       	eor	r1, r1
    153a:	0b b6       	in	r0, 0x3b	; 59
    153c:	0f 92       	push	r0
    153e:	2f 93       	push	r18
    1540:	3f 93       	push	r19
    1542:	4f 93       	push	r20
    1544:	5f 93       	push	r21
    1546:	6f 93       	push	r22
    1548:	7f 93       	push	r23
    154a:	8f 93       	push	r24
    154c:	9f 93       	push	r25
    154e:	af 93       	push	r26
    1550:	bf 93       	push	r27
    1552:	ef 93       	push	r30
    1554:	ff 93       	push	r31
    1556:	e0 91 4a 22 	lds	r30, 0x224A	; 0x80224a <tc_tce1_ccb_callback>
    155a:	f0 91 4b 22 	lds	r31, 0x224B	; 0x80224b <tc_tce1_ccb_callback+0x1>
    155e:	30 97       	sbiw	r30, 0x00	; 0
    1560:	09 f0       	breq	.+2      	; 0x1564 <__vector_56+0x34>
    1562:	19 95       	eicall
    1564:	ff 91       	pop	r31
    1566:	ef 91       	pop	r30
    1568:	bf 91       	pop	r27
    156a:	af 91       	pop	r26
    156c:	9f 91       	pop	r25
    156e:	8f 91       	pop	r24
    1570:	7f 91       	pop	r23
    1572:	6f 91       	pop	r22
    1574:	5f 91       	pop	r21
    1576:	4f 91       	pop	r20
    1578:	3f 91       	pop	r19
    157a:	2f 91       	pop	r18
    157c:	0f 90       	pop	r0
    157e:	0b be       	out	0x3b, r0	; 59
    1580:	0f 90       	pop	r0
    1582:	0f be       	out	0x3f, r0	; 63
    1584:	0f 90       	pop	r0
    1586:	1f 90       	pop	r1
    1588:	18 95       	reti

0000158a <__vector_108>:
    158a:	1f 92       	push	r1
    158c:	0f 92       	push	r0
    158e:	0f b6       	in	r0, 0x3f	; 63
    1590:	0f 92       	push	r0
    1592:	11 24       	eor	r1, r1
    1594:	0b b6       	in	r0, 0x3b	; 59
    1596:	0f 92       	push	r0
    1598:	2f 93       	push	r18
    159a:	3f 93       	push	r19
    159c:	4f 93       	push	r20
    159e:	5f 93       	push	r21
    15a0:	6f 93       	push	r22
    15a2:	7f 93       	push	r23
    15a4:	8f 93       	push	r24
    15a6:	9f 93       	push	r25
    15a8:	af 93       	push	r26
    15aa:	bf 93       	push	r27
    15ac:	ef 93       	push	r30
    15ae:	ff 93       	push	r31
    15b0:	e0 91 48 22 	lds	r30, 0x2248	; 0x802248 <tc_tcf0_ovf_callback>
    15b4:	f0 91 49 22 	lds	r31, 0x2249	; 0x802249 <tc_tcf0_ovf_callback+0x1>
    15b8:	30 97       	sbiw	r30, 0x00	; 0
    15ba:	09 f0       	breq	.+2      	; 0x15be <__vector_108+0x34>
    15bc:	19 95       	eicall
    15be:	ff 91       	pop	r31
    15c0:	ef 91       	pop	r30
    15c2:	bf 91       	pop	r27
    15c4:	af 91       	pop	r26
    15c6:	9f 91       	pop	r25
    15c8:	8f 91       	pop	r24
    15ca:	7f 91       	pop	r23
    15cc:	6f 91       	pop	r22
    15ce:	5f 91       	pop	r21
    15d0:	4f 91       	pop	r20
    15d2:	3f 91       	pop	r19
    15d4:	2f 91       	pop	r18
    15d6:	0f 90       	pop	r0
    15d8:	0b be       	out	0x3b, r0	; 59
    15da:	0f 90       	pop	r0
    15dc:	0f be       	out	0x3f, r0	; 63
    15de:	0f 90       	pop	r0
    15e0:	1f 90       	pop	r1
    15e2:	18 95       	reti

000015e4 <__vector_109>:
    15e4:	1f 92       	push	r1
    15e6:	0f 92       	push	r0
    15e8:	0f b6       	in	r0, 0x3f	; 63
    15ea:	0f 92       	push	r0
    15ec:	11 24       	eor	r1, r1
    15ee:	0b b6       	in	r0, 0x3b	; 59
    15f0:	0f 92       	push	r0
    15f2:	2f 93       	push	r18
    15f4:	3f 93       	push	r19
    15f6:	4f 93       	push	r20
    15f8:	5f 93       	push	r21
    15fa:	6f 93       	push	r22
    15fc:	7f 93       	push	r23
    15fe:	8f 93       	push	r24
    1600:	9f 93       	push	r25
    1602:	af 93       	push	r26
    1604:	bf 93       	push	r27
    1606:	ef 93       	push	r30
    1608:	ff 93       	push	r31
    160a:	e0 91 46 22 	lds	r30, 0x2246	; 0x802246 <tc_tcf0_err_callback>
    160e:	f0 91 47 22 	lds	r31, 0x2247	; 0x802247 <tc_tcf0_err_callback+0x1>
    1612:	30 97       	sbiw	r30, 0x00	; 0
    1614:	09 f0       	breq	.+2      	; 0x1618 <__vector_109+0x34>
    1616:	19 95       	eicall
    1618:	ff 91       	pop	r31
    161a:	ef 91       	pop	r30
    161c:	bf 91       	pop	r27
    161e:	af 91       	pop	r26
    1620:	9f 91       	pop	r25
    1622:	8f 91       	pop	r24
    1624:	7f 91       	pop	r23
    1626:	6f 91       	pop	r22
    1628:	5f 91       	pop	r21
    162a:	4f 91       	pop	r20
    162c:	3f 91       	pop	r19
    162e:	2f 91       	pop	r18
    1630:	0f 90       	pop	r0
    1632:	0b be       	out	0x3b, r0	; 59
    1634:	0f 90       	pop	r0
    1636:	0f be       	out	0x3f, r0	; 63
    1638:	0f 90       	pop	r0
    163a:	1f 90       	pop	r1
    163c:	18 95       	reti

0000163e <__vector_110>:
    163e:	1f 92       	push	r1
    1640:	0f 92       	push	r0
    1642:	0f b6       	in	r0, 0x3f	; 63
    1644:	0f 92       	push	r0
    1646:	11 24       	eor	r1, r1
    1648:	0b b6       	in	r0, 0x3b	; 59
    164a:	0f 92       	push	r0
    164c:	2f 93       	push	r18
    164e:	3f 93       	push	r19
    1650:	4f 93       	push	r20
    1652:	5f 93       	push	r21
    1654:	6f 93       	push	r22
    1656:	7f 93       	push	r23
    1658:	8f 93       	push	r24
    165a:	9f 93       	push	r25
    165c:	af 93       	push	r26
    165e:	bf 93       	push	r27
    1660:	ef 93       	push	r30
    1662:	ff 93       	push	r31
    1664:	e0 91 44 22 	lds	r30, 0x2244	; 0x802244 <tc_tcf0_cca_callback>
    1668:	f0 91 45 22 	lds	r31, 0x2245	; 0x802245 <tc_tcf0_cca_callback+0x1>
    166c:	30 97       	sbiw	r30, 0x00	; 0
    166e:	09 f0       	breq	.+2      	; 0x1672 <__vector_110+0x34>
    1670:	19 95       	eicall
    1672:	ff 91       	pop	r31
    1674:	ef 91       	pop	r30
    1676:	bf 91       	pop	r27
    1678:	af 91       	pop	r26
    167a:	9f 91       	pop	r25
    167c:	8f 91       	pop	r24
    167e:	7f 91       	pop	r23
    1680:	6f 91       	pop	r22
    1682:	5f 91       	pop	r21
    1684:	4f 91       	pop	r20
    1686:	3f 91       	pop	r19
    1688:	2f 91       	pop	r18
    168a:	0f 90       	pop	r0
    168c:	0b be       	out	0x3b, r0	; 59
    168e:	0f 90       	pop	r0
    1690:	0f be       	out	0x3f, r0	; 63
    1692:	0f 90       	pop	r0
    1694:	1f 90       	pop	r1
    1696:	18 95       	reti

00001698 <__vector_111>:
    1698:	1f 92       	push	r1
    169a:	0f 92       	push	r0
    169c:	0f b6       	in	r0, 0x3f	; 63
    169e:	0f 92       	push	r0
    16a0:	11 24       	eor	r1, r1
    16a2:	0b b6       	in	r0, 0x3b	; 59
    16a4:	0f 92       	push	r0
    16a6:	2f 93       	push	r18
    16a8:	3f 93       	push	r19
    16aa:	4f 93       	push	r20
    16ac:	5f 93       	push	r21
    16ae:	6f 93       	push	r22
    16b0:	7f 93       	push	r23
    16b2:	8f 93       	push	r24
    16b4:	9f 93       	push	r25
    16b6:	af 93       	push	r26
    16b8:	bf 93       	push	r27
    16ba:	ef 93       	push	r30
    16bc:	ff 93       	push	r31
    16be:	e0 91 42 22 	lds	r30, 0x2242	; 0x802242 <tc_tcf0_ccb_callback>
    16c2:	f0 91 43 22 	lds	r31, 0x2243	; 0x802243 <tc_tcf0_ccb_callback+0x1>
    16c6:	30 97       	sbiw	r30, 0x00	; 0
    16c8:	09 f0       	breq	.+2      	; 0x16cc <__vector_111+0x34>
    16ca:	19 95       	eicall
    16cc:	ff 91       	pop	r31
    16ce:	ef 91       	pop	r30
    16d0:	bf 91       	pop	r27
    16d2:	af 91       	pop	r26
    16d4:	9f 91       	pop	r25
    16d6:	8f 91       	pop	r24
    16d8:	7f 91       	pop	r23
    16da:	6f 91       	pop	r22
    16dc:	5f 91       	pop	r21
    16de:	4f 91       	pop	r20
    16e0:	3f 91       	pop	r19
    16e2:	2f 91       	pop	r18
    16e4:	0f 90       	pop	r0
    16e6:	0b be       	out	0x3b, r0	; 59
    16e8:	0f 90       	pop	r0
    16ea:	0f be       	out	0x3f, r0	; 63
    16ec:	0f 90       	pop	r0
    16ee:	1f 90       	pop	r1
    16f0:	18 95       	reti

000016f2 <__vector_112>:
    16f2:	1f 92       	push	r1
    16f4:	0f 92       	push	r0
    16f6:	0f b6       	in	r0, 0x3f	; 63
    16f8:	0f 92       	push	r0
    16fa:	11 24       	eor	r1, r1
    16fc:	0b b6       	in	r0, 0x3b	; 59
    16fe:	0f 92       	push	r0
    1700:	2f 93       	push	r18
    1702:	3f 93       	push	r19
    1704:	4f 93       	push	r20
    1706:	5f 93       	push	r21
    1708:	6f 93       	push	r22
    170a:	7f 93       	push	r23
    170c:	8f 93       	push	r24
    170e:	9f 93       	push	r25
    1710:	af 93       	push	r26
    1712:	bf 93       	push	r27
    1714:	ef 93       	push	r30
    1716:	ff 93       	push	r31
    1718:	e0 91 40 22 	lds	r30, 0x2240	; 0x802240 <tc_tcf0_ccc_callback>
    171c:	f0 91 41 22 	lds	r31, 0x2241	; 0x802241 <tc_tcf0_ccc_callback+0x1>
    1720:	30 97       	sbiw	r30, 0x00	; 0
    1722:	09 f0       	breq	.+2      	; 0x1726 <__vector_112+0x34>
    1724:	19 95       	eicall
    1726:	ff 91       	pop	r31
    1728:	ef 91       	pop	r30
    172a:	bf 91       	pop	r27
    172c:	af 91       	pop	r26
    172e:	9f 91       	pop	r25
    1730:	8f 91       	pop	r24
    1732:	7f 91       	pop	r23
    1734:	6f 91       	pop	r22
    1736:	5f 91       	pop	r21
    1738:	4f 91       	pop	r20
    173a:	3f 91       	pop	r19
    173c:	2f 91       	pop	r18
    173e:	0f 90       	pop	r0
    1740:	0b be       	out	0x3b, r0	; 59
    1742:	0f 90       	pop	r0
    1744:	0f be       	out	0x3f, r0	; 63
    1746:	0f 90       	pop	r0
    1748:	1f 90       	pop	r1
    174a:	18 95       	reti

0000174c <__vector_113>:
    174c:	1f 92       	push	r1
    174e:	0f 92       	push	r0
    1750:	0f b6       	in	r0, 0x3f	; 63
    1752:	0f 92       	push	r0
    1754:	11 24       	eor	r1, r1
    1756:	0b b6       	in	r0, 0x3b	; 59
    1758:	0f 92       	push	r0
    175a:	2f 93       	push	r18
    175c:	3f 93       	push	r19
    175e:	4f 93       	push	r20
    1760:	5f 93       	push	r21
    1762:	6f 93       	push	r22
    1764:	7f 93       	push	r23
    1766:	8f 93       	push	r24
    1768:	9f 93       	push	r25
    176a:	af 93       	push	r26
    176c:	bf 93       	push	r27
    176e:	ef 93       	push	r30
    1770:	ff 93       	push	r31
    1772:	e0 91 3e 22 	lds	r30, 0x223E	; 0x80223e <tc_tcf0_ccd_callback>
    1776:	f0 91 3f 22 	lds	r31, 0x223F	; 0x80223f <tc_tcf0_ccd_callback+0x1>
    177a:	30 97       	sbiw	r30, 0x00	; 0
    177c:	09 f0       	breq	.+2      	; 0x1780 <__vector_113+0x34>
    177e:	19 95       	eicall
    1780:	ff 91       	pop	r31
    1782:	ef 91       	pop	r30
    1784:	bf 91       	pop	r27
    1786:	af 91       	pop	r26
    1788:	9f 91       	pop	r25
    178a:	8f 91       	pop	r24
    178c:	7f 91       	pop	r23
    178e:	6f 91       	pop	r22
    1790:	5f 91       	pop	r21
    1792:	4f 91       	pop	r20
    1794:	3f 91       	pop	r19
    1796:	2f 91       	pop	r18
    1798:	0f 90       	pop	r0
    179a:	0b be       	out	0x3b, r0	; 59
    179c:	0f 90       	pop	r0
    179e:	0f be       	out	0x3f, r0	; 63
    17a0:	0f 90       	pop	r0
    17a2:	1f 90       	pop	r1
    17a4:	18 95       	reti

000017a6 <tc_enable>:
    17a6:	1f 93       	push	r17
    17a8:	cf 93       	push	r28
    17aa:	df 93       	push	r29
    17ac:	1f 92       	push	r1
    17ae:	1f 92       	push	r1
    17b0:	cd b7       	in	r28, 0x3d	; 61
    17b2:	de b7       	in	r29, 0x3e	; 62
    17b4:	2f b7       	in	r18, 0x3f	; 63
    17b6:	2a 83       	std	Y+2, r18	; 0x02
    17b8:	f8 94       	cli
    17ba:	1a 81       	ldd	r17, Y+2	; 0x02
    17bc:	28 2f       	mov	r18, r24
    17be:	39 2f       	mov	r19, r25
    17c0:	21 15       	cp	r18, r1
    17c2:	88 e0       	ldi	r24, 0x08	; 8
    17c4:	38 07       	cpc	r19, r24
    17c6:	39 f4       	brne	.+14     	; 0x17d6 <tc_enable+0x30>
    17c8:	61 e0       	ldi	r22, 0x01	; 1
    17ca:	83 e0       	ldi	r24, 0x03	; 3
    17cc:	46 d6       	rcall	.+3212   	; 0x245a <sysclk_enable_module>
    17ce:	64 e0       	ldi	r22, 0x04	; 4
    17d0:	83 e0       	ldi	r24, 0x03	; 3
    17d2:	43 d6       	rcall	.+3206   	; 0x245a <sysclk_enable_module>
    17d4:	43 c0       	rjmp	.+134    	; 0x185c <tc_enable+0xb6>
    17d6:	20 34       	cpi	r18, 0x40	; 64
    17d8:	88 e0       	ldi	r24, 0x08	; 8
    17da:	38 07       	cpc	r19, r24
    17dc:	39 f4       	brne	.+14     	; 0x17ec <tc_enable+0x46>
    17de:	62 e0       	ldi	r22, 0x02	; 2
    17e0:	83 e0       	ldi	r24, 0x03	; 3
    17e2:	3b d6       	rcall	.+3190   	; 0x245a <sysclk_enable_module>
    17e4:	64 e0       	ldi	r22, 0x04	; 4
    17e6:	83 e0       	ldi	r24, 0x03	; 3
    17e8:	38 d6       	rcall	.+3184   	; 0x245a <sysclk_enable_module>
    17ea:	38 c0       	rjmp	.+112    	; 0x185c <tc_enable+0xb6>
    17ec:	21 15       	cp	r18, r1
    17ee:	89 e0       	ldi	r24, 0x09	; 9
    17f0:	38 07       	cpc	r19, r24
    17f2:	39 f4       	brne	.+14     	; 0x1802 <tc_enable+0x5c>
    17f4:	61 e0       	ldi	r22, 0x01	; 1
    17f6:	84 e0       	ldi	r24, 0x04	; 4
    17f8:	30 d6       	rcall	.+3168   	; 0x245a <sysclk_enable_module>
    17fa:	64 e0       	ldi	r22, 0x04	; 4
    17fc:	84 e0       	ldi	r24, 0x04	; 4
    17fe:	2d d6       	rcall	.+3162   	; 0x245a <sysclk_enable_module>
    1800:	2d c0       	rjmp	.+90     	; 0x185c <tc_enable+0xb6>
    1802:	20 34       	cpi	r18, 0x40	; 64
    1804:	89 e0       	ldi	r24, 0x09	; 9
    1806:	38 07       	cpc	r19, r24
    1808:	39 f4       	brne	.+14     	; 0x1818 <tc_enable+0x72>
    180a:	62 e0       	ldi	r22, 0x02	; 2
    180c:	84 e0       	ldi	r24, 0x04	; 4
    180e:	25 d6       	rcall	.+3146   	; 0x245a <sysclk_enable_module>
    1810:	64 e0       	ldi	r22, 0x04	; 4
    1812:	84 e0       	ldi	r24, 0x04	; 4
    1814:	22 d6       	rcall	.+3140   	; 0x245a <sysclk_enable_module>
    1816:	22 c0       	rjmp	.+68     	; 0x185c <tc_enable+0xb6>
    1818:	21 15       	cp	r18, r1
    181a:	8a e0       	ldi	r24, 0x0A	; 10
    181c:	38 07       	cpc	r19, r24
    181e:	39 f4       	brne	.+14     	; 0x182e <tc_enable+0x88>
    1820:	61 e0       	ldi	r22, 0x01	; 1
    1822:	85 e0       	ldi	r24, 0x05	; 5
    1824:	1a d6       	rcall	.+3124   	; 0x245a <sysclk_enable_module>
    1826:	64 e0       	ldi	r22, 0x04	; 4
    1828:	85 e0       	ldi	r24, 0x05	; 5
    182a:	17 d6       	rcall	.+3118   	; 0x245a <sysclk_enable_module>
    182c:	17 c0       	rjmp	.+46     	; 0x185c <tc_enable+0xb6>
    182e:	20 34       	cpi	r18, 0x40	; 64
    1830:	8a e0       	ldi	r24, 0x0A	; 10
    1832:	38 07       	cpc	r19, r24
    1834:	39 f4       	brne	.+14     	; 0x1844 <tc_enable+0x9e>
    1836:	62 e0       	ldi	r22, 0x02	; 2
    1838:	85 e0       	ldi	r24, 0x05	; 5
    183a:	0f d6       	rcall	.+3102   	; 0x245a <sysclk_enable_module>
    183c:	64 e0       	ldi	r22, 0x04	; 4
    183e:	85 e0       	ldi	r24, 0x05	; 5
    1840:	0c d6       	rcall	.+3096   	; 0x245a <sysclk_enable_module>
    1842:	0c c0       	rjmp	.+24     	; 0x185c <tc_enable+0xb6>
    1844:	21 15       	cp	r18, r1
    1846:	3b 40       	sbci	r19, 0x0B	; 11
    1848:	39 f4       	brne	.+14     	; 0x1858 <tc_enable+0xb2>
    184a:	61 e0       	ldi	r22, 0x01	; 1
    184c:	86 e0       	ldi	r24, 0x06	; 6
    184e:	05 d6       	rcall	.+3082   	; 0x245a <sysclk_enable_module>
    1850:	64 e0       	ldi	r22, 0x04	; 4
    1852:	86 e0       	ldi	r24, 0x06	; 6
    1854:	02 d6       	rcall	.+3076   	; 0x245a <sysclk_enable_module>
    1856:	02 c0       	rjmp	.+4      	; 0x185c <tc_enable+0xb6>
    1858:	1f bf       	out	0x3f, r17	; 63
    185a:	10 c0       	rjmp	.+32     	; 0x187c <tc_enable+0xd6>
    185c:	80 91 57 23 	lds	r24, 0x2357	; 0x802357 <sleepmgr_locks+0x1>
    1860:	8f 3f       	cpi	r24, 0xFF	; 255
    1862:	09 f4       	brne	.+2      	; 0x1866 <tc_enable+0xc0>
    1864:	ff cf       	rjmp	.-2      	; 0x1864 <tc_enable+0xbe>
    1866:	8f b7       	in	r24, 0x3f	; 63
    1868:	89 83       	std	Y+1, r24	; 0x01
    186a:	f8 94       	cli
    186c:	99 81       	ldd	r25, Y+1	; 0x01
    186e:	e6 e5       	ldi	r30, 0x56	; 86
    1870:	f3 e2       	ldi	r31, 0x23	; 35
    1872:	81 81       	ldd	r24, Z+1	; 0x01
    1874:	8f 5f       	subi	r24, 0xFF	; 255
    1876:	81 83       	std	Z+1, r24	; 0x01
    1878:	9f bf       	out	0x3f, r25	; 63
    187a:	1f bf       	out	0x3f, r17	; 63
    187c:	0f 90       	pop	r0
    187e:	0f 90       	pop	r0
    1880:	df 91       	pop	r29
    1882:	cf 91       	pop	r28
    1884:	1f 91       	pop	r17
    1886:	08 95       	ret

00001888 <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    1888:	81 15       	cp	r24, r1
    188a:	28 e0       	ldi	r18, 0x08	; 8
    188c:	92 07       	cpc	r25, r18
    188e:	29 f4       	brne	.+10     	; 0x189a <tc_set_overflow_interrupt_callback+0x12>
		tc_tcc0_ovf_callback = callback;
    1890:	60 93 84 22 	sts	0x2284, r22	; 0x802284 <tc_tcc0_ovf_callback>
    1894:	70 93 85 22 	sts	0x2285, r23	; 0x802285 <tc_tcc0_ovf_callback+0x1>
    1898:	08 95       	ret
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    189a:	80 34       	cpi	r24, 0x40	; 64
    189c:	28 e0       	ldi	r18, 0x08	; 8
    189e:	92 07       	cpc	r25, r18
    18a0:	29 f4       	brne	.+10     	; 0x18ac <tc_set_overflow_interrupt_callback+0x24>
		tc_tcc1_ovf_callback = callback;
    18a2:	60 93 78 22 	sts	0x2278, r22	; 0x802278 <tc_tcc1_ovf_callback>
    18a6:	70 93 79 22 	sts	0x2279, r23	; 0x802279 <tc_tcc1_ovf_callback+0x1>
    18aa:	08 95       	ret
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    18ac:	81 15       	cp	r24, r1
    18ae:	29 e0       	ldi	r18, 0x09	; 9
    18b0:	92 07       	cpc	r25, r18
    18b2:	29 f4       	brne	.+10     	; 0x18be <tc_set_overflow_interrupt_callback+0x36>
		tc_tcd0_ovf_callback = callback;
    18b4:	60 93 70 22 	sts	0x2270, r22	; 0x802270 <tc_tcd0_ovf_callback>
    18b8:	70 93 71 22 	sts	0x2271, r23	; 0x802271 <tc_tcd0_ovf_callback+0x1>
    18bc:	08 95       	ret
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    18be:	80 34       	cpi	r24, 0x40	; 64
    18c0:	29 e0       	ldi	r18, 0x09	; 9
    18c2:	92 07       	cpc	r25, r18
    18c4:	29 f4       	brne	.+10     	; 0x18d0 <tc_set_overflow_interrupt_callback+0x48>
		tc_tcd1_ovf_callback = callback;
    18c6:	60 93 64 22 	sts	0x2264, r22	; 0x802264 <tc_tcd1_ovf_callback>
    18ca:	70 93 65 22 	sts	0x2265, r23	; 0x802265 <tc_tcd1_ovf_callback+0x1>
    18ce:	08 95       	ret
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    18d0:	81 15       	cp	r24, r1
    18d2:	2a e0       	ldi	r18, 0x0A	; 10
    18d4:	92 07       	cpc	r25, r18
    18d6:	29 f4       	brne	.+10     	; 0x18e2 <tc_set_overflow_interrupt_callback+0x5a>
		tc_tce0_ovf_callback = callback;
    18d8:	60 93 5c 22 	sts	0x225C, r22	; 0x80225c <tc_tce0_ovf_callback>
    18dc:	70 93 5d 22 	sts	0x225D, r23	; 0x80225d <tc_tce0_ovf_callback+0x1>
    18e0:	08 95       	ret
	} else
#endif
#ifdef TCE1
	if ((uintptr_t) tc == (uintptr_t) & TCE1) {
    18e2:	80 34       	cpi	r24, 0x40	; 64
    18e4:	2a e0       	ldi	r18, 0x0A	; 10
    18e6:	92 07       	cpc	r25, r18
    18e8:	29 f4       	brne	.+10     	; 0x18f4 <tc_set_overflow_interrupt_callback+0x6c>
		tc_tce1_ovf_callback = callback;
    18ea:	60 93 50 22 	sts	0x2250, r22	; 0x802250 <tc_tce1_ovf_callback>
    18ee:	70 93 51 22 	sts	0x2251, r23	; 0x802251 <tc_tce1_ovf_callback+0x1>
    18f2:	08 95       	ret
	} else
#endif
#ifdef TCF0
	if ((uintptr_t) tc == (uintptr_t) & TCF0) {
    18f4:	81 15       	cp	r24, r1
    18f6:	9b 40       	sbci	r25, 0x0B	; 11
    18f8:	21 f4       	brne	.+8      	; 0x1902 <tc_set_overflow_interrupt_callback+0x7a>
		tc_tcf0_ovf_callback = callback;
    18fa:	60 93 48 22 	sts	0x2248, r22	; 0x802248 <tc_tcf0_ovf_callback>
    18fe:	70 93 49 22 	sts	0x2249, r23	; 0x802249 <tc_tcf0_ovf_callback+0x1>
    1902:	08 95       	ret

00001904 <rtc_get_time>:
	RTC32.INTCTRL = 0;
	RTC32.CTRL = RTC32_ENABLE_bm;

	// Make sure it's sync'ed before return
	while (rtc_is_busy());
}
    1904:	80 e1       	ldi	r24, 0x10	; 16
    1906:	80 93 21 04 	sts	0x0421, r24	; 0x800421 <__TEXT_REGION_LENGTH__+0x700421>
    190a:	e0 e2       	ldi	r30, 0x20	; 32
    190c:	f4 e0       	ldi	r31, 0x04	; 4
    190e:	81 81       	ldd	r24, Z+1	; 0x01
    1910:	84 fd       	sbrc	r24, 4
    1912:	fd cf       	rjmp	.-6      	; 0x190e <rtc_get_time+0xa>
    1914:	60 91 24 04 	lds	r22, 0x0424	; 0x800424 <__TEXT_REGION_LENGTH__+0x700424>
    1918:	70 91 25 04 	lds	r23, 0x0425	; 0x800425 <__TEXT_REGION_LENGTH__+0x700425>
    191c:	80 91 26 04 	lds	r24, 0x0426	; 0x800426 <__TEXT_REGION_LENGTH__+0x700426>
    1920:	90 91 27 04 	lds	r25, 0x0427	; 0x800427 <__TEXT_REGION_LENGTH__+0x700427>
    1924:	08 95       	ret

00001926 <__vector_11>:
 *
 * Disables the RTC32 interrupts, then calls the alarm callback function if one
 * has been set.
 */
ISR(RTC32_COMP_vect)
{
    1926:	1f 92       	push	r1
    1928:	0f 92       	push	r0
    192a:	0f b6       	in	r0, 0x3f	; 63
    192c:	0f 92       	push	r0
    192e:	11 24       	eor	r1, r1
    1930:	0b b6       	in	r0, 0x3b	; 59
    1932:	0f 92       	push	r0
    1934:	2f 93       	push	r18
    1936:	3f 93       	push	r19
    1938:	4f 93       	push	r20
    193a:	5f 93       	push	r21
    193c:	6f 93       	push	r22
    193e:	7f 93       	push	r23
    1940:	8f 93       	push	r24
    1942:	9f 93       	push	r25
    1944:	af 93       	push	r26
    1946:	bf 93       	push	r27
    1948:	cf 93       	push	r28
    194a:	df 93       	push	r29
    194c:	ef 93       	push	r30
    194e:	ff 93       	push	r31
	RTC32.INTCTRL = 0;
    1950:	10 92 22 04 	sts	0x0422, r1	; 0x800422 <__TEXT_REGION_LENGTH__+0x700422>
	if (rtc_data.callback)
    1954:	c0 91 5c 23 	lds	r28, 0x235C	; 0x80235c <rtc_data>
    1958:	d0 91 5d 23 	lds	r29, 0x235D	; 0x80235d <rtc_data+0x1>
    195c:	20 97       	sbiw	r28, 0x00	; 0
		rtc_data.callback(rtc_get_time());
    195e:	19 f0       	breq	.+6      	; 0x1966 <__vector_11+0x40>
    1960:	d1 df       	rcall	.-94     	; 0x1904 <rtc_get_time>
    1962:	fe 01       	movw	r30, r28
}
    1964:	19 95       	eicall
    1966:	ff 91       	pop	r31
    1968:	ef 91       	pop	r30
    196a:	df 91       	pop	r29
    196c:	cf 91       	pop	r28
    196e:	bf 91       	pop	r27
    1970:	af 91       	pop	r26
    1972:	9f 91       	pop	r25
    1974:	8f 91       	pop	r24
    1976:	7f 91       	pop	r23
    1978:	6f 91       	pop	r22
    197a:	5f 91       	pop	r21
    197c:	4f 91       	pop	r20
    197e:	3f 91       	pop	r19
    1980:	2f 91       	pop	r18
    1982:	0f 90       	pop	r0
    1984:	0b be       	out	0x3b, r0	; 59
    1986:	0f 90       	pop	r0
    1988:	0f be       	out	0x3f, r0	; 63
    198a:	0f 90       	pop	r0
    198c:	1f 90       	pop	r1
    198e:	18 95       	reti

00001990 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    1990:	fc 01       	movw	r30, r24
    1992:	91 81       	ldd	r25, Z+1	; 0x01
    1994:	95 ff       	sbrs	r25, 5
    1996:	fd cf       	rjmp	.-6      	; 0x1992 <usart_putchar+0x2>
    1998:	60 83       	st	Z, r22
    199a:	80 e0       	ldi	r24, 0x00	; 0
    199c:	90 e0       	ldi	r25, 0x00	; 0
    199e:	08 95       	ret

000019a0 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    19a0:	4f 92       	push	r4
    19a2:	5f 92       	push	r5
    19a4:	6f 92       	push	r6
    19a6:	7f 92       	push	r7
    19a8:	8f 92       	push	r8
    19aa:	9f 92       	push	r9
    19ac:	af 92       	push	r10
    19ae:	bf 92       	push	r11
    19b0:	ef 92       	push	r14
    19b2:	ff 92       	push	r15
    19b4:	0f 93       	push	r16
    19b6:	1f 93       	push	r17
    19b8:	cf 93       	push	r28
    19ba:	7c 01       	movw	r14, r24
    19bc:	4a 01       	movw	r8, r20
    19be:	5b 01       	movw	r10, r22
    19c0:	28 01       	movw	r4, r16
    19c2:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    19c4:	fc 01       	movw	r30, r24
    19c6:	84 81       	ldd	r24, Z+4	; 0x04
    19c8:	82 ff       	sbrs	r24, 2
    19ca:	16 c0       	rjmp	.+44     	; 0x19f8 <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    19cc:	d9 01       	movw	r26, r18
    19ce:	c8 01       	movw	r24, r16
    19d0:	68 94       	set
    19d2:	12 f8       	bld	r1, 2
    19d4:	b6 95       	lsr	r27
    19d6:	a7 95       	ror	r26
    19d8:	97 95       	ror	r25
    19da:	87 95       	ror	r24
    19dc:	16 94       	lsr	r1
    19de:	d1 f7       	brne	.-12     	; 0x19d4 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    19e0:	b9 01       	movw	r22, r18
    19e2:	a8 01       	movw	r20, r16
    19e4:	03 2e       	mov	r0, r19
    19e6:	36 e1       	ldi	r19, 0x16	; 22
    19e8:	76 95       	lsr	r23
    19ea:	67 95       	ror	r22
    19ec:	57 95       	ror	r21
    19ee:	47 95       	ror	r20
    19f0:	3a 95       	dec	r19
    19f2:	d1 f7       	brne	.-12     	; 0x19e8 <usart_set_baudrate+0x48>
    19f4:	30 2d       	mov	r19, r0
    19f6:	15 c0       	rjmp	.+42     	; 0x1a22 <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
    19f8:	d9 01       	movw	r26, r18
    19fa:	c8 01       	movw	r24, r16
    19fc:	68 94       	set
    19fe:	13 f8       	bld	r1, 3
    1a00:	b6 95       	lsr	r27
    1a02:	a7 95       	ror	r26
    1a04:	97 95       	ror	r25
    1a06:	87 95       	ror	r24
    1a08:	16 94       	lsr	r1
    1a0a:	d1 f7       	brne	.-12     	; 0x1a00 <usart_set_baudrate+0x60>
		min_rate /= 2;
    1a0c:	b9 01       	movw	r22, r18
    1a0e:	a8 01       	movw	r20, r16
    1a10:	03 2e       	mov	r0, r19
    1a12:	37 e1       	ldi	r19, 0x17	; 23
    1a14:	76 95       	lsr	r23
    1a16:	67 95       	ror	r22
    1a18:	57 95       	ror	r21
    1a1a:	47 95       	ror	r20
    1a1c:	3a 95       	dec	r19
    1a1e:	d1 f7       	brne	.-12     	; 0x1a14 <usart_set_baudrate+0x74>
    1a20:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    1a22:	88 15       	cp	r24, r8
    1a24:	99 05       	cpc	r25, r9
    1a26:	aa 05       	cpc	r26, r10
    1a28:	bb 05       	cpc	r27, r11
    1a2a:	08 f4       	brcc	.+2      	; 0x1a2e <usart_set_baudrate+0x8e>
    1a2c:	a2 c0       	rjmp	.+324    	; 0x1b72 <usart_set_baudrate+0x1d2>
    1a2e:	84 16       	cp	r8, r20
    1a30:	95 06       	cpc	r9, r21
    1a32:	a6 06       	cpc	r10, r22
    1a34:	b7 06       	cpc	r11, r23
    1a36:	08 f4       	brcc	.+2      	; 0x1a3a <usart_set_baudrate+0x9a>
    1a38:	9e c0       	rjmp	.+316    	; 0x1b76 <usart_set_baudrate+0x1d6>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1a3a:	f7 01       	movw	r30, r14
    1a3c:	84 81       	ldd	r24, Z+4	; 0x04
    1a3e:	82 fd       	sbrc	r24, 2
    1a40:	04 c0       	rjmp	.+8      	; 0x1a4a <usart_set_baudrate+0xaa>
		baud *= 2;
    1a42:	88 0c       	add	r8, r8
    1a44:	99 1c       	adc	r9, r9
    1a46:	aa 1c       	adc	r10, r10
    1a48:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    1a4a:	c3 01       	movw	r24, r6
    1a4c:	b2 01       	movw	r22, r4
    1a4e:	a5 01       	movw	r20, r10
    1a50:	94 01       	movw	r18, r8
    1a52:	a2 d7       	rcall	.+3908   	; 0x2998 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    1a54:	2f 3f       	cpi	r18, 0xFF	; 255
    1a56:	31 05       	cpc	r19, r1
    1a58:	41 05       	cpc	r20, r1
    1a5a:	51 05       	cpc	r21, r1
    1a5c:	08 f4       	brcc	.+2      	; 0x1a60 <usart_set_baudrate+0xc0>
    1a5e:	8d c0       	rjmp	.+282    	; 0x1b7a <usart_set_baudrate+0x1da>
    1a60:	8f ef       	ldi	r24, 0xFF	; 255
    1a62:	90 e0       	ldi	r25, 0x00	; 0
    1a64:	a0 e0       	ldi	r26, 0x00	; 0
    1a66:	b0 e0       	ldi	r27, 0x00	; 0
    1a68:	c9 ef       	ldi	r28, 0xF9	; 249
    1a6a:	05 c0       	rjmp	.+10     	; 0x1a76 <usart_set_baudrate+0xd6>
    1a6c:	28 17       	cp	r18, r24
    1a6e:	39 07       	cpc	r19, r25
    1a70:	4a 07       	cpc	r20, r26
    1a72:	5b 07       	cpc	r21, r27
    1a74:	58 f0       	brcs	.+22     	; 0x1a8c <usart_set_baudrate+0xec>
			break;
		}

		limit <<= 1;
    1a76:	88 0f       	add	r24, r24
    1a78:	99 1f       	adc	r25, r25
    1a7a:	aa 1f       	adc	r26, r26
    1a7c:	bb 1f       	adc	r27, r27

		if (exp < -3) {
    1a7e:	cd 3f       	cpi	r28, 0xFD	; 253
    1a80:	0c f4       	brge	.+2      	; 0x1a84 <usart_set_baudrate+0xe4>
			limit |= 1;
    1a82:	81 60       	ori	r24, 0x01	; 1
    1a84:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1a86:	c7 30       	cpi	r28, 0x07	; 7
    1a88:	89 f7       	brne	.-30     	; 0x1a6c <usart_set_baudrate+0xcc>
    1a8a:	4d c0       	rjmp	.+154    	; 0x1b26 <usart_set_baudrate+0x186>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    1a8c:	cc 23       	and	r28, r28
    1a8e:	0c f0       	brlt	.+2      	; 0x1a92 <usart_set_baudrate+0xf2>
    1a90:	4a c0       	rjmp	.+148    	; 0x1b26 <usart_set_baudrate+0x186>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1a92:	d5 01       	movw	r26, r10
    1a94:	c4 01       	movw	r24, r8
    1a96:	88 0f       	add	r24, r24
    1a98:	99 1f       	adc	r25, r25
    1a9a:	aa 1f       	adc	r26, r26
    1a9c:	bb 1f       	adc	r27, r27
    1a9e:	88 0f       	add	r24, r24
    1aa0:	99 1f       	adc	r25, r25
    1aa2:	aa 1f       	adc	r26, r26
    1aa4:	bb 1f       	adc	r27, r27
    1aa6:	88 0f       	add	r24, r24
    1aa8:	99 1f       	adc	r25, r25
    1aaa:	aa 1f       	adc	r26, r26
    1aac:	bb 1f       	adc	r27, r27
    1aae:	48 1a       	sub	r4, r24
    1ab0:	59 0a       	sbc	r5, r25
    1ab2:	6a 0a       	sbc	r6, r26
    1ab4:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    1ab6:	ce 3f       	cpi	r28, 0xFE	; 254
    1ab8:	ec f4       	brge	.+58     	; 0x1af4 <usart_set_baudrate+0x154>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    1aba:	8d ef       	ldi	r24, 0xFD	; 253
    1abc:	9f ef       	ldi	r25, 0xFF	; 255
    1abe:	8c 1b       	sub	r24, r28
    1ac0:	91 09       	sbc	r25, r1
    1ac2:	c7 fd       	sbrc	r28, 7
    1ac4:	93 95       	inc	r25
    1ac6:	04 c0       	rjmp	.+8      	; 0x1ad0 <usart_set_baudrate+0x130>
    1ac8:	44 0c       	add	r4, r4
    1aca:	55 1c       	adc	r5, r5
    1acc:	66 1c       	adc	r6, r6
    1ace:	77 1c       	adc	r7, r7
    1ad0:	8a 95       	dec	r24
    1ad2:	d2 f7       	brpl	.-12     	; 0x1ac8 <usart_set_baudrate+0x128>
    1ad4:	d5 01       	movw	r26, r10
    1ad6:	c4 01       	movw	r24, r8
    1ad8:	b6 95       	lsr	r27
    1ada:	a7 95       	ror	r26
    1adc:	97 95       	ror	r25
    1ade:	87 95       	ror	r24
    1ae0:	bc 01       	movw	r22, r24
    1ae2:	cd 01       	movw	r24, r26
    1ae4:	64 0d       	add	r22, r4
    1ae6:	75 1d       	adc	r23, r5
    1ae8:	86 1d       	adc	r24, r6
    1aea:	97 1d       	adc	r25, r7
    1aec:	a5 01       	movw	r20, r10
    1aee:	94 01       	movw	r18, r8
    1af0:	53 d7       	rcall	.+3750   	; 0x2998 <__udivmodsi4>
    1af2:	35 c0       	rjmp	.+106    	; 0x1b5e <usart_set_baudrate+0x1be>
		} else {
			baud <<= exp + 3;
    1af4:	83 e0       	ldi	r24, 0x03	; 3
    1af6:	8c 0f       	add	r24, r28
    1af8:	a5 01       	movw	r20, r10
    1afa:	94 01       	movw	r18, r8
    1afc:	04 c0       	rjmp	.+8      	; 0x1b06 <usart_set_baudrate+0x166>
    1afe:	22 0f       	add	r18, r18
    1b00:	33 1f       	adc	r19, r19
    1b02:	44 1f       	adc	r20, r20
    1b04:	55 1f       	adc	r21, r21
    1b06:	8a 95       	dec	r24
    1b08:	d2 f7       	brpl	.-12     	; 0x1afe <usart_set_baudrate+0x15e>
			div = (cpu_hz + baud / 2) / baud;
    1b0a:	da 01       	movw	r26, r20
    1b0c:	c9 01       	movw	r24, r18
    1b0e:	b6 95       	lsr	r27
    1b10:	a7 95       	ror	r26
    1b12:	97 95       	ror	r25
    1b14:	87 95       	ror	r24
    1b16:	bc 01       	movw	r22, r24
    1b18:	cd 01       	movw	r24, r26
    1b1a:	64 0d       	add	r22, r4
    1b1c:	75 1d       	adc	r23, r5
    1b1e:	86 1d       	adc	r24, r6
    1b20:	97 1d       	adc	r25, r7
    1b22:	3a d7       	rcall	.+3700   	; 0x2998 <__udivmodsi4>
    1b24:	1c c0       	rjmp	.+56     	; 0x1b5e <usart_set_baudrate+0x1be>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    1b26:	83 e0       	ldi	r24, 0x03	; 3
    1b28:	8c 0f       	add	r24, r28
    1b2a:	a5 01       	movw	r20, r10
    1b2c:	94 01       	movw	r18, r8
    1b2e:	04 c0       	rjmp	.+8      	; 0x1b38 <usart_set_baudrate+0x198>
    1b30:	22 0f       	add	r18, r18
    1b32:	33 1f       	adc	r19, r19
    1b34:	44 1f       	adc	r20, r20
    1b36:	55 1f       	adc	r21, r21
    1b38:	8a 95       	dec	r24
    1b3a:	d2 f7       	brpl	.-12     	; 0x1b30 <usart_set_baudrate+0x190>
		div = (cpu_hz + baud / 2) / baud - 1;
    1b3c:	da 01       	movw	r26, r20
    1b3e:	c9 01       	movw	r24, r18
    1b40:	b6 95       	lsr	r27
    1b42:	a7 95       	ror	r26
    1b44:	97 95       	ror	r25
    1b46:	87 95       	ror	r24
    1b48:	bc 01       	movw	r22, r24
    1b4a:	cd 01       	movw	r24, r26
    1b4c:	64 0d       	add	r22, r4
    1b4e:	75 1d       	adc	r23, r5
    1b50:	86 1d       	adc	r24, r6
    1b52:	97 1d       	adc	r25, r7
    1b54:	21 d7       	rcall	.+3650   	; 0x2998 <__udivmodsi4>
    1b56:	21 50       	subi	r18, 0x01	; 1
    1b58:	31 09       	sbc	r19, r1
    1b5a:	41 09       	sbc	r20, r1
    1b5c:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    1b5e:	83 2f       	mov	r24, r19
    1b60:	8f 70       	andi	r24, 0x0F	; 15
    1b62:	c2 95       	swap	r28
    1b64:	c0 7f       	andi	r28, 0xF0	; 240
    1b66:	c8 2b       	or	r28, r24
    1b68:	f7 01       	movw	r30, r14
    1b6a:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    1b6c:	26 83       	std	Z+6, r18	; 0x06

	return true;
    1b6e:	81 e0       	ldi	r24, 0x01	; 1
    1b70:	18 c0       	rjmp	.+48     	; 0x1ba2 <usart_set_baudrate+0x202>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    1b72:	80 e0       	ldi	r24, 0x00	; 0
    1b74:	16 c0       	rjmp	.+44     	; 0x1ba2 <usart_set_baudrate+0x202>
    1b76:	80 e0       	ldi	r24, 0x00	; 0
    1b78:	14 c0       	rjmp	.+40     	; 0x1ba2 <usart_set_baudrate+0x202>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1b7a:	d5 01       	movw	r26, r10
    1b7c:	c4 01       	movw	r24, r8
    1b7e:	88 0f       	add	r24, r24
    1b80:	99 1f       	adc	r25, r25
    1b82:	aa 1f       	adc	r26, r26
    1b84:	bb 1f       	adc	r27, r27
    1b86:	88 0f       	add	r24, r24
    1b88:	99 1f       	adc	r25, r25
    1b8a:	aa 1f       	adc	r26, r26
    1b8c:	bb 1f       	adc	r27, r27
    1b8e:	88 0f       	add	r24, r24
    1b90:	99 1f       	adc	r25, r25
    1b92:	aa 1f       	adc	r26, r26
    1b94:	bb 1f       	adc	r27, r27
    1b96:	48 1a       	sub	r4, r24
    1b98:	59 0a       	sbc	r5, r25
    1b9a:	6a 0a       	sbc	r6, r26
    1b9c:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1b9e:	c9 ef       	ldi	r28, 0xF9	; 249
    1ba0:	8c cf       	rjmp	.-232    	; 0x1aba <usart_set_baudrate+0x11a>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    1ba2:	cf 91       	pop	r28
    1ba4:	1f 91       	pop	r17
    1ba6:	0f 91       	pop	r16
    1ba8:	ff 90       	pop	r15
    1baa:	ef 90       	pop	r14
    1bac:	bf 90       	pop	r11
    1bae:	af 90       	pop	r10
    1bb0:	9f 90       	pop	r9
    1bb2:	8f 90       	pop	r8
    1bb4:	7f 90       	pop	r7
    1bb6:	6f 90       	pop	r6
    1bb8:	5f 90       	pop	r5
    1bba:	4f 90       	pop	r4
    1bbc:	08 95       	ret

00001bbe <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    1bbe:	0f 93       	push	r16
    1bc0:	1f 93       	push	r17
    1bc2:	cf 93       	push	r28
    1bc4:	df 93       	push	r29
    1bc6:	ec 01       	movw	r28, r24
    1bc8:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    1bca:	00 97       	sbiw	r24, 0x00	; 0
    1bcc:	09 f4       	brne	.+2      	; 0x1bd0 <usart_init_rs232+0x12>
    1bce:	e6 c0       	rjmp	.+460    	; 0x1d9c <usart_init_rs232+0x1de>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    1bd0:	80 3c       	cpi	r24, 0xC0	; 192
    1bd2:	91 05       	cpc	r25, r1
    1bd4:	21 f4       	brne	.+8      	; 0x1bde <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    1bd6:	60 e1       	ldi	r22, 0x10	; 16
    1bd8:	80 e0       	ldi	r24, 0x00	; 0
    1bda:	3f d4       	rcall	.+2174   	; 0x245a <sysclk_enable_module>
    1bdc:	df c0       	rjmp	.+446    	; 0x1d9c <usart_init_rs232+0x1de>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    1bde:	c0 38       	cpi	r28, 0x80	; 128
    1be0:	81 e0       	ldi	r24, 0x01	; 1
    1be2:	d8 07       	cpc	r29, r24
    1be4:	21 f4       	brne	.+8      	; 0x1bee <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    1be6:	62 e0       	ldi	r22, 0x02	; 2
    1be8:	80 e0       	ldi	r24, 0x00	; 0
    1bea:	37 d4       	rcall	.+2158   	; 0x245a <sysclk_enable_module>
    1bec:	d7 c0       	rjmp	.+430    	; 0x1d9c <usart_init_rs232+0x1de>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    1bee:	c1 15       	cp	r28, r1
    1bf0:	e1 e0       	ldi	r30, 0x01	; 1
    1bf2:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    1bf4:	21 f4       	brne	.+8      	; 0x1bfe <usart_init_rs232+0x40>
    1bf6:	61 e0       	ldi	r22, 0x01	; 1
    1bf8:	80 e0       	ldi	r24, 0x00	; 0
    1bfa:	2f d4       	rcall	.+2142   	; 0x245a <sysclk_enable_module>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    1bfc:	cf c0       	rjmp	.+414    	; 0x1d9c <usart_init_rs232+0x1de>
    1bfe:	c0 38       	cpi	r28, 0x80	; 128
    1c00:	f3 e0       	ldi	r31, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    1c02:	df 07       	cpc	r29, r31
    1c04:	21 f4       	brne	.+8      	; 0x1c0e <usart_init_rs232+0x50>
    1c06:	61 e0       	ldi	r22, 0x01	; 1
    1c08:	81 e0       	ldi	r24, 0x01	; 1
    1c0a:	27 d4       	rcall	.+2126   	; 0x245a <sysclk_enable_module>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
    1c0c:	c7 c0       	rjmp	.+398    	; 0x1d9c <usart_init_rs232+0x1de>
    1c0e:	c0 39       	cpi	r28, 0x90	; 144
    1c10:	83 e0       	ldi	r24, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
    1c12:	d8 07       	cpc	r29, r24
    1c14:	21 f4       	brne	.+8      	; 0x1c1e <usart_init_rs232+0x60>
    1c16:	61 e0       	ldi	r22, 0x01	; 1
    1c18:	82 e0       	ldi	r24, 0x02	; 2
    1c1a:	1f d4       	rcall	.+2110   	; 0x245a <sysclk_enable_module>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    1c1c:	bf c0       	rjmp	.+382    	; 0x1d9c <usart_init_rs232+0x1de>
    1c1e:	c1 15       	cp	r28, r1
    1c20:	e2 e0       	ldi	r30, 0x02	; 2
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    1c22:	de 07       	cpc	r29, r30
    1c24:	21 f4       	brne	.+8      	; 0x1c2e <usart_init_rs232+0x70>
    1c26:	62 e0       	ldi	r22, 0x02	; 2
    1c28:	81 e0       	ldi	r24, 0x01	; 1
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
    1c2a:	17 d4       	rcall	.+2094   	; 0x245a <sysclk_enable_module>
    1c2c:	b7 c0       	rjmp	.+366    	; 0x1d9c <usart_init_rs232+0x1de>
    1c2e:	c0 34       	cpi	r28, 0x40	; 64
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    1c30:	f2 e0       	ldi	r31, 0x02	; 2
    1c32:	df 07       	cpc	r29, r31
    1c34:	21 f4       	brne	.+8      	; 0x1c3e <usart_init_rs232+0x80>
    1c36:	62 e0       	ldi	r22, 0x02	; 2
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    1c38:	82 e0       	ldi	r24, 0x02	; 2
    1c3a:	0f d4       	rcall	.+2078   	; 0x245a <sysclk_enable_module>
    1c3c:	af c0       	rjmp	.+350    	; 0x1d9c <usart_init_rs232+0x1de>
    1c3e:	c0 32       	cpi	r28, 0x20	; 32
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    1c40:	83 e0       	ldi	r24, 0x03	; 3
    1c42:	d8 07       	cpc	r29, r24
    1c44:	21 f4       	brne	.+8      	; 0x1c4e <usart_init_rs232+0x90>
    1c46:	64 e0       	ldi	r22, 0x04	; 4
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    1c48:	82 e0       	ldi	r24, 0x02	; 2
    1c4a:	07 d4       	rcall	.+2062   	; 0x245a <sysclk_enable_module>
    1c4c:	a7 c0       	rjmp	.+334    	; 0x1d9c <usart_init_rs232+0x1de>
    1c4e:	c1 15       	cp	r28, r1
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    1c50:	e8 e0       	ldi	r30, 0x08	; 8
    1c52:	de 07       	cpc	r29, r30
    1c54:	21 f4       	brne	.+8      	; 0x1c5e <usart_init_rs232+0xa0>
    1c56:	61 e0       	ldi	r22, 0x01	; 1
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    1c58:	83 e0       	ldi	r24, 0x03	; 3
    1c5a:	ff d3       	rcall	.+2046   	; 0x245a <sysclk_enable_module>
    1c5c:	9f c0       	rjmp	.+318    	; 0x1d9c <usart_init_rs232+0x1de>
    1c5e:	c1 15       	cp	r28, r1
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    1c60:	f9 e0       	ldi	r31, 0x09	; 9
    1c62:	df 07       	cpc	r29, r31
    1c64:	21 f4       	brne	.+8      	; 0x1c6e <usart_init_rs232+0xb0>
    1c66:	61 e0       	ldi	r22, 0x01	; 1
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    1c68:	84 e0       	ldi	r24, 0x04	; 4
    1c6a:	f7 d3       	rcall	.+2030   	; 0x245a <sysclk_enable_module>
    1c6c:	97 c0       	rjmp	.+302    	; 0x1d9c <usart_init_rs232+0x1de>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    1c6e:	c1 15       	cp	r28, r1
    1c70:	8a e0       	ldi	r24, 0x0A	; 10
    1c72:	d8 07       	cpc	r29, r24
    1c74:	21 f4       	brne	.+8      	; 0x1c7e <usart_init_rs232+0xc0>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    1c76:	61 e0       	ldi	r22, 0x01	; 1
    1c78:	85 e0       	ldi	r24, 0x05	; 5
    1c7a:	ef d3       	rcall	.+2014   	; 0x245a <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    1c7c:	8f c0       	rjmp	.+286    	; 0x1d9c <usart_init_rs232+0x1de>
    1c7e:	c1 15       	cp	r28, r1
    1c80:	eb e0       	ldi	r30, 0x0B	; 11
    1c82:	de 07       	cpc	r29, r30
    1c84:	21 f4       	brne	.+8      	; 0x1c8e <usart_init_rs232+0xd0>
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    1c86:	61 e0       	ldi	r22, 0x01	; 1
    1c88:	86 e0       	ldi	r24, 0x06	; 6
    1c8a:	e7 d3       	rcall	.+1998   	; 0x245a <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    1c8c:	87 c0       	rjmp	.+270    	; 0x1d9c <usart_init_rs232+0x1de>
    1c8e:	c0 34       	cpi	r28, 0x40	; 64
    1c90:	f8 e0       	ldi	r31, 0x08	; 8
    1c92:	df 07       	cpc	r29, r31
    1c94:	21 f4       	brne	.+8      	; 0x1c9e <usart_init_rs232+0xe0>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    1c96:	62 e0       	ldi	r22, 0x02	; 2
    1c98:	83 e0       	ldi	r24, 0x03	; 3
    1c9a:	df d3       	rcall	.+1982   	; 0x245a <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    1c9c:	7f c0       	rjmp	.+254    	; 0x1d9c <usart_init_rs232+0x1de>
    1c9e:	c0 34       	cpi	r28, 0x40	; 64
    1ca0:	89 e0       	ldi	r24, 0x09	; 9
    1ca2:	d8 07       	cpc	r29, r24
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    1ca4:	21 f4       	brne	.+8      	; 0x1cae <usart_init_rs232+0xf0>
    1ca6:	62 e0       	ldi	r22, 0x02	; 2
    1ca8:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    1caa:	d7 d3       	rcall	.+1966   	; 0x245a <sysclk_enable_module>
    1cac:	77 c0       	rjmp	.+238    	; 0x1d9c <usart_init_rs232+0x1de>
    1cae:	c0 34       	cpi	r28, 0x40	; 64
    1cb0:	ea e0       	ldi	r30, 0x0A	; 10
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    1cb2:	de 07       	cpc	r29, r30
    1cb4:	21 f4       	brne	.+8      	; 0x1cbe <usart_init_rs232+0x100>
    1cb6:	62 e0       	ldi	r22, 0x02	; 2
    1cb8:	85 e0       	ldi	r24, 0x05	; 5
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1cba:	cf d3       	rcall	.+1950   	; 0x245a <sysclk_enable_module>
    1cbc:	6f c0       	rjmp	.+222    	; 0x1d9c <usart_init_rs232+0x1de>
    1cbe:	c0 39       	cpi	r28, 0x90	; 144
    1cc0:	f8 e0       	ldi	r31, 0x08	; 8
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    1cc2:	df 07       	cpc	r29, r31
    1cc4:	21 f4       	brne	.+8      	; 0x1cce <usart_init_rs232+0x110>
    1cc6:	64 e0       	ldi	r22, 0x04	; 4
    1cc8:	83 e0       	ldi	r24, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1cca:	c7 d3       	rcall	.+1934   	; 0x245a <sysclk_enable_module>
    1ccc:	67 c0       	rjmp	.+206    	; 0x1d9c <usart_init_rs232+0x1de>
    1cce:	c0 39       	cpi	r28, 0x90	; 144
    1cd0:	89 e0       	ldi	r24, 0x09	; 9
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    1cd2:	d8 07       	cpc	r29, r24
    1cd4:	21 f4       	brne	.+8      	; 0x1cde <usart_init_rs232+0x120>
    1cd6:	64 e0       	ldi	r22, 0x04	; 4
    1cd8:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    1cda:	bf d3       	rcall	.+1918   	; 0x245a <sysclk_enable_module>
    1cdc:	5f c0       	rjmp	.+190    	; 0x1d9c <usart_init_rs232+0x1de>
    1cde:	c0 39       	cpi	r28, 0x90	; 144
    1ce0:	ea e0       	ldi	r30, 0x0A	; 10
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    1ce2:	de 07       	cpc	r29, r30
    1ce4:	21 f4       	brne	.+8      	; 0x1cee <usart_init_rs232+0x130>
    1ce6:	64 e0       	ldi	r22, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    1ce8:	85 e0       	ldi	r24, 0x05	; 5
    1cea:	b7 d3       	rcall	.+1902   	; 0x245a <sysclk_enable_module>
    1cec:	57 c0       	rjmp	.+174    	; 0x1d9c <usart_init_rs232+0x1de>
    1cee:	c0 39       	cpi	r28, 0x90	; 144
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    1cf0:	fb e0       	ldi	r31, 0x0B	; 11
    1cf2:	df 07       	cpc	r29, r31
    1cf4:	21 f4       	brne	.+8      	; 0x1cfe <usart_init_rs232+0x140>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    1cf6:	64 e0       	ldi	r22, 0x04	; 4
    1cf8:	86 e0       	ldi	r24, 0x06	; 6
    1cfa:	af d3       	rcall	.+1886   	; 0x245a <sysclk_enable_module>
    1cfc:	4f c0       	rjmp	.+158    	; 0x1d9c <usart_init_rs232+0x1de>
    1cfe:	c0 3c       	cpi	r28, 0xC0	; 192
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    1d00:	88 e0       	ldi	r24, 0x08	; 8
    1d02:	d8 07       	cpc	r29, r24
    1d04:	21 f4       	brne	.+8      	; 0x1d0e <usart_init_rs232+0x150>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    1d06:	68 e0       	ldi	r22, 0x08	; 8
    1d08:	83 e0       	ldi	r24, 0x03	; 3
    1d0a:	a7 d3       	rcall	.+1870   	; 0x245a <sysclk_enable_module>
    1d0c:	47 c0       	rjmp	.+142    	; 0x1d9c <usart_init_rs232+0x1de>
    1d0e:	c0 3c       	cpi	r28, 0xC0	; 192
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    1d10:	e9 e0       	ldi	r30, 0x09	; 9
    1d12:	de 07       	cpc	r29, r30
    1d14:	21 f4       	brne	.+8      	; 0x1d1e <usart_init_rs232+0x160>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    1d16:	68 e0       	ldi	r22, 0x08	; 8
    1d18:	84 e0       	ldi	r24, 0x04	; 4
    1d1a:	9f d3       	rcall	.+1854   	; 0x245a <sysclk_enable_module>
    1d1c:	3f c0       	rjmp	.+126    	; 0x1d9c <usart_init_rs232+0x1de>
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    1d1e:	c0 3a       	cpi	r28, 0xA0	; 160
    1d20:	f8 e0       	ldi	r31, 0x08	; 8
    1d22:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    1d24:	21 f4       	brne	.+8      	; 0x1d2e <usart_init_rs232+0x170>
    1d26:	60 e1       	ldi	r22, 0x10	; 16
    1d28:	83 e0       	ldi	r24, 0x03	; 3
    1d2a:	97 d3       	rcall	.+1838   	; 0x245a <sysclk_enable_module>
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    1d2c:	37 c0       	rjmp	.+110    	; 0x1d9c <usart_init_rs232+0x1de>
    1d2e:	c0 3a       	cpi	r28, 0xA0	; 160
    1d30:	89 e0       	ldi	r24, 0x09	; 9
    1d32:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    1d34:	21 f4       	brne	.+8      	; 0x1d3e <usart_init_rs232+0x180>
    1d36:	60 e1       	ldi	r22, 0x10	; 16
    1d38:	84 e0       	ldi	r24, 0x04	; 4
    1d3a:	8f d3       	rcall	.+1822   	; 0x245a <sysclk_enable_module>
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    1d3c:	2f c0       	rjmp	.+94     	; 0x1d9c <usart_init_rs232+0x1de>
    1d3e:	c0 3a       	cpi	r28, 0xA0	; 160
    1d40:	ea e0       	ldi	r30, 0x0A	; 10
    1d42:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    1d44:	21 f4       	brne	.+8      	; 0x1d4e <usart_init_rs232+0x190>
    1d46:	60 e1       	ldi	r22, 0x10	; 16
    1d48:	85 e0       	ldi	r24, 0x05	; 5
    1d4a:	87 d3       	rcall	.+1806   	; 0x245a <sysclk_enable_module>
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    1d4c:	27 c0       	rjmp	.+78     	; 0x1d9c <usart_init_rs232+0x1de>
    1d4e:	c0 3a       	cpi	r28, 0xA0	; 160
    1d50:	fb e0       	ldi	r31, 0x0B	; 11
    1d52:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    1d54:	21 f4       	brne	.+8      	; 0x1d5e <usart_init_rs232+0x1a0>
    1d56:	60 e1       	ldi	r22, 0x10	; 16
    1d58:	86 e0       	ldi	r24, 0x06	; 6
    1d5a:	7f d3       	rcall	.+1790   	; 0x245a <sysclk_enable_module>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    1d5c:	1f c0       	rjmp	.+62     	; 0x1d9c <usart_init_rs232+0x1de>
    1d5e:	c0 3b       	cpi	r28, 0xB0	; 176
    1d60:	88 e0       	ldi	r24, 0x08	; 8
    1d62:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    1d64:	21 f4       	brne	.+8      	; 0x1d6e <usart_init_rs232+0x1b0>
    1d66:	60 e2       	ldi	r22, 0x20	; 32
    1d68:	83 e0       	ldi	r24, 0x03	; 3
    1d6a:	77 d3       	rcall	.+1774   	; 0x245a <sysclk_enable_module>
    1d6c:	17 c0       	rjmp	.+46     	; 0x1d9c <usart_init_rs232+0x1de>
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    1d6e:	c0 3b       	cpi	r28, 0xB0	; 176
    1d70:	e9 e0       	ldi	r30, 0x09	; 9
    1d72:	de 07       	cpc	r29, r30
    1d74:	21 f4       	brne	.+8      	; 0x1d7e <usart_init_rs232+0x1c0>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    1d76:	60 e2       	ldi	r22, 0x20	; 32
    1d78:	84 e0       	ldi	r24, 0x04	; 4
    1d7a:	6f d3       	rcall	.+1758   	; 0x245a <sysclk_enable_module>
    1d7c:	0f c0       	rjmp	.+30     	; 0x1d9c <usart_init_rs232+0x1de>
    1d7e:	c0 38       	cpi	r28, 0x80	; 128
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    1d80:	f4 e0       	ldi	r31, 0x04	; 4
    1d82:	df 07       	cpc	r29, r31
    1d84:	21 f4       	brne	.+8      	; 0x1d8e <usart_init_rs232+0x1d0>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    1d86:	60 e4       	ldi	r22, 0x40	; 64
    1d88:	83 e0       	ldi	r24, 0x03	; 3
    1d8a:	67 d3       	rcall	.+1742   	; 0x245a <sysclk_enable_module>
    1d8c:	07 c0       	rjmp	.+14     	; 0x1d9c <usart_init_rs232+0x1de>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    1d8e:	c0 3a       	cpi	r28, 0xA0	; 160
    1d90:	84 e0       	ldi	r24, 0x04	; 4
    1d92:	d8 07       	cpc	r29, r24
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    1d94:	19 f4       	brne	.+6      	; 0x1d9c <usart_init_rs232+0x1de>
    1d96:	60 e4       	ldi	r22, 0x40	; 64
    1d98:	85 e0       	ldi	r24, 0x05	; 5
    1d9a:	5f d3       	rcall	.+1726   	; 0x245a <sysclk_enable_module>
    1d9c:	8d 81       	ldd	r24, Y+5	; 0x05
    1d9e:	8f 73       	andi	r24, 0x3F	; 63
    1da0:	8d 83       	std	Y+5, r24	; 0x05
    1da2:	f8 01       	movw	r30, r16
    1da4:	95 81       	ldd	r25, Z+5	; 0x05
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    1da6:	84 81       	ldd	r24, Z+4	; 0x04
    1da8:	89 2b       	or	r24, r25
    1daa:	96 81       	ldd	r25, Z+6	; 0x06
    1dac:	91 11       	cpse	r25, r1
    1dae:	98 e0       	ldi	r25, 0x08	; 8
    1db0:	89 2b       	or	r24, r25
    1db2:	8d 83       	std	Y+5, r24	; 0x05
    1db4:	f8 01       	movw	r30, r16
    1db6:	40 81       	ld	r20, Z
    1db8:	51 81       	ldd	r21, Z+1	; 0x01
    1dba:	62 81       	ldd	r22, Z+2	; 0x02
    1dbc:	73 81       	ldd	r23, Z+3	; 0x03
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    1dbe:	00 e8       	ldi	r16, 0x80	; 128
    1dc0:	14 e8       	ldi	r17, 0x84	; 132
    1dc2:	2e e1       	ldi	r18, 0x1E	; 30
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    1dc4:	30 e0       	ldi	r19, 0x00	; 0
    1dc6:	ce 01       	movw	r24, r28
    1dc8:	eb dd       	rcall	.-1066   	; 0x19a0 <usart_set_baudrate>
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
    1dca:	9c 81       	ldd	r25, Y+4	; 0x04
    1dcc:	98 60       	ori	r25, 0x08	; 8
    1dce:	9c 83       	std	Y+4, r25	; 0x04
    1dd0:	9c 81       	ldd	r25, Y+4	; 0x04
    1dd2:	90 61       	ori	r25, 0x10	; 16
    1dd4:	9c 83       	std	Y+4, r25	; 0x04
    1dd6:	df 91       	pop	r29
    1dd8:	cf 91       	pop	r28
    1dda:	1f 91       	pop	r17
    1ddc:	0f 91       	pop	r16
    1dde:	08 95       	ret

00001de0 <usart_spi_set_baudrate>:
 * \param usart The USART(SPI) module.
 * \param baud The baudrate.
 * \param cpu_hz The CPU frequency.
 */
void usart_spi_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    1de0:	cf 92       	push	r12
    1de2:	df 92       	push	r13
    1de4:	ef 92       	push	r14
    1de6:	ff 92       	push	r15
    1de8:	0f 93       	push	r16
    1dea:	1f 93       	push	r17
    1dec:	cf 93       	push	r28
    1dee:	df 93       	push	r29
    1df0:	ec 01       	movw	r28, r24
	uint16_t bsel_value;

	/* Check if baudrate is less than the maximim limit specified in
	 * datasheet */
	if (baud < (cpu_hz / 2)) {
    1df2:	d9 01       	movw	r26, r18
    1df4:	c8 01       	movw	r24, r16
    1df6:	b6 95       	lsr	r27
    1df8:	a7 95       	ror	r26
    1dfa:	97 95       	ror	r25
    1dfc:	87 95       	ror	r24
    1dfe:	48 17       	cp	r20, r24
    1e00:	59 07       	cpc	r21, r25
    1e02:	6a 07       	cpc	r22, r26
    1e04:	7b 07       	cpc	r23, r27
    1e06:	70 f4       	brcc	.+28     	; 0x1e24 <usart_spi_set_baudrate+0x44>
		bsel_value = (cpu_hz / (baud * 2)) - 1;
    1e08:	6a 01       	movw	r12, r20
    1e0a:	7b 01       	movw	r14, r22
    1e0c:	cc 0c       	add	r12, r12
    1e0e:	dd 1c       	adc	r13, r13
    1e10:	ee 1c       	adc	r14, r14
    1e12:	ff 1c       	adc	r15, r15
    1e14:	c9 01       	movw	r24, r18
    1e16:	b8 01       	movw	r22, r16
    1e18:	a7 01       	movw	r20, r14
    1e1a:	96 01       	movw	r18, r12
    1e1c:	bd d5       	rcall	.+2938   	; 0x2998 <__udivmodsi4>
    1e1e:	21 50       	subi	r18, 0x01	; 1
    1e20:	31 09       	sbc	r19, r1
    1e22:	02 c0       	rjmp	.+4      	; 0x1e28 <usart_spi_set_baudrate+0x48>
	} else {
		/* If baudrate is not within the specfication in datasheet,
		 * assign maximum baudrate possible for the current CPU frequency */
		bsel_value = 0;
    1e24:	20 e0       	ldi	r18, 0x00	; 0
    1e26:	30 e0       	ldi	r19, 0x00	; 0
	}

	(usart)->BAUDCTRLB = (uint8_t)((~USART_BSCALE_gm) & (bsel_value >> 8));
    1e28:	83 2f       	mov	r24, r19
    1e2a:	8f 70       	andi	r24, 0x0F	; 15
    1e2c:	8f 83       	std	Y+7, r24	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)(bsel_value);
    1e2e:	2e 83       	std	Y+6, r18	; 0x06
}
    1e30:	df 91       	pop	r29
    1e32:	cf 91       	pop	r28
    1e34:	1f 91       	pop	r17
    1e36:	0f 91       	pop	r16
    1e38:	ff 90       	pop	r15
    1e3a:	ef 90       	pop	r14
    1e3c:	df 90       	pop	r13
    1e3e:	cf 90       	pop	r12
    1e40:	08 95       	ret

00001e42 <usart_init_spi>:
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    1e42:	df 92       	push	r13
    1e44:	ef 92       	push	r14
    1e46:	ff 92       	push	r15
    1e48:	0f 93       	push	r16
    1e4a:	1f 93       	push	r17
    1e4c:	cf 93       	push	r28
    1e4e:	df 93       	push	r29
    1e50:	1f 92       	push	r1
    1e52:	cd b7       	in	r28, 0x3d	; 61
    1e54:	de b7       	in	r29, 0x3e	; 62
    1e56:	7c 01       	movw	r14, r24
    1e58:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    1e5a:	00 97       	sbiw	r24, 0x00	; 0
    1e5c:	09 f4       	brne	.+2      	; 0x1e60 <usart_init_spi+0x1e>
    1e5e:	b2 c1       	rjmp	.+868    	; 0x21c4 <usart_init_spi+0x382>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    1e60:	80 3c       	cpi	r24, 0xC0	; 192
    1e62:	91 05       	cpc	r25, r1
    1e64:	21 f4       	brne	.+8      	; 0x1e6e <usart_init_spi+0x2c>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    1e66:	60 e1       	ldi	r22, 0x10	; 16
    1e68:	80 e0       	ldi	r24, 0x00	; 0
    1e6a:	f7 d2       	rcall	.+1518   	; 0x245a <sysclk_enable_module>
    1e6c:	ab c1       	rjmp	.+854    	; 0x21c4 <usart_init_spi+0x382>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    1e6e:	80 e8       	ldi	r24, 0x80	; 128
    1e70:	e8 16       	cp	r14, r24
    1e72:	81 e0       	ldi	r24, 0x01	; 1
    1e74:	f8 06       	cpc	r15, r24
    1e76:	21 f4       	brne	.+8      	; 0x1e80 <usart_init_spi+0x3e>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    1e78:	62 e0       	ldi	r22, 0x02	; 2
    1e7a:	80 e0       	ldi	r24, 0x00	; 0
    1e7c:	ee d2       	rcall	.+1500   	; 0x245a <sysclk_enable_module>
    1e7e:	a2 c1       	rjmp	.+836    	; 0x21c4 <usart_init_spi+0x382>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    1e80:	e1 14       	cp	r14, r1
    1e82:	e1 e0       	ldi	r30, 0x01	; 1
    1e84:	fe 06       	cpc	r15, r30
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    1e86:	21 f4       	brne	.+8      	; 0x1e90 <usart_init_spi+0x4e>
    1e88:	61 e0       	ldi	r22, 0x01	; 1
    1e8a:	80 e0       	ldi	r24, 0x00	; 0
    1e8c:	e6 d2       	rcall	.+1484   	; 0x245a <sysclk_enable_module>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    1e8e:	9a c1       	rjmp	.+820    	; 0x21c4 <usart_init_spi+0x382>
    1e90:	f0 e8       	ldi	r31, 0x80	; 128
    1e92:	ef 16       	cp	r14, r31
    1e94:	f3 e0       	ldi	r31, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    1e96:	ff 06       	cpc	r15, r31
    1e98:	21 f4       	brne	.+8      	; 0x1ea2 <usart_init_spi+0x60>
    1e9a:	61 e0       	ldi	r22, 0x01	; 1
    1e9c:	81 e0       	ldi	r24, 0x01	; 1
    1e9e:	dd d2       	rcall	.+1466   	; 0x245a <sysclk_enable_module>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
    1ea0:	91 c1       	rjmp	.+802    	; 0x21c4 <usart_init_spi+0x382>
    1ea2:	30 e9       	ldi	r19, 0x90	; 144
    1ea4:	e3 16       	cp	r14, r19
    1ea6:	33 e0       	ldi	r19, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
    1ea8:	f3 06       	cpc	r15, r19
    1eaa:	21 f4       	brne	.+8      	; 0x1eb4 <usart_init_spi+0x72>
    1eac:	61 e0       	ldi	r22, 0x01	; 1
    1eae:	82 e0       	ldi	r24, 0x02	; 2
    1eb0:	d4 d2       	rcall	.+1448   	; 0x245a <sysclk_enable_module>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    1eb2:	88 c1       	rjmp	.+784    	; 0x21c4 <usart_init_spi+0x382>
    1eb4:	e1 14       	cp	r14, r1
    1eb6:	82 e0       	ldi	r24, 0x02	; 2
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    1eb8:	f8 06       	cpc	r15, r24
    1eba:	21 f4       	brne	.+8      	; 0x1ec4 <usart_init_spi+0x82>
    1ebc:	62 e0       	ldi	r22, 0x02	; 2
    1ebe:	81 e0       	ldi	r24, 0x01	; 1
    1ec0:	cc d2       	rcall	.+1432   	; 0x245a <sysclk_enable_module>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
    1ec2:	80 c1       	rjmp	.+768    	; 0x21c4 <usart_init_spi+0x382>
    1ec4:	e0 e4       	ldi	r30, 0x40	; 64
    1ec6:	ee 16       	cp	r14, r30
    1ec8:	e2 e0       	ldi	r30, 0x02	; 2
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    1eca:	fe 06       	cpc	r15, r30
    1ecc:	21 f4       	brne	.+8      	; 0x1ed6 <usart_init_spi+0x94>
    1ece:	62 e0       	ldi	r22, 0x02	; 2
    1ed0:	82 e0       	ldi	r24, 0x02	; 2
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    1ed2:	c3 d2       	rcall	.+1414   	; 0x245a <sysclk_enable_module>
    1ed4:	77 c1       	rjmp	.+750    	; 0x21c4 <usart_init_spi+0x382>
    1ed6:	f0 e2       	ldi	r31, 0x20	; 32
    1ed8:	ef 16       	cp	r14, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    1eda:	f3 e0       	ldi	r31, 0x03	; 3
    1edc:	ff 06       	cpc	r15, r31
    1ede:	21 f4       	brne	.+8      	; 0x1ee8 <usart_init_spi+0xa6>
    1ee0:	64 e0       	ldi	r22, 0x04	; 4
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    1ee2:	82 e0       	ldi	r24, 0x02	; 2
    1ee4:	ba d2       	rcall	.+1396   	; 0x245a <sysclk_enable_module>
    1ee6:	6e c1       	rjmp	.+732    	; 0x21c4 <usart_init_spi+0x382>
    1ee8:	e1 14       	cp	r14, r1
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    1eea:	38 e0       	ldi	r19, 0x08	; 8
    1eec:	f3 06       	cpc	r15, r19
    1eee:	21 f4       	brne	.+8      	; 0x1ef8 <usart_init_spi+0xb6>
    1ef0:	61 e0       	ldi	r22, 0x01	; 1
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    1ef2:	83 e0       	ldi	r24, 0x03	; 3
    1ef4:	b2 d2       	rcall	.+1380   	; 0x245a <sysclk_enable_module>
    1ef6:	66 c1       	rjmp	.+716    	; 0x21c4 <usart_init_spi+0x382>
    1ef8:	e1 14       	cp	r14, r1
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    1efa:	89 e0       	ldi	r24, 0x09	; 9
    1efc:	f8 06       	cpc	r15, r24
    1efe:	21 f4       	brne	.+8      	; 0x1f08 <usart_init_spi+0xc6>
    1f00:	61 e0       	ldi	r22, 0x01	; 1
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    1f02:	84 e0       	ldi	r24, 0x04	; 4
    1f04:	aa d2       	rcall	.+1364   	; 0x245a <sysclk_enable_module>
    1f06:	5e c1       	rjmp	.+700    	; 0x21c4 <usart_init_spi+0x382>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    1f08:	e1 14       	cp	r14, r1
    1f0a:	ea e0       	ldi	r30, 0x0A	; 10
    1f0c:	fe 06       	cpc	r15, r30
    1f0e:	21 f4       	brne	.+8      	; 0x1f18 <usart_init_spi+0xd6>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    1f10:	61 e0       	ldi	r22, 0x01	; 1
    1f12:	85 e0       	ldi	r24, 0x05	; 5
    1f14:	a2 d2       	rcall	.+1348   	; 0x245a <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    1f16:	56 c1       	rjmp	.+684    	; 0x21c4 <usart_init_spi+0x382>
    1f18:	e1 14       	cp	r14, r1
    1f1a:	fb e0       	ldi	r31, 0x0B	; 11
    1f1c:	ff 06       	cpc	r15, r31
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    1f1e:	21 f4       	brne	.+8      	; 0x1f28 <usart_init_spi+0xe6>
    1f20:	61 e0       	ldi	r22, 0x01	; 1
    1f22:	86 e0       	ldi	r24, 0x06	; 6
    1f24:	9a d2       	rcall	.+1332   	; 0x245a <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    1f26:	4e c1       	rjmp	.+668    	; 0x21c4 <usart_init_spi+0x382>
    1f28:	30 e4       	ldi	r19, 0x40	; 64
    1f2a:	e3 16       	cp	r14, r19
    1f2c:	38 e0       	ldi	r19, 0x08	; 8
    1f2e:	f3 06       	cpc	r15, r19
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    1f30:	21 f4       	brne	.+8      	; 0x1f3a <usart_init_spi+0xf8>
    1f32:	62 e0       	ldi	r22, 0x02	; 2
    1f34:	83 e0       	ldi	r24, 0x03	; 3
    1f36:	91 d2       	rcall	.+1314   	; 0x245a <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    1f38:	45 c1       	rjmp	.+650    	; 0x21c4 <usart_init_spi+0x382>
    1f3a:	80 e4       	ldi	r24, 0x40	; 64
    1f3c:	e8 16       	cp	r14, r24
    1f3e:	89 e0       	ldi	r24, 0x09	; 9
    1f40:	f8 06       	cpc	r15, r24
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    1f42:	21 f4       	brne	.+8      	; 0x1f4c <usart_init_spi+0x10a>
    1f44:	62 e0       	ldi	r22, 0x02	; 2
    1f46:	84 e0       	ldi	r24, 0x04	; 4
    1f48:	88 d2       	rcall	.+1296   	; 0x245a <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    1f4a:	3c c1       	rjmp	.+632    	; 0x21c4 <usart_init_spi+0x382>
    1f4c:	e0 e4       	ldi	r30, 0x40	; 64
    1f4e:	ee 16       	cp	r14, r30
    1f50:	ea e0       	ldi	r30, 0x0A	; 10
    1f52:	fe 06       	cpc	r15, r30
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    1f54:	21 f4       	brne	.+8      	; 0x1f5e <usart_init_spi+0x11c>
    1f56:	62 e0       	ldi	r22, 0x02	; 2
    1f58:	85 e0       	ldi	r24, 0x05	; 5
    1f5a:	7f d2       	rcall	.+1278   	; 0x245a <sysclk_enable_module>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1f5c:	33 c1       	rjmp	.+614    	; 0x21c4 <usart_init_spi+0x382>
    1f5e:	f0 e9       	ldi	r31, 0x90	; 144
    1f60:	ef 16       	cp	r14, r31
    1f62:	f8 e0       	ldi	r31, 0x08	; 8
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    1f64:	ff 06       	cpc	r15, r31
    1f66:	21 f4       	brne	.+8      	; 0x1f70 <usart_init_spi+0x12e>
    1f68:	64 e0       	ldi	r22, 0x04	; 4
    1f6a:	83 e0       	ldi	r24, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1f6c:	76 d2       	rcall	.+1260   	; 0x245a <sysclk_enable_module>
    1f6e:	2a c1       	rjmp	.+596    	; 0x21c4 <usart_init_spi+0x382>
    1f70:	30 e9       	ldi	r19, 0x90	; 144
    1f72:	e3 16       	cp	r14, r19
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    1f74:	39 e0       	ldi	r19, 0x09	; 9
    1f76:	f3 06       	cpc	r15, r19
    1f78:	21 f4       	brne	.+8      	; 0x1f82 <usart_init_spi+0x140>
    1f7a:	64 e0       	ldi	r22, 0x04	; 4
    1f7c:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    1f7e:	6d d2       	rcall	.+1242   	; 0x245a <sysclk_enable_module>
    1f80:	21 c1       	rjmp	.+578    	; 0x21c4 <usart_init_spi+0x382>
    1f82:	80 e9       	ldi	r24, 0x90	; 144
    1f84:	e8 16       	cp	r14, r24
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    1f86:	8a e0       	ldi	r24, 0x0A	; 10
    1f88:	f8 06       	cpc	r15, r24
    1f8a:	21 f4       	brne	.+8      	; 0x1f94 <usart_init_spi+0x152>
    1f8c:	64 e0       	ldi	r22, 0x04	; 4
    1f8e:	85 e0       	ldi	r24, 0x05	; 5
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    1f90:	64 d2       	rcall	.+1224   	; 0x245a <sysclk_enable_module>
    1f92:	18 c1       	rjmp	.+560    	; 0x21c4 <usart_init_spi+0x382>
    1f94:	e0 e9       	ldi	r30, 0x90	; 144
    1f96:	ee 16       	cp	r14, r30
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    1f98:	eb e0       	ldi	r30, 0x0B	; 11
    1f9a:	fe 06       	cpc	r15, r30
    1f9c:	21 f4       	brne	.+8      	; 0x1fa6 <usart_init_spi+0x164>
    1f9e:	64 e0       	ldi	r22, 0x04	; 4
    1fa0:	86 e0       	ldi	r24, 0x06	; 6
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    1fa2:	5b d2       	rcall	.+1206   	; 0x245a <sysclk_enable_module>
    1fa4:	0f c1       	rjmp	.+542    	; 0x21c4 <usart_init_spi+0x382>
    1fa6:	f0 ec       	ldi	r31, 0xC0	; 192
    1fa8:	ef 16       	cp	r14, r31
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    1faa:	f8 e0       	ldi	r31, 0x08	; 8
    1fac:	ff 06       	cpc	r15, r31
    1fae:	21 f4       	brne	.+8      	; 0x1fb8 <usart_init_spi+0x176>
    1fb0:	68 e0       	ldi	r22, 0x08	; 8
    1fb2:	83 e0       	ldi	r24, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    1fb4:	52 d2       	rcall	.+1188   	; 0x245a <sysclk_enable_module>
    1fb6:	06 c1       	rjmp	.+524    	; 0x21c4 <usart_init_spi+0x382>
    1fb8:	30 ec       	ldi	r19, 0xC0	; 192
    1fba:	e3 16       	cp	r14, r19
    1fbc:	39 e0       	ldi	r19, 0x09	; 9
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    1fbe:	f3 06       	cpc	r15, r19
    1fc0:	21 f4       	brne	.+8      	; 0x1fca <usart_init_spi+0x188>
    1fc2:	68 e0       	ldi	r22, 0x08	; 8
    1fc4:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    1fc6:	49 d2       	rcall	.+1170   	; 0x245a <sysclk_enable_module>
    1fc8:	fd c0       	rjmp	.+506    	; 0x21c4 <usart_init_spi+0x382>
    1fca:	80 ea       	ldi	r24, 0xA0	; 160
    1fcc:	e8 16       	cp	r14, r24
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_disable(USART_t *usart)
{
	(usart)->CTRLB &= ~USART_RXEN_bm;
    1fce:	88 e0       	ldi	r24, 0x08	; 8
    1fd0:	f8 06       	cpc	r15, r24
    1fd2:	61 f4       	brne	.+24     	; 0x1fec <usart_init_spi+0x1aa>
    1fd4:	60 e1       	ldi	r22, 0x10	; 16
	sysclk_enable_peripheral_clock(usart);

	usart_rx_disable(usart);

	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
    1fd6:	83 e0       	ldi	r24, 0x03	; 3
    1fd8:	40 d2       	rcall	.+1152   	; 0x245a <sysclk_enable_module>
    1fda:	e0 ea       	ldi	r30, 0xA0	; 160
    1fdc:	f8 e0       	ldi	r31, 0x08	; 8
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    1fde:	84 81       	ldd	r24, Z+4	; 0x04
    1fe0:	8f 7e       	andi	r24, 0xEF	; 239
    1fe2:	84 83       	std	Z+4, r24	; 0x04
    1fe4:	f8 01       	movw	r30, r16
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    1fe6:	24 81       	ldd	r18, Z+4	; 0x04
    1fe8:	22 50       	subi	r18, 0x02	; 2
    1fea:	4c c0       	rjmp	.+152    	; 0x2084 <usart_init_spi+0x242>
    1fec:	f0 ea       	ldi	r31, 0xA0	; 160
    1fee:	ef 16       	cp	r14, r31
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    1ff0:	f9 e0       	ldi	r31, 0x09	; 9
    1ff2:	ff 06       	cpc	r15, r31
    1ff4:	21 f4       	brne	.+8      	; 0x1ffe <usart_init_spi+0x1bc>
    1ff6:	60 e1       	ldi	r22, 0x10	; 16
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    1ff8:	84 e0       	ldi	r24, 0x04	; 4
    1ffa:	2f d2       	rcall	.+1118   	; 0x245a <sysclk_enable_module>
    1ffc:	e3 c0       	rjmp	.+454    	; 0x21c4 <usart_init_spi+0x382>
    1ffe:	30 ea       	ldi	r19, 0xA0	; 160
    2000:	e3 16       	cp	r14, r19
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    2002:	3a e0       	ldi	r19, 0x0A	; 10
    2004:	f3 06       	cpc	r15, r19
    2006:	21 f4       	brne	.+8      	; 0x2010 <usart_init_spi+0x1ce>
    2008:	60 e1       	ldi	r22, 0x10	; 16
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    200a:	85 e0       	ldi	r24, 0x05	; 5
    200c:	26 d2       	rcall	.+1100   	; 0x245a <sysclk_enable_module>
    200e:	da c0       	rjmp	.+436    	; 0x21c4 <usart_init_spi+0x382>
    2010:	80 ea       	ldi	r24, 0xA0	; 160
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    2012:	e8 16       	cp	r14, r24
    2014:	8b e0       	ldi	r24, 0x0B	; 11
    2016:	f8 06       	cpc	r15, r24
    2018:	21 f4       	brne	.+8      	; 0x2022 <usart_init_spi+0x1e0>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    201a:	60 e1       	ldi	r22, 0x10	; 16
    201c:	86 e0       	ldi	r24, 0x06	; 6
    201e:	1d d2       	rcall	.+1082   	; 0x245a <sysclk_enable_module>
    2020:	d1 c0       	rjmp	.+418    	; 0x21c4 <usart_init_spi+0x382>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    2022:	e0 eb       	ldi	r30, 0xB0	; 176
    2024:	ee 16       	cp	r14, r30
    2026:	e8 e0       	ldi	r30, 0x08	; 8
    2028:	fe 06       	cpc	r15, r30
    202a:	21 f4       	brne	.+8      	; 0x2034 <usart_init_spi+0x1f2>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    202c:	60 e2       	ldi	r22, 0x20	; 32
    202e:	83 e0       	ldi	r24, 0x03	; 3
    2030:	14 d2       	rcall	.+1064   	; 0x245a <sysclk_enable_module>
    2032:	c8 c0       	rjmp	.+400    	; 0x21c4 <usart_init_spi+0x382>
    2034:	f0 eb       	ldi	r31, 0xB0	; 176
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    2036:	ef 16       	cp	r14, r31
    2038:	f9 e0       	ldi	r31, 0x09	; 9
    203a:	ff 06       	cpc	r15, r31
    203c:	21 f4       	brne	.+8      	; 0x2046 <usart_init_spi+0x204>
    203e:	60 e2       	ldi	r22, 0x20	; 32
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    2040:	84 e0       	ldi	r24, 0x04	; 4
    2042:	0b d2       	rcall	.+1046   	; 0x245a <sysclk_enable_module>
    2044:	bf c0       	rjmp	.+382    	; 0x21c4 <usart_init_spi+0x382>
    2046:	30 e8       	ldi	r19, 0x80	; 128
    2048:	e3 16       	cp	r14, r19
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    204a:	34 e0       	ldi	r19, 0x04	; 4
    204c:	f3 06       	cpc	r15, r19
    204e:	21 f4       	brne	.+8      	; 0x2058 <usart_init_spi+0x216>
    2050:	60 e4       	ldi	r22, 0x40	; 64
    2052:	83 e0       	ldi	r24, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    2054:	02 d2       	rcall	.+1028   	; 0x245a <sysclk_enable_module>
    2056:	b6 c0       	rjmp	.+364    	; 0x21c4 <usart_init_spi+0x382>
    2058:	80 ea       	ldi	r24, 0xA0	; 160
    205a:	e8 16       	cp	r14, r24
    205c:	84 e0       	ldi	r24, 0x04	; 4
    205e:	f8 06       	cpc	r15, r24
    2060:	21 f4       	brne	.+8      	; 0x206a <usart_init_spi+0x228>
    2062:	60 e4       	ldi	r22, 0x40	; 64
    2064:	85 e0       	ldi	r24, 0x05	; 5
    2066:	f9 d1       	rcall	.+1010   	; 0x245a <sysclk_enable_module>
    2068:	ad c0       	rjmp	.+346    	; 0x21c4 <usart_init_spi+0x382>
    206a:	f7 01       	movw	r30, r14
	UNUSED(invert_sck);

#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
    206c:	84 81       	ldd	r24, Z+4	; 0x04
    206e:	8f 7e       	andi	r24, 0xEF	; 239
    2070:	84 83       	std	Z+4, r24	; 0x04
    2072:	fb 01       	movw	r30, r22
    2074:	24 81       	ldd	r18, Z+4	; 0x04
    2076:	22 50       	subi	r18, 0x02	; 2
#  ifdef PORT_USART0_bm
		if (PORTC.REMAP & PORT_USART0_bm) {
    2078:	c7 01       	movw	r24, r14
    207a:	f0 ea       	ldi	r31, 0xA0	; 160
    207c:	ef 16       	cp	r14, r31
    207e:	f8 e0       	ldi	r31, 0x08	; 8
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
    2080:	ff 06       	cpc	r15, r31
    2082:	49 f4       	brne	.+18     	; 0x2096 <usart_init_spi+0x254>
    2084:	80 91 4e 06 	lds	r24, 0x064E	; 0x80064e <__TEXT_REGION_LENGTH__+0x70064e>
    2088:	84 fd       	sbrc	r24, 4
		sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
#  endif
	}
#endif
#ifdef USARTC1
	if ((uint16_t)usart == (uint16_t)&USARTC1) {
    208a:	a5 c0       	rjmp	.+330    	; 0x21d6 <usart_init_spi+0x394>
    208c:	0f 2e       	mov	r0, r31
    208e:	f1 e1       	ldi	r31, 0x11	; 17
    2090:	df 2e       	mov	r13, r31
		sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
	}
#endif
#ifdef USARTD0
	if ((uint16_t)usart == (uint16_t)&USARTD0) {
    2092:	f0 2d       	mov	r31, r0
    2094:	a4 c0       	rjmp	.+328    	; 0x21de <usart_init_spi+0x39c>
    2096:	80 3b       	cpi	r24, 0xB0	; 176
    2098:	38 e0       	ldi	r19, 0x08	; 8
#  ifdef PORT_USART0_bm
		if (PORTD.REMAP & PORT_USART0_bm) {
    209a:	93 07       	cpc	r25, r19
    209c:	91 f0       	breq	.+36     	; 0x20c2 <usart_init_spi+0x280>
    209e:	80 3a       	cpi	r24, 0xA0	; 160
    20a0:	e9 e0       	ldi	r30, 0x09	; 9
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
    20a2:	9e 07       	cpc	r25, r30
    20a4:	49 f4       	brne	.+18     	; 0x20b8 <usart_init_spi+0x276>
    20a6:	30 91 6e 06 	lds	r19, 0x066E	; 0x80066e <__TEXT_REGION_LENGTH__+0x70066e>
    20aa:	34 fd       	sbrc	r19, 4
		sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
#  endif
	}
#endif
#ifdef USARTD1
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
    20ac:	9b c0       	rjmp	.+310    	; 0x21e4 <usart_init_spi+0x3a2>
    20ae:	0f 2e       	mov	r0, r31
    20b0:	f9 e1       	ldi	r31, 0x19	; 25
    20b2:	df 2e       	mov	r13, r31
    20b4:	f0 2d       	mov	r31, r0
#  endif
	}
#endif
#ifdef USARTC1
	if ((uint16_t)usart == (uint16_t)&USARTC1) {
		sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
    20b6:	16 c0       	rjmp	.+44     	; 0x20e4 <usart_init_spi+0x2a2>
    20b8:	80 3b       	cpi	r24, 0xB0	; 176
    20ba:	f9 e0       	ldi	r31, 0x09	; 9
    20bc:	9f 07       	cpc	r25, r31
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
	}
#endif
#ifdef USARTE0
	if ((uint16_t)usart == (uint16_t)&USARTE0) {
    20be:	f1 f0       	breq	.+60     	; 0x20fc <usart_init_spi+0x2ba>
    20c0:	04 c0       	rjmp	.+8      	; 0x20ca <usart_init_spi+0x288>
    20c2:	0f 2e       	mov	r0, r31
    20c4:	f5 e1       	ldi	r31, 0x15	; 21
#  ifdef PORT_USART0_bm
		if(PORTE.REMAP & PORT_USART0_bm) {
    20c6:	df 2e       	mov	r13, r31
    20c8:	f0 2d       	mov	r31, r0
    20ca:	80 3a       	cpi	r24, 0xA0	; 160
    20cc:	3a e0       	ldi	r19, 0x0A	; 10
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTE, 1);
    20ce:	93 07       	cpc	r25, r19
    20d0:	49 f4       	brne	.+18     	; 0x20e4 <usart_init_spi+0x2a2>
    20d2:	80 91 8e 06 	lds	r24, 0x068E	; 0x80068e <__TEXT_REGION_LENGTH__+0x70068e>
    20d6:	84 fd       	sbrc	r24, 4
	if ((uint16_t)usart == (uint16_t)&USARTE1) {
		sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
	}
#endif
#ifdef USARTF0
	if ((uint16_t)usart == (uint16_t)&USARTF0) {
    20d8:	8a c0       	rjmp	.+276    	; 0x21ee <usart_init_spi+0x3ac>
    20da:	0f 2e       	mov	r0, r31
    20dc:	f1 e2       	ldi	r31, 0x21	; 33
#  ifdef PORT_USART0_bm
		if(PORTF.REMAP & PORT_USART0_bm) {
    20de:	df 2e       	mov	r13, r31
    20e0:	f0 2d       	mov	r31, r0
    20e2:	15 c0       	rjmp	.+42     	; 0x210e <usart_init_spi+0x2cc>
    20e4:	80 3a       	cpi	r24, 0xA0	; 160
			sck_pin = IOPORT_CREATE_PIN(PORTF, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTF, 1);
    20e6:	9b 40       	sbci	r25, 0x0B	; 11
    20e8:	91 f4       	brne	.+36     	; 0x210e <usart_init_spi+0x2cc>
    20ea:	80 91 ae 06 	lds	r24, 0x06AE	; 0x8006ae <__TEXT_REGION_LENGTH__+0x7006ae>
    20ee:	84 fd       	sbrc	r24, 4
#  endif
	}
#endif
#ifdef USARTD1
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    20f0:	0a c0       	rjmp	.+20     	; 0x2106 <usart_init_spi+0x2c4>
    20f2:	0f 2e       	mov	r0, r31
    20f4:	f9 e2       	ldi	r31, 0x29	; 41
    20f6:	df 2e       	mov	r13, r31
    20f8:	f0 2d       	mov	r31, r0
#endif
#ifdef USARTF0
	if ((uint16_t)usart == (uint16_t)&USARTF0) {
#  ifdef PORT_USART0_bm
		if(PORTF.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTF, 5);
    20fa:	09 c0       	rjmp	.+18     	; 0x210e <usart_init_spi+0x2cc>
    20fc:	0f 2e       	mov	r0, r31
    20fe:	fd e1       	ldi	r31, 0x1D	; 29
    2100:	df 2e       	mov	r13, r31
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    2102:	f0 2d       	mov	r31, r0
    2104:	04 c0       	rjmp	.+8      	; 0x210e <usart_init_spi+0x2cc>
    2106:	0f 2e       	mov	r0, r31
    2108:	fd e2       	ldi	r31, 0x2D	; 45
    210a:	df 2e       	mov	r13, r31
    210c:	f0 2d       	mov	r31, r0
    210e:	ed 2d       	mov	r30, r13
    2110:	e6 95       	lsr	r30
    2112:	e6 95       	lsr	r30
    2114:	e6 95       	lsr	r30
    2116:	30 e2       	ldi	r19, 0x20	; 32
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    2118:	e3 9f       	mul	r30, r19
    211a:	f0 01       	movw	r30, r0
    211c:	11 24       	eor	r1, r1
    211e:	fa 5f       	subi	r31, 0xFA	; 250
    2120:	3d 2d       	mov	r19, r13
    2122:	37 70       	andi	r19, 0x07	; 7
    2124:	81 e0       	ldi	r24, 0x01	; 1
    2126:	90 e0       	ldi	r25, 0x00	; 0
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    2128:	03 2e       	mov	r0, r19
	}
#endif

	/* Configure the USART output pin */
	ioport_set_pin_dir(sck_pin, IOPORT_DIR_OUTPUT);
	ioport_set_pin_mode(sck_pin,
    212a:	02 c0       	rjmp	.+4      	; 0x2130 <usart_init_spi+0x2ee>
    212c:	88 0f       	add	r24, r24
    212e:	99 1f       	adc	r25, r25
    2130:	0a 94       	dec	r0
    2132:	e2 f7       	brpl	.-8      	; 0x212c <usart_init_spi+0x2ea>
__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));
    2134:	81 83       	std	Z+1, r24	; 0x01
    2136:	22 30       	cpi	r18, 0x02	; 2

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
    2138:	10 f0       	brcs	.+4      	; 0x213e <usart_init_spi+0x2fc>
    213a:	40 e0       	ldi	r20, 0x00	; 0

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    213c:	01 c0       	rjmp	.+2      	; 0x2140 <usart_init_spi+0x2fe>
    213e:	40 e4       	ldi	r20, 0x40	; 64
	cpu_irq_disable();
    2140:	df 01       	movw	r26, r30
	return flags;
    2142:	50 96       	adiw	r26, 0x10	; 16
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
    2144:	a3 0f       	add	r26, r19
    2146:	b1 1d       	adc	r27, r1
    2148:	9f b7       	in	r25, 0x3f	; 63
	*pin_ctrl |= mode;
    214a:	99 83       	std	Y+1, r25	; 0x01
    214c:	f8 94       	cli
    214e:	39 81       	ldd	r19, Y+1	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2150:	2c 91       	ld	r18, X
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    2152:	27 70       	andi	r18, 0x07	; 7
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    2154:	2c 93       	st	X, r18
    2156:	9c 91       	ld	r25, X
    2158:	94 2b       	or	r25, r20
    215a:	9c 93       	st	X, r25
			IOPORT_MODE_TOTEM | (invert_sck? IOPORT_MODE_INVERT_PIN : 0));
	ioport_set_pin_level(sck_pin, IOPORT_PIN_LEVEL_HIGH);

	usart_set_mode(usart, USART_CMODE_MSPI_gc);

	if (opt->spimode == 1 || opt->spimode == 3) {
    215c:	3f bf       	out	0x3f, r19	; 63
    215e:	85 83       	std	Z+5, r24	; 0x05
    2160:	f7 01       	movw	r30, r14
    2162:	85 81       	ldd	r24, Z+5	; 0x05
    2164:	80 6c       	ori	r24, 0xC0	; 192
		usart->CTRLC |= USART_UCPHA_bm;
    2166:	85 83       	std	Z+5, r24	; 0x05
    2168:	f8 01       	movw	r30, r16
    216a:	84 81       	ldd	r24, Z+4	; 0x04
    216c:	8d 7f       	andi	r24, 0xFD	; 253
	} else {
		usart->CTRLC &= ~USART_UCPHA_bm;
    216e:	81 30       	cpi	r24, 0x01	; 1
    2170:	29 f4       	brne	.+10     	; 0x217c <usart_init_spi+0x33a>
    2172:	f7 01       	movw	r30, r14
    2174:	85 81       	ldd	r24, Z+5	; 0x05
	}
	if (opt->data_order) {
    2176:	82 60       	ori	r24, 0x02	; 2
    2178:	85 83       	std	Z+5, r24	; 0x05
    217a:	04 c0       	rjmp	.+8      	; 0x2184 <usart_init_spi+0x342>
    217c:	f7 01       	movw	r30, r14
		(usart)->CTRLC |= USART_DORD_bm;
    217e:	85 81       	ldd	r24, Z+5	; 0x05
    2180:	8d 7f       	andi	r24, 0xFD	; 253
    2182:	85 83       	std	Z+5, r24	; 0x05
    2184:	f8 01       	movw	r30, r16
    2186:	85 81       	ldd	r24, Z+5	; 0x05
	} else {
		(usart)->CTRLC &= ~USART_DORD_bm;
    2188:	88 23       	and	r24, r24
    218a:	29 f0       	breq	.+10     	; 0x2196 <usart_init_spi+0x354>
    218c:	f7 01       	movw	r30, r14
    218e:	85 81       	ldd	r24, Z+5	; 0x05
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    2190:	84 60       	ori	r24, 0x04	; 4
    2192:	85 83       	std	Z+5, r24	; 0x05
    2194:	04 c0       	rjmp	.+8      	; 0x219e <usart_init_spi+0x35c>
    2196:	f7 01       	movw	r30, r14
    2198:	85 81       	ldd	r24, Z+5	; 0x05
    219a:	8b 7f       	andi	r24, 0xFB	; 251
    219c:	85 83       	std	Z+5, r24	; 0x05
    219e:	f8 01       	movw	r30, r16
    21a0:	40 81       	ld	r20, Z
    21a2:	51 81       	ldd	r21, Z+1	; 0x01
    21a4:	62 81       	ldd	r22, Z+2	; 0x02
    21a6:	73 81       	ldd	r23, Z+3	; 0x03
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    21a8:	00 e8       	ldi	r16, 0x80	; 128
    21aa:	14 e8       	ldi	r17, 0x84	; 132
    21ac:	2e e1       	ldi	r18, 0x1E	; 30
    21ae:	30 e0       	ldi	r19, 0x00	; 0
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    21b0:	c7 01       	movw	r24, r14
    21b2:	16 de       	rcall	.-980    	; 0x1de0 <usart_spi_set_baudrate>
    21b4:	f7 01       	movw	r30, r14
	usart_tx_enable(usart);
	usart_rx_enable(usart);
}
    21b6:	84 81       	ldd	r24, Z+4	; 0x04
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_disable(USART_t *usart)
{
	(usart)->CTRLB &= ~USART_RXEN_bm;
    21b8:	88 60       	ori	r24, 0x08	; 8
    21ba:	84 83       	std	Z+4, r24	; 0x04
    21bc:	84 81       	ldd	r24, Z+4	; 0x04
    21be:	80 61       	ori	r24, 0x10	; 16
	sysclk_enable_peripheral_clock(usart);

	usart_rx_disable(usart);

	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
    21c0:	84 83       	std	Z+4, r24	; 0x04
    21c2:	1a c0       	rjmp	.+52     	; 0x21f8 <usart_init_spi+0x3b6>
    21c4:	f7 01       	movw	r30, r14
	UNUSED(invert_sck);

#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
    21c6:	84 81       	ldd	r24, Z+4	; 0x04
    21c8:	8f 7e       	andi	r24, 0xEF	; 239
#  ifdef PORT_USART0_bm
		if (PORTC.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
    21ca:	84 83       	std	Z+4, r24	; 0x04
    21cc:	f8 01       	movw	r30, r16
    21ce:	24 81       	ldd	r18, Z+4	; 0x04
    21d0:	22 50       	subi	r18, 0x02	; 2
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    21d2:	c7 01       	movw	r24, r14
    21d4:	60 cf       	rjmp	.-320    	; 0x2096 <usart_init_spi+0x254>
    21d6:	0f 2e       	mov	r0, r31
#endif
#ifdef USARTD0
	if ((uint16_t)usart == (uint16_t)&USARTD0) {
#  ifdef PORT_USART0_bm
		if (PORTD.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    21d8:	f5 e1       	ldi	r31, 0x15	; 21
    21da:	df 2e       	mov	r13, r31
    21dc:	f0 2d       	mov	r31, r0
    21de:	80 ea       	ldi	r24, 0xA0	; 160
    21e0:	98 e0       	ldi	r25, 0x08	; 8
#endif
#ifdef USARTE0
	if ((uint16_t)usart == (uint16_t)&USARTE0) {
#  ifdef PORT_USART0_bm
		if(PORTE.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
    21e2:	6a cf       	rjmp	.-300    	; 0x20b8 <usart_init_spi+0x276>
    21e4:	0f 2e       	mov	r0, r31
    21e6:	fd e1       	ldi	r31, 0x1D	; 29
    21e8:	df 2e       	mov	r13, r31
    21ea:	f0 2d       	mov	r31, r0
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
	usart_tx_enable(usart);
	usart_rx_enable(usart);
}
    21ec:	7b cf       	rjmp	.-266    	; 0x20e4 <usart_init_spi+0x2a2>
    21ee:	0f 2e       	mov	r0, r31
    21f0:	f5 e2       	ldi	r31, 0x25	; 37
    21f2:	df 2e       	mov	r13, r31
    21f4:	f0 2d       	mov	r31, r0
    21f6:	8b cf       	rjmp	.-234    	; 0x210e <usart_init_spi+0x2cc>
    21f8:	0f 90       	pop	r0
    21fa:	df 91       	pop	r29
    21fc:	cf 91       	pop	r28
    21fe:	1f 91       	pop	r17
    2200:	0f 91       	pop	r16
    2202:	ff 90       	pop	r15
    2204:	ef 90       	pop	r14
    2206:	df 90       	pop	r13
    2208:	08 95       	ret

0000220a <usart_spi_init>:
		*data = usart_spi_transmit(usart, CONFIG_USART_SPI_DUMMY);
		len--;
		data++;
 	}
	return STATUS_OK;
}
    220a:	80 3a       	cpi	r24, 0xA0	; 160
    220c:	28 e0       	ldi	r18, 0x08	; 8
    220e:	92 07       	cpc	r25, r18
    2210:	21 f4       	brne	.+8      	; 0x221a <usart_spi_init+0x10>
    2212:	60 e1       	ldi	r22, 0x10	; 16
    2214:	83 e0       	ldi	r24, 0x03	; 3
    2216:	21 c1       	rjmp	.+578    	; 0x245a <sysclk_enable_module>
    2218:	08 95       	ret
    221a:	80 3b       	cpi	r24, 0xB0	; 176
    221c:	28 e0       	ldi	r18, 0x08	; 8
    221e:	92 07       	cpc	r25, r18
    2220:	21 f4       	brne	.+8      	; 0x222a <usart_spi_init+0x20>
    2222:	60 e2       	ldi	r22, 0x20	; 32
    2224:	83 e0       	ldi	r24, 0x03	; 3
    2226:	19 c1       	rjmp	.+562    	; 0x245a <sysclk_enable_module>
    2228:	08 95       	ret
    222a:	80 3a       	cpi	r24, 0xA0	; 160
    222c:	29 e0       	ldi	r18, 0x09	; 9
    222e:	92 07       	cpc	r25, r18
    2230:	21 f4       	brne	.+8      	; 0x223a <usart_spi_init+0x30>
    2232:	60 e1       	ldi	r22, 0x10	; 16
    2234:	84 e0       	ldi	r24, 0x04	; 4
    2236:	11 c1       	rjmp	.+546    	; 0x245a <sysclk_enable_module>
    2238:	08 95       	ret
    223a:	80 3b       	cpi	r24, 0xB0	; 176
    223c:	29 e0       	ldi	r18, 0x09	; 9
    223e:	92 07       	cpc	r25, r18
    2240:	21 f4       	brne	.+8      	; 0x224a <usart_spi_init+0x40>
    2242:	60 e2       	ldi	r22, 0x20	; 32
    2244:	84 e0       	ldi	r24, 0x04	; 4
    2246:	09 c1       	rjmp	.+530    	; 0x245a <sysclk_enable_module>
    2248:	08 95       	ret
    224a:	80 3a       	cpi	r24, 0xA0	; 160
    224c:	2a e0       	ldi	r18, 0x0A	; 10
    224e:	92 07       	cpc	r25, r18
    2250:	21 f4       	brne	.+8      	; 0x225a <usart_spi_init+0x50>
    2252:	60 e1       	ldi	r22, 0x10	; 16
    2254:	85 e0       	ldi	r24, 0x05	; 5
    2256:	01 c1       	rjmp	.+514    	; 0x245a <sysclk_enable_module>
    2258:	08 95       	ret
    225a:	80 3a       	cpi	r24, 0xA0	; 160
    225c:	9b 40       	sbci	r25, 0x0B	; 11
    225e:	19 f4       	brne	.+6      	; 0x2266 <usart_spi_init+0x5c>
    2260:	60 e1       	ldi	r22, 0x10	; 16
    2262:	86 e0       	ldi	r24, 0x06	; 6
    2264:	fa c0       	rjmp	.+500    	; 0x245a <sysclk_enable_module>
    2266:	08 95       	ret

00002268 <usart_spi_setup_device>:
    2268:	0f 93       	push	r16
    226a:	1f 93       	push	r17
    226c:	cf 93       	push	r28
    226e:	df 93       	push	r29
    2270:	00 d0       	rcall	.+0      	; 0x2272 <usart_spi_setup_device+0xa>
    2272:	00 d0       	rcall	.+0      	; 0x2274 <usart_spi_setup_device+0xc>
    2274:	cd b7       	in	r28, 0x3d	; 61
    2276:	de b7       	in	r29, 0x3e	; 62
    2278:	09 83       	std	Y+1, r16	; 0x01
    227a:	1a 83       	std	Y+2, r17	; 0x02
    227c:	2b 83       	std	Y+3, r18	; 0x03
    227e:	3c 83       	std	Y+4, r19	; 0x04
    2280:	4d 83       	std	Y+5, r20	; 0x05
    2282:	1e 82       	std	Y+6, r1	; 0x06
    2284:	be 01       	movw	r22, r28
    2286:	6f 5f       	subi	r22, 0xFF	; 255
    2288:	7f 4f       	sbci	r23, 0xFF	; 255
    228a:	db dd       	rcall	.-1098   	; 0x1e42 <usart_init_spi>
    228c:	26 96       	adiw	r28, 0x06	; 6
    228e:	cd bf       	out	0x3d, r28	; 61
    2290:	de bf       	out	0x3e, r29	; 62
    2292:	df 91       	pop	r29
    2294:	cf 91       	pop	r28
    2296:	1f 91       	pop	r17
    2298:	0f 91       	pop	r16
    229a:	08 95       	ret

0000229c <usart_spi_select_device>:

void usart_spi_select_device(USART_t *usart, struct usart_spi_device *device)
{
	ioport_set_pin_low(device->id);
    229c:	fb 01       	movw	r30, r22
    229e:	80 81       	ld	r24, Z
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    22a0:	e8 2f       	mov	r30, r24
    22a2:	e6 95       	lsr	r30
    22a4:	e6 95       	lsr	r30
    22a6:	e6 95       	lsr	r30
    22a8:	40 e2       	ldi	r20, 0x20	; 32
    22aa:	e4 9f       	mul	r30, r20
    22ac:	f0 01       	movw	r30, r0
    22ae:	11 24       	eor	r1, r1
    22b0:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    22b2:	87 70       	andi	r24, 0x07	; 7
    22b4:	21 e0       	ldi	r18, 0x01	; 1
    22b6:	30 e0       	ldi	r19, 0x00	; 0
    22b8:	a9 01       	movw	r20, r18
    22ba:	02 c0       	rjmp	.+4      	; 0x22c0 <usart_spi_select_device+0x24>
    22bc:	44 0f       	add	r20, r20
    22be:	55 1f       	adc	r21, r21
    22c0:	8a 95       	dec	r24
    22c2:	e2 f7       	brpl	.-8      	; 0x22bc <usart_spi_select_device+0x20>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    22c4:	46 83       	std	Z+6, r20	; 0x06
    22c6:	08 95       	ret

000022c8 <usart_spi_deselect_device>:
}

void usart_spi_deselect_device(USART_t *usart, struct usart_spi_device *device)
{
	ioport_set_pin_high(device->id);
    22c8:	fb 01       	movw	r30, r22
    22ca:	80 81       	ld	r24, Z
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    22cc:	e8 2f       	mov	r30, r24
    22ce:	e6 95       	lsr	r30
    22d0:	e6 95       	lsr	r30
    22d2:	e6 95       	lsr	r30
    22d4:	40 e2       	ldi	r20, 0x20	; 32
    22d6:	e4 9f       	mul	r30, r20
    22d8:	f0 01       	movw	r30, r0
    22da:	11 24       	eor	r1, r1
    22dc:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    22de:	87 70       	andi	r24, 0x07	; 7
    22e0:	21 e0       	ldi	r18, 0x01	; 1
    22e2:	30 e0       	ldi	r19, 0x00	; 0
    22e4:	a9 01       	movw	r20, r18
    22e6:	02 c0       	rjmp	.+4      	; 0x22ec <usart_spi_deselect_device+0x24>
    22e8:	44 0f       	add	r20, r20
    22ea:	55 1f       	adc	r21, r21
    22ec:	8a 95       	dec	r24
    22ee:	e2 f7       	brpl	.-8      	; 0x22e8 <usart_spi_deselect_device+0x20>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    22f0:	45 83       	std	Z+5, r20	; 0x05
    22f2:	08 95       	ret

000022f4 <gfx_mono_set_framebuffer>:
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
	do {
		*data++ = *framebuffer_pt++;
	} while (--width > 0);
}
    22f4:	80 93 86 22 	sts	0x2286, r24	; 0x802286 <fbpointer>
    22f8:	90 93 87 22 	sts	0x2287, r25	; 0x802287 <fbpointer+0x1>
    22fc:	08 95       	ret

000022fe <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
    22fe:	20 91 86 22 	lds	r18, 0x2286	; 0x802286 <fbpointer>
    2302:	30 91 87 22 	lds	r19, 0x2287	; 0x802287 <fbpointer+0x1>
    2306:	90 e8       	ldi	r25, 0x80	; 128
    2308:	89 9f       	mul	r24, r25
    230a:	20 0d       	add	r18, r0
    230c:	31 1d       	adc	r19, r1
    230e:	11 24       	eor	r1, r1
    2310:	f9 01       	movw	r30, r18
    2312:	e6 0f       	add	r30, r22
    2314:	f1 1d       	adc	r31, r1
    2316:	40 83       	st	Z, r20
    2318:	08 95       	ret

0000231a <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
    231a:	20 91 86 22 	lds	r18, 0x2286	; 0x802286 <fbpointer>
    231e:	30 91 87 22 	lds	r19, 0x2287	; 0x802287 <fbpointer+0x1>
    2322:	90 e8       	ldi	r25, 0x80	; 128
    2324:	89 9f       	mul	r24, r25
    2326:	20 0d       	add	r18, r0
    2328:	31 1d       	adc	r19, r1
    232a:	11 24       	eor	r1, r1
    232c:	f9 01       	movw	r30, r18
    232e:	e6 0f       	add	r30, r22
    2330:	f1 1d       	adc	r31, r1
}
    2332:	80 81       	ld	r24, Z
    2334:	08 95       	ret

00002336 <gfx_mono_generic_draw_horizontal_line>:
	gfx_mono_draw_horizontal_line(x, y, width, color);
	gfx_mono_draw_horizontal_line(x, y + height - 1, width, color);

	gfx_mono_draw_vertical_line(x, y, height, color);
	gfx_mono_draw_vertical_line(x + width - 1, y, height, color);
}
    2336:	ff 92       	push	r15
    2338:	0f 93       	push	r16
    233a:	1f 93       	push	r17
    233c:	cf 93       	push	r28
    233e:	df 93       	push	r29
    2340:	e4 2f       	mov	r30, r20
    2342:	f0 e0       	ldi	r31, 0x00	; 0
    2344:	e8 0f       	add	r30, r24
    2346:	f1 1d       	adc	r31, r1
    2348:	e1 38       	cpi	r30, 0x81	; 129
    234a:	f1 05       	cpc	r31, r1
    234c:	1c f0       	brlt	.+6      	; 0x2354 <gfx_mono_generic_draw_horizontal_line+0x1e>
    234e:	c0 e8       	ldi	r28, 0x80	; 128
    2350:	4c 2f       	mov	r20, r28
    2352:	48 1b       	sub	r20, r24
    2354:	44 23       	and	r20, r20
    2356:	09 f4       	brne	.+2      	; 0x235a <gfx_mono_generic_draw_horizontal_line+0x24>
    2358:	50 c0       	rjmp	.+160    	; 0x23fa <gfx_mono_generic_draw_horizontal_line+0xc4>
    235a:	d6 2f       	mov	r29, r22
    235c:	d6 95       	lsr	r29
    235e:	d6 95       	lsr	r29
    2360:	d6 95       	lsr	r29
    2362:	70 e0       	ldi	r23, 0x00	; 0
    2364:	98 e0       	ldi	r25, 0x08	; 8
    2366:	d9 9f       	mul	r29, r25
    2368:	60 19       	sub	r22, r0
    236a:	71 09       	sbc	r23, r1
    236c:	11 24       	eor	r1, r1
    236e:	e1 e0       	ldi	r30, 0x01	; 1
    2370:	f0 e0       	ldi	r31, 0x00	; 0
    2372:	df 01       	movw	r26, r30
    2374:	02 c0       	rjmp	.+4      	; 0x237a <gfx_mono_generic_draw_horizontal_line+0x44>
    2376:	aa 0f       	add	r26, r26
    2378:	bb 1f       	adc	r27, r27
    237a:	6a 95       	dec	r22
    237c:	e2 f7       	brpl	.-8      	; 0x2376 <gfx_mono_generic_draw_horizontal_line+0x40>
    237e:	fa 2e       	mov	r15, r26
    2380:	21 30       	cpi	r18, 0x01	; 1
    2382:	21 f0       	breq	.+8      	; 0x238c <gfx_mono_generic_draw_horizontal_line+0x56>
    2384:	a8 f0       	brcs	.+42     	; 0x23b0 <gfx_mono_generic_draw_horizontal_line+0x7a>
    2386:	22 30       	cpi	r18, 0x02	; 2
    2388:	39 f1       	breq	.+78     	; 0x23d8 <gfx_mono_generic_draw_horizontal_line+0xa2>
    238a:	37 c0       	rjmp	.+110    	; 0x23fa <gfx_mono_generic_draw_horizontal_line+0xc4>
    238c:	c4 2f       	mov	r28, r20
    238e:	1f ef       	ldi	r17, 0xFF	; 255
    2390:	18 0f       	add	r17, r24
    2392:	01 2f       	mov	r16, r17
    2394:	0c 0f       	add	r16, r28
    2396:	60 2f       	mov	r22, r16
    2398:	8d 2f       	mov	r24, r29
    239a:	0e 94 7c 05 	call	0xaf8	; 0xaf8 <gfx_mono_st7565r_get_byte>
    239e:	4f 2d       	mov	r20, r15
    23a0:	48 2b       	or	r20, r24
    23a2:	60 2f       	mov	r22, r16
    23a4:	8d 2f       	mov	r24, r29
    23a6:	0e 94 50 04 	call	0x8a0	; 0x8a0 <gfx_mono_st7565r_put_byte>
    23aa:	c1 50       	subi	r28, 0x01	; 1
    23ac:	91 f7       	brne	.-28     	; 0x2392 <gfx_mono_generic_draw_horizontal_line+0x5c>
    23ae:	25 c0       	rjmp	.+74     	; 0x23fa <gfx_mono_generic_draw_horizontal_line+0xc4>
    23b0:	c4 2f       	mov	r28, r20
    23b2:	1f ef       	ldi	r17, 0xFF	; 255
    23b4:	18 0f       	add	r17, r24
    23b6:	fa 2e       	mov	r15, r26
    23b8:	f0 94       	com	r15
    23ba:	01 2f       	mov	r16, r17
    23bc:	0c 0f       	add	r16, r28
    23be:	60 2f       	mov	r22, r16
    23c0:	8d 2f       	mov	r24, r29
    23c2:	0e 94 7c 05 	call	0xaf8	; 0xaf8 <gfx_mono_st7565r_get_byte>
    23c6:	4f 2d       	mov	r20, r15
    23c8:	48 23       	and	r20, r24
    23ca:	60 2f       	mov	r22, r16
    23cc:	8d 2f       	mov	r24, r29
    23ce:	0e 94 50 04 	call	0x8a0	; 0x8a0 <gfx_mono_st7565r_put_byte>
    23d2:	c1 50       	subi	r28, 0x01	; 1
    23d4:	91 f7       	brne	.-28     	; 0x23ba <gfx_mono_generic_draw_horizontal_line+0x84>
    23d6:	11 c0       	rjmp	.+34     	; 0x23fa <gfx_mono_generic_draw_horizontal_line+0xc4>
    23d8:	c4 2f       	mov	r28, r20
    23da:	1f ef       	ldi	r17, 0xFF	; 255
    23dc:	18 0f       	add	r17, r24
    23de:	01 2f       	mov	r16, r17
    23e0:	0c 0f       	add	r16, r28
    23e2:	60 2f       	mov	r22, r16
    23e4:	8d 2f       	mov	r24, r29
    23e6:	0e 94 7c 05 	call	0xaf8	; 0xaf8 <gfx_mono_st7565r_get_byte>
    23ea:	4f 2d       	mov	r20, r15
    23ec:	48 27       	eor	r20, r24
    23ee:	60 2f       	mov	r22, r16
    23f0:	8d 2f       	mov	r24, r29
    23f2:	0e 94 50 04 	call	0x8a0	; 0x8a0 <gfx_mono_st7565r_put_byte>
    23f6:	c1 50       	subi	r28, 0x01	; 1
    23f8:	91 f7       	brne	.-28     	; 0x23de <gfx_mono_generic_draw_horizontal_line+0xa8>
    23fa:	df 91       	pop	r29
    23fc:	cf 91       	pop	r28
    23fe:	1f 91       	pop	r17
    2400:	0f 91       	pop	r16
    2402:	ff 90       	pop	r15
    2404:	08 95       	ret

00002406 <gfx_mono_generic_draw_filled_rect>:
 * \param  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
    2406:	ff 92       	push	r15
    2408:	0f 93       	push	r16
    240a:	1f 93       	push	r17
    240c:	cf 93       	push	r28
    240e:	df 93       	push	r29
	if (height == 0) {
    2410:	22 23       	and	r18, r18
    2412:	69 f0       	breq	.+26     	; 0x242e <gfx_mono_generic_draw_filled_rect+0x28>
    2414:	f4 2e       	mov	r15, r20
    2416:	18 2f       	mov	r17, r24
    2418:	c2 2f       	mov	r28, r18
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
    241a:	df ef       	ldi	r29, 0xFF	; 255
    241c:	d6 0f       	add	r29, r22
    241e:	6d 2f       	mov	r22, r29
    2420:	6c 0f       	add	r22, r28
    2422:	20 2f       	mov	r18, r16
    2424:	4f 2d       	mov	r20, r15
    2426:	81 2f       	mov	r24, r17
    2428:	86 df       	rcall	.-244    	; 0x2336 <gfx_mono_generic_draw_horizontal_line>
    242a:	c1 50       	subi	r28, 0x01	; 1
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
    242c:	c1 f7       	brne	.-16     	; 0x241e <gfx_mono_generic_draw_filled_rect+0x18>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
    242e:	df 91       	pop	r29
    2430:	cf 91       	pop	r28
    2432:	1f 91       	pop	r17
    2434:	0f 91       	pop	r16
    2436:	ff 90       	pop	r15
    2438:	08 95       	ret

0000243a <sysclk_init>:
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    243a:	8f ef       	ldi	r24, 0xFF	; 255
    243c:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    2440:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    2444:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    2448:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    244c:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    2450:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    2454:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
    2458:	08 95       	ret

0000245a <sysclk_enable_module>:
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    245a:	cf 93       	push	r28
    245c:	df 93       	push	r29
    245e:	1f 92       	push	r1
    2460:	cd b7       	in	r28, 0x3d	; 61
    2462:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2464:	9f b7       	in	r25, 0x3f	; 63
    2466:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    2468:	f8 94       	cli
	return flags;
    246a:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    246c:	e8 2f       	mov	r30, r24
    246e:	f0 e0       	ldi	r31, 0x00	; 0
    2470:	e0 59       	subi	r30, 0x90	; 144
    2472:	ff 4f       	sbci	r31, 0xFF	; 255
    2474:	60 95       	com	r22
    2476:	80 81       	ld	r24, Z
    2478:	68 23       	and	r22, r24
    247a:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    247c:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    247e:	0f 90       	pop	r0
    2480:	df 91       	pop	r29
    2482:	cf 91       	pop	r28
    2484:	08 95       	ret

00002486 <gfx_mono_draw_char>:
 * \param y        Y coordinate on screen.
 * \param font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
    2486:	af 92       	push	r10
    2488:	bf 92       	push	r11
    248a:	cf 92       	push	r12
    248c:	df 92       	push	r13
    248e:	ef 92       	push	r14
    2490:	ff 92       	push	r15
    2492:	0f 93       	push	r16
    2494:	1f 93       	push	r17
    2496:	cf 93       	push	r28
    2498:	df 93       	push	r29
    249a:	c8 2f       	mov	r28, r24
    249c:	e6 2e       	mov	r14, r22
    249e:	b4 2e       	mov	r11, r20
    24a0:	69 01       	movw	r12, r18
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
    24a2:	00 e0       	ldi	r16, 0x00	; 0
    24a4:	f9 01       	movw	r30, r18
    24a6:	24 81       	ldd	r18, Z+4	; 0x04
    24a8:	43 81       	ldd	r20, Z+3	; 0x03
    24aa:	6b 2d       	mov	r22, r11
    24ac:	8e 2d       	mov	r24, r14
    24ae:	ab df       	rcall	.-170    	; 0x2406 <gfx_mono_generic_draw_filled_rect>
			GFX_PIXEL_CLR);

	switch (font->type) {
    24b0:	f6 01       	movw	r30, r12
    24b2:	80 81       	ld	r24, Z
    24b4:	81 11       	cpse	r24, r1
    24b6:	3a c0       	rjmp	.+116    	; 0x252c <gfx_mono_draw_char+0xa6>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
    24b8:	83 81       	ldd	r24, Z+3	; 0x03
    24ba:	28 2f       	mov	r18, r24
    24bc:	26 95       	lsr	r18
    24be:	26 95       	lsr	r18
    24c0:	26 95       	lsr	r18
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
    24c2:	87 70       	andi	r24, 0x07	; 7
    24c4:	09 f0       	breq	.+2      	; 0x24c8 <gfx_mono_draw_char+0x42>
		char_row_size++;
    24c6:	2f 5f       	subi	r18, 0xFF	; 255
	}

	glyph_data_offset = char_row_size * font->height *
    24c8:	f6 01       	movw	r30, r12
    24ca:	a4 80       	ldd	r10, Z+4	; 0x04
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
    24cc:	8c 2f       	mov	r24, r28
    24ce:	90 e0       	ldi	r25, 0x00	; 0
    24d0:	35 81       	ldd	r19, Z+5	; 0x05
    24d2:	83 1b       	sub	r24, r19
    24d4:	91 09       	sbc	r25, r1
    24d6:	2a 9d       	mul	r18, r10
    24d8:	90 01       	movw	r18, r0
    24da:	11 24       	eor	r1, r1
    24dc:	82 9f       	mul	r24, r18
    24de:	a0 01       	movw	r20, r0
    24e0:	83 9f       	mul	r24, r19
    24e2:	50 0d       	add	r21, r0
    24e4:	92 9f       	mul	r25, r18
    24e6:	50 0d       	add	r21, r0
    24e8:	11 24       	eor	r1, r1
    24ea:	01 81       	ldd	r16, Z+1	; 0x01
    24ec:	12 81       	ldd	r17, Z+2	; 0x02
    24ee:	04 0f       	add	r16, r20
    24f0:	15 1f       	adc	r17, r21
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
    24f2:	f6 01       	movw	r30, r12
    24f4:	f3 80       	ldd	r15, Z+3	; 0x03

		for (i = 0; i < pixelsToDraw; i++) {
    24f6:	ff 20       	and	r15, r15
    24f8:	a9 f0       	breq	.+42     	; 0x2524 <gfx_mono_draw_char+0x9e>
    24fa:	d0 e0       	ldi	r29, 0x00	; 0
    24fc:	c0 e0       	ldi	r28, 0x00	; 0
    24fe:	8e 2d       	mov	r24, r14
    2500:	8c 0f       	add	r24, r28
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    2502:	9c 2f       	mov	r25, r28
    2504:	97 70       	andi	r25, 0x07	; 7
    2506:	21 f4       	brne	.+8      	; 0x2510 <gfx_mono_draw_char+0x8a>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
    2508:	f8 01       	movw	r30, r16
    250a:	d4 91       	lpm	r29, Z
				glyph_data++;
    250c:	0f 5f       	subi	r16, 0xFF	; 255
    250e:	1f 4f       	sbci	r17, 0xFF	; 255
			}

			if ((glyph_byte & 0x80)) {
    2510:	dd 23       	and	r29, r29
    2512:	24 f4       	brge	.+8      	; 0x251c <gfx_mono_draw_char+0x96>
				gfx_mono_draw_pixel(inc_x, inc_y,
    2514:	41 e0       	ldi	r20, 0x01	; 1
    2516:	6b 2d       	mov	r22, r11
    2518:	0e 94 45 05 	call	0xa8a	; 0xa8a <gfx_mono_st7565r_draw_pixel>
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
    251c:	dd 0f       	add	r29, r29

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
    251e:	cf 5f       	subi	r28, 0xFF	; 255
    2520:	fc 12       	cpse	r15, r28
    2522:	ed cf       	rjmp	.-38     	; 0x24fe <gfx_mono_draw_char+0x78>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
    2524:	b3 94       	inc	r11
		inc_x = x;
		rows_left--;
    2526:	aa 94       	dec	r10
	} while (rows_left > 0);
    2528:	a1 10       	cpse	r10, r1
    252a:	e3 cf       	rjmp	.-58     	; 0x24f2 <gfx_mono_draw_char+0x6c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
    252c:	df 91       	pop	r29
    252e:	cf 91       	pop	r28
    2530:	1f 91       	pop	r17
    2532:	0f 91       	pop	r16
    2534:	ff 90       	pop	r15
    2536:	ef 90       	pop	r14
    2538:	df 90       	pop	r13
    253a:	cf 90       	pop	r12
    253c:	bf 90       	pop	r11
    253e:	af 90       	pop	r10
    2540:	08 95       	ret

00002542 <gfx_mono_draw_string>:
 * \param y         Y coordinate on screen.
 * \param font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
    2542:	df 92       	push	r13
    2544:	ef 92       	push	r14
    2546:	ff 92       	push	r15
    2548:	0f 93       	push	r16
    254a:	1f 93       	push	r17
    254c:	cf 93       	push	r28
    254e:	df 93       	push	r29
    2550:	d6 2e       	mov	r13, r22
    2552:	04 2f       	mov	r16, r20
    2554:	79 01       	movw	r14, r18
    2556:	ec 01       	movw	r28, r24
    2558:	16 2f       	mov	r17, r22
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
    255a:	89 91       	ld	r24, Y+
    255c:	8a 30       	cpi	r24, 0x0A	; 10
    255e:	31 f4       	brne	.+12     	; 0x256c <gfx_mono_draw_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
    2560:	f7 01       	movw	r30, r14
    2562:	84 81       	ldd	r24, Z+4	; 0x04
    2564:	8f 5f       	subi	r24, 0xFF	; 255
    2566:	08 0f       	add	r16, r24

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
    2568:	1d 2d       	mov	r17, r13
    256a:	09 c0       	rjmp	.+18     	; 0x257e <gfx_mono_draw_string+0x3c>
			y += font->height + 1;
		} else if (*str == '\r') {
    256c:	8d 30       	cpi	r24, 0x0D	; 13
    256e:	39 f0       	breq	.+14     	; 0x257e <gfx_mono_draw_string+0x3c>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
    2570:	97 01       	movw	r18, r14
    2572:	40 2f       	mov	r20, r16
    2574:	61 2f       	mov	r22, r17
    2576:	87 df       	rcall	.-242    	; 0x2486 <gfx_mono_draw_char>
			x += font->width;
    2578:	f7 01       	movw	r30, r14
    257a:	83 81       	ldd	r24, Z+3	; 0x03
    257c:	18 0f       	add	r17, r24
		}
	} while (*(++str));
    257e:	88 81       	ld	r24, Y
    2580:	81 11       	cpse	r24, r1
    2582:	eb cf       	rjmp	.-42     	; 0x255a <gfx_mono_draw_string+0x18>
}
    2584:	df 91       	pop	r29
    2586:	cf 91       	pop	r28
    2588:	1f 91       	pop	r17
    258a:	0f 91       	pop	r16
    258c:	ff 90       	pop	r15
    258e:	ef 90       	pop	r14
    2590:	df 90       	pop	r13
    2592:	08 95       	ret

00002594 <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
    2594:	cf 93       	push	r28
    2596:	df 93       	push	r29
    2598:	fc 01       	movw	r30, r24
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    259a:	20 e0       	ldi	r18, 0x00	; 0
    259c:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
    259e:	c6 2f       	mov	r28, r22
    25a0:	d0 e0       	ldi	r29, 0x00	; 0
    25a2:	de 01       	movw	r26, r28
    25a4:	02 2e       	mov	r0, r18
    25a6:	02 c0       	rjmp	.+4      	; 0x25ac <ioport_configure_port_pin+0x18>
    25a8:	b5 95       	asr	r27
    25aa:	a7 95       	ror	r26
    25ac:	0a 94       	dec	r0
    25ae:	e2 f7       	brpl	.-8      	; 0x25a8 <ioport_configure_port_pin+0x14>
    25b0:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    25b2:	50 8b       	std	Z+16, r21	; 0x10
    25b4:	2f 5f       	subi	r18, 0xFF	; 255
    25b6:	3f 4f       	sbci	r19, 0xFF	; 255
    25b8:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
    25ba:	28 30       	cpi	r18, 0x08	; 8
    25bc:	31 05       	cpc	r19, r1
    25be:	89 f7       	brne	.-30     	; 0x25a2 <ioport_configure_port_pin+0xe>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    25c0:	40 ff       	sbrs	r20, 0
    25c2:	0a c0       	rjmp	.+20     	; 0x25d8 <ioport_configure_port_pin+0x44>
		if (flags & IOPORT_INIT_HIGH) {
    25c4:	41 ff       	sbrs	r20, 1
    25c6:	03 c0       	rjmp	.+6      	; 0x25ce <ioport_configure_port_pin+0x3a>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
    25c8:	fc 01       	movw	r30, r24
    25ca:	65 83       	std	Z+5, r22	; 0x05
    25cc:	02 c0       	rjmp	.+4      	; 0x25d2 <ioport_configure_port_pin+0x3e>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
    25ce:	fc 01       	movw	r30, r24
    25d0:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
    25d2:	fc 01       	movw	r30, r24
    25d4:	61 83       	std	Z+1, r22	; 0x01
    25d6:	02 c0       	rjmp	.+4      	; 0x25dc <ioport_configure_port_pin+0x48>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
    25d8:	fc 01       	movw	r30, r24
    25da:	62 83       	std	Z+2, r22	; 0x02
	}
}
    25dc:	df 91       	pop	r29
    25de:	cf 91       	pop	r28
    25e0:	08 95       	ret

000025e2 <board_init>:
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
    25e2:	43 e0       	ldi	r20, 0x03	; 3
    25e4:	50 e0       	ldi	r21, 0x00	; 0
    25e6:	61 e0       	ldi	r22, 0x01	; 1
    25e8:	80 ee       	ldi	r24, 0xE0	; 224
    25ea:	97 e0       	ldi	r25, 0x07	; 7
    25ec:	d3 df       	rcall	.-90     	; 0x2594 <ioport_configure_port_pin>
    25ee:	43 e0       	ldi	r20, 0x03	; 3
    25f0:	50 e0       	ldi	r21, 0x00	; 0
    25f2:	62 e0       	ldi	r22, 0x02	; 2
    25f4:	80 ee       	ldi	r24, 0xE0	; 224
    25f6:	97 e0       	ldi	r25, 0x07	; 7
    25f8:	cd df       	rcall	.-102    	; 0x2594 <ioport_configure_port_pin>
    25fa:	43 e0       	ldi	r20, 0x03	; 3
    25fc:	50 e0       	ldi	r21, 0x00	; 0
    25fe:	60 e1       	ldi	r22, 0x10	; 16
    2600:	80 e6       	ldi	r24, 0x60	; 96
    2602:	96 e0       	ldi	r25, 0x06	; 6
    2604:	c7 df       	rcall	.-114    	; 0x2594 <ioport_configure_port_pin>
    2606:	41 e0       	ldi	r20, 0x01	; 1
    2608:	50 e4       	ldi	r21, 0x40	; 64
    260a:	60 e2       	ldi	r22, 0x20	; 32
    260c:	80 e6       	ldi	r24, 0x60	; 96
    260e:	96 e0       	ldi	r25, 0x06	; 6
    2610:	c1 df       	rcall	.-126    	; 0x2594 <ioport_configure_port_pin>
    2612:	40 e0       	ldi	r20, 0x00	; 0
    2614:	5b e1       	ldi	r21, 0x1B	; 27
    2616:	60 e2       	ldi	r22, 0x20	; 32
    2618:	80 e8       	ldi	r24, 0x80	; 128
    261a:	96 e0       	ldi	r25, 0x06	; 6
    261c:	bb df       	rcall	.-138    	; 0x2594 <ioport_configure_port_pin>
    261e:	40 e0       	ldi	r20, 0x00	; 0
    2620:	5b e1       	ldi	r21, 0x1B	; 27
    2622:	62 e0       	ldi	r22, 0x02	; 2
    2624:	80 ea       	ldi	r24, 0xA0	; 160
    2626:	96 e0       	ldi	r25, 0x06	; 6
    2628:	b5 df       	rcall	.-150    	; 0x2594 <ioport_configure_port_pin>
    262a:	40 e0       	ldi	r20, 0x00	; 0
    262c:	5b e1       	ldi	r21, 0x1B	; 27
    262e:	64 e0       	ldi	r22, 0x04	; 4
    2630:	80 ea       	ldi	r24, 0xA0	; 160
    2632:	96 e0       	ldi	r25, 0x06	; 6
    2634:	af df       	rcall	.-162    	; 0x2594 <ioport_configure_port_pin>
    2636:	43 e0       	ldi	r20, 0x03	; 3
    2638:	50 e0       	ldi	r21, 0x00	; 0
    263a:	62 e0       	ldi	r22, 0x02	; 2
    263c:	80 e6       	ldi	r24, 0x60	; 96
    263e:	96 e0       	ldi	r25, 0x06	; 6
    2640:	a9 df       	rcall	.-174    	; 0x2594 <ioport_configure_port_pin>
    2642:	43 e0       	ldi	r20, 0x03	; 3
    2644:	50 e0       	ldi	r21, 0x00	; 0
    2646:	68 e0       	ldi	r22, 0x08	; 8
    2648:	80 e6       	ldi	r24, 0x60	; 96
    264a:	96 e0       	ldi	r25, 0x06	; 6
    264c:	a3 df       	rcall	.-186    	; 0x2594 <ioport_configure_port_pin>
    264e:	43 e0       	ldi	r20, 0x03	; 3
    2650:	50 e0       	ldi	r21, 0x00	; 0
    2652:	68 e0       	ldi	r22, 0x08	; 8
    2654:	80 ea       	ldi	r24, 0xA0	; 160
    2656:	96 e0       	ldi	r25, 0x06	; 6
    2658:	9d df       	rcall	.-198    	; 0x2594 <ioport_configure_port_pin>
    265a:	43 e0       	ldi	r20, 0x03	; 3
    265c:	50 e0       	ldi	r21, 0x00	; 0
    265e:	61 e0       	ldi	r22, 0x01	; 1
    2660:	80 e6       	ldi	r24, 0x60	; 96
    2662:	96 e0       	ldi	r25, 0x06	; 6
    2664:	97 df       	rcall	.-210    	; 0x2594 <ioport_configure_port_pin>
    2666:	43 e0       	ldi	r20, 0x03	; 3
    2668:	50 e0       	ldi	r21, 0x00	; 0
    266a:	68 e0       	ldi	r22, 0x08	; 8
    266c:	80 e0       	ldi	r24, 0x00	; 0
    266e:	96 e0       	ldi	r25, 0x06	; 6
    2670:	91 df       	rcall	.-222    	; 0x2594 <ioport_configure_port_pin>
    2672:	41 e0       	ldi	r20, 0x01	; 1
    2674:	50 e0       	ldi	r21, 0x00	; 0
    2676:	60 e1       	ldi	r22, 0x10	; 16
    2678:	80 e8       	ldi	r24, 0x80	; 128
    267a:	96 e0       	ldi	r25, 0x06	; 6
    267c:	8b df       	rcall	.-234    	; 0x2594 <ioport_configure_port_pin>
    267e:	43 e0       	ldi	r20, 0x03	; 3
    2680:	50 e0       	ldi	r21, 0x00	; 0
    2682:	62 e0       	ldi	r22, 0x02	; 2
    2684:	80 e6       	ldi	r24, 0x60	; 96
    2686:	96 e0       	ldi	r25, 0x06	; 6
    2688:	85 df       	rcall	.-246    	; 0x2594 <ioport_configure_port_pin>
    268a:	43 e0       	ldi	r20, 0x03	; 3
    268c:	50 e0       	ldi	r21, 0x00	; 0
    268e:	68 e0       	ldi	r22, 0x08	; 8
    2690:	80 e6       	ldi	r24, 0x60	; 96
    2692:	96 e0       	ldi	r25, 0x06	; 6
    2694:	7f df       	rcall	.-258    	; 0x2594 <ioport_configure_port_pin>
    2696:	40 e0       	ldi	r20, 0x00	; 0
    2698:	50 e0       	ldi	r21, 0x00	; 0
    269a:	64 e0       	ldi	r22, 0x04	; 4
    269c:	80 e6       	ldi	r24, 0x60	; 96
    269e:	96 e0       	ldi	r25, 0x06	; 6
    26a0:	79 df       	rcall	.-270    	; 0x2594 <ioport_configure_port_pin>
    26a2:	43 e0       	ldi	r20, 0x03	; 3
    26a4:	50 e0       	ldi	r21, 0x00	; 0
    26a6:	60 e1       	ldi	r22, 0x10	; 16
    26a8:	80 ea       	ldi	r24, 0xA0	; 160
    26aa:	96 e0       	ldi	r25, 0x06	; 6
    26ac:	73 df       	rcall	.-282    	; 0x2594 <ioport_configure_port_pin>
    26ae:	40 e0       	ldi	r20, 0x00	; 0
    26b0:	50 e0       	ldi	r21, 0x00	; 0
    26b2:	61 e0       	ldi	r22, 0x01	; 1
    26b4:	80 e0       	ldi	r24, 0x00	; 0
    26b6:	96 e0       	ldi	r25, 0x06	; 6
    26b8:	6d df       	rcall	.-294    	; 0x2594 <ioport_configure_port_pin>
    26ba:	40 e0       	ldi	r20, 0x00	; 0
    26bc:	50 e0       	ldi	r21, 0x00	; 0
    26be:	64 e0       	ldi	r22, 0x04	; 4
    26c0:	80 e0       	ldi	r24, 0x00	; 0
    26c2:	96 e0       	ldi	r25, 0x06	; 6
    26c4:	67 df       	rcall	.-306    	; 0x2594 <ioport_configure_port_pin>
    26c6:	40 e0       	ldi	r20, 0x00	; 0
    26c8:	50 e0       	ldi	r21, 0x00	; 0
    26ca:	62 e0       	ldi	r22, 0x02	; 2
    26cc:	80 e2       	ldi	r24, 0x20	; 32
    26ce:	96 e0       	ldi	r25, 0x06	; 6
    26d0:	61 df       	rcall	.-318    	; 0x2594 <ioport_configure_port_pin>
    26d2:	43 e0       	ldi	r20, 0x03	; 3
    26d4:	50 e0       	ldi	r21, 0x00	; 0
    26d6:	68 e0       	ldi	r22, 0x08	; 8
    26d8:	80 e4       	ldi	r24, 0x40	; 64
    26da:	96 e0       	ldi	r25, 0x06	; 6
    26dc:	5b df       	rcall	.-330    	; 0x2594 <ioport_configure_port_pin>
    26de:	40 e0       	ldi	r20, 0x00	; 0
    26e0:	50 e0       	ldi	r21, 0x00	; 0
    26e2:	64 e0       	ldi	r22, 0x04	; 4
    26e4:	80 e4       	ldi	r24, 0x40	; 64
    26e6:	96 e0       	ldi	r25, 0x06	; 6
    26e8:	55 df       	rcall	.-342    	; 0x2594 <ioport_configure_port_pin>
    26ea:	43 e0       	ldi	r20, 0x03	; 3
    26ec:	50 e0       	ldi	r21, 0x00	; 0
    26ee:	68 e0       	ldi	r22, 0x08	; 8
    26f0:	80 e6       	ldi	r24, 0x60	; 96
    26f2:	96 e0       	ldi	r25, 0x06	; 6
    26f4:	4f df       	rcall	.-354    	; 0x2594 <ioport_configure_port_pin>
    26f6:	40 e0       	ldi	r20, 0x00	; 0
    26f8:	50 e0       	ldi	r21, 0x00	; 0
    26fa:	64 e0       	ldi	r22, 0x04	; 4
    26fc:	80 e6       	ldi	r24, 0x60	; 96
    26fe:	96 e0       	ldi	r25, 0x06	; 6
    2700:	49 df       	rcall	.-366    	; 0x2594 <ioport_configure_port_pin>
    2702:	43 e0       	ldi	r20, 0x03	; 3
    2704:	50 e0       	ldi	r21, 0x00	; 0
    2706:	68 e0       	ldi	r22, 0x08	; 8
    2708:	80 e8       	ldi	r24, 0x80	; 128
    270a:	96 e0       	ldi	r25, 0x06	; 6
    270c:	43 df       	rcall	.-378    	; 0x2594 <ioport_configure_port_pin>
    270e:	40 e0       	ldi	r20, 0x00	; 0
    2710:	50 e0       	ldi	r21, 0x00	; 0
    2712:	64 e0       	ldi	r22, 0x04	; 4
    2714:	80 e8       	ldi	r24, 0x80	; 128
    2716:	96 e0       	ldi	r25, 0x06	; 6
    2718:	3d cf       	rjmp	.-390    	; 0x2594 <ioport_configure_port_pin>
    271a:	08 95       	ret

0000271c <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    271c:	04 c0       	rjmp	.+8      	; 0x2726 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    271e:	61 50       	subi	r22, 0x01	; 1
    2720:	71 09       	sbc	r23, r1
    2722:	81 09       	sbc	r24, r1
    2724:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    2726:	61 15       	cp	r22, r1
    2728:	71 05       	cpc	r23, r1
    272a:	81 05       	cpc	r24, r1
    272c:	91 05       	cpc	r25, r1
    272e:	b9 f7       	brne	.-18     	; 0x271e <__portable_avr_delay_cycles+0x2>
    2730:	08 95       	ret

00002732 <print_message>:
	tc_write_clock_source(&TCC0, TC_CLKSEL_DIV1_gc);	
}

//Fungsi ini bukan utk print message, tapi increment nilai variabel "increment" setiap 29us
void print_message(void){
	incremental = incremental + 1;
    2732:	80 91 52 23 	lds	r24, 0x2352	; 0x802352 <incremental>
    2736:	90 91 53 23 	lds	r25, 0x2353	; 0x802353 <incremental+0x1>
    273a:	01 96       	adiw	r24, 0x01	; 1
    273c:	80 93 52 23 	sts	0x2352, r24	; 0x802352 <incremental>
    2740:	90 93 53 23 	sts	0x2353, r25	; 0x802353 <incremental+0x1>
    2744:	08 95       	ret

00002746 <setup_timer>:
static char buffarray[200];
int mobil = 0;

//Fungsi setup timer
void setup_timer(void){
	tc_enable(&TCC0);
    2746:	80 e0       	ldi	r24, 0x00	; 0
    2748:	98 e0       	ldi	r25, 0x08	; 8
    274a:	2d d8       	rcall	.-4006   	; 0x17a6 <tc_enable>
	tc_set_overflow_interrupt_callback(&TCC0,print_message);
    274c:	69 e9       	ldi	r22, 0x99	; 153
    274e:	73 e1       	ldi	r23, 0x13	; 19
    2750:	80 e0       	ldi	r24, 0x00	; 0
    2752:	98 e0       	ldi	r25, 0x08	; 8
    2754:	99 d8       	rcall	.-3790   	; 0x1888 <tc_set_overflow_interrupt_callback>
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    2756:	e0 e0       	ldi	r30, 0x00	; 0
    2758:	f8 e0       	ldi	r31, 0x08	; 8
    275a:	81 81       	ldd	r24, Z+1	; 0x01
    275c:	88 7f       	andi	r24, 0xF8	; 248
    275e:	81 83       	std	Z+1, r24	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    2760:	8a e3       	ldi	r24, 0x3A	; 58
    2762:	90 e0       	ldi	r25, 0x00	; 0
    2764:	86 a3       	std	Z+38, r24	; 0x26
    2766:	97 a3       	std	Z+39, r25	; 0x27
 * \note  Configures OVFINTLVL in INTCTRLA
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
    2768:	86 81       	ldd	r24, Z+6	; 0x06
    276a:	8c 7f       	andi	r24, 0xFC	; 252
    276c:	86 83       	std	Z+6, r24	; 0x06
	((TC0_t *)tc)->INTCTRLA =
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
    276e:	86 81       	ldd	r24, Z+6	; 0x06
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
	((TC0_t *)tc)->INTCTRLA =
    2770:	83 60       	ori	r24, 0x03	; 3
    2772:	86 83       	std	Z+6, r24	; 0x06
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    2774:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    2776:	80 7f       	andi	r24, 0xF0	; 240
    2778:	81 60       	ori	r24, 0x01	; 1
    277a:	80 83       	st	Z, r24
    277c:	08 95       	ret

0000277e <setUpSerial>:
{
	// Baud rate selection
	// BSEL = (2000000 / (2^0 * 16*9600) -1 = 12.0208... ~ 12 -> BSCALE = 0
	// FBAUD = ( (2000000)/(2^0*16(12+1)) = 9615.384 -> mendekati lah ya
	
	USARTC0_BAUDCTRLB = 0; //memastikan BSCALE = 0
    277e:	10 92 a7 08 	sts	0x08A7, r1	; 0x8008a7 <__TEXT_REGION_LENGTH__+0x7008a7>
	USARTC0_BAUDCTRLA = 0x0C; // 12
    2782:	8c e0       	ldi	r24, 0x0C	; 12
    2784:	80 93 a6 08 	sts	0x08A6, r24	; 0x8008a6 <__TEXT_REGION_LENGTH__+0x7008a6>
	//USARTC0_BAUDCTRLB = 0; //Just to be sure that BSCALE is 0
	//USARTC0_BAUDCTRLA = 0xCF; // 207
	
	
	//Disable interrupts, just for safety
	USARTC0_CTRLA = 0;
    2788:	10 92 a3 08 	sts	0x08A3, r1	; 0x8008a3 <__TEXT_REGION_LENGTH__+0x7008a3>
	//8 data bits, no parity and 1 stop bit
	USARTC0_CTRLC = USART_CHSIZE_8BIT_gc;
    278c:	83 e0       	ldi	r24, 0x03	; 3
    278e:	80 93 a5 08 	sts	0x08A5, r24	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7008a5>
	
	//Enable receive and transmit
	USARTC0_CTRLB = USART_TXEN_bm | USART_RXEN_bm;
    2792:	88 e1       	ldi	r24, 0x18	; 24
    2794:	80 93 a4 08 	sts	0x08A4, r24	; 0x8008a4 <__TEXT_REGION_LENGTH__+0x7008a4>
    2798:	08 95       	ret

0000279a <sendString>:
}

void sendString(char *text)
{
    279a:	cf 93       	push	r28
    279c:	df 93       	push	r29
	while(*text)
    279e:	fc 01       	movw	r30, r24
    27a0:	60 81       	ld	r22, Z
    27a2:	66 23       	and	r22, r22
    27a4:	41 f0       	breq	.+16     	; 0x27b6 <sendString+0x1c>
    27a6:	ec 01       	movw	r28, r24
    27a8:	21 96       	adiw	r28, 0x01	; 1
	{
		//sendChar(*text++);
		usart_putchar(USART_SERIAL_EXAMPLE, *text++);
    27aa:	80 ea       	ldi	r24, 0xA0	; 160
    27ac:	98 e0       	ldi	r25, 0x08	; 8
    27ae:	f0 d8       	rcall	.-3616   	; 0x1990 <usart_putchar>
	USARTC0_CTRLB = USART_TXEN_bm | USART_RXEN_bm;
}

void sendString(char *text)
{
	while(*text)
    27b0:	69 91       	ld	r22, Y+
    27b2:	61 11       	cpse	r22, r1
    27b4:	fa cf       	rjmp	.-12     	; 0x27aa <sendString+0x10>
	{
		//sendChar(*text++);
		usart_putchar(USART_SERIAL_EXAMPLE, *text++);
	}
}
    27b6:	df 91       	pop	r29
    27b8:	cf 91       	pop	r28
    27ba:	08 95       	ret

000027bc <main>:

int main (void)
{
	// Insert system clock initialization code here (sysclk_init()).
	board_init();
	sysclk_init();
    27bc:	12 df       	rcall	.-476    	; 0x25e2 <board_init>
    27be:	3d de       	rcall	.-902    	; 0x243a <sysclk_init>
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
    27c0:	87 e0       	ldi	r24, 0x07	; 7
    27c2:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	pmic_init();
	gfx_mono_init();
    27c6:	0e 94 00 05 	call	0xa00	; 0xa00 <gfx_mono_st7565r_init>
    27ca:	c0 e8       	ldi	r28, 0x80	; 128
    27cc:	d6 e0       	ldi	r29, 0x06	; 6
    27ce:	10 e1       	ldi	r17, 0x10	; 16
    27d0:	1d 83       	std	Y+5, r17	; 0x05
	//
	gpio_set_pin_high(LCD_BACKLIGHT_ENABLE_PIN);
	
	PORTC_OUTSET = PIN3_bm; // PC3 as TX
    27d2:	88 e0       	ldi	r24, 0x08	; 8
    27d4:	80 93 45 06 	sts	0x0645, r24	; 0x800645 <__TEXT_REGION_LENGTH__+0x700645>
	PORTC_DIRSET = PIN3_bm; //TX pin as output
    27d8:	80 93 41 06 	sts	0x0641, r24	; 0x800641 <__TEXT_REGION_LENGTH__+0x700641>
	
	PORTC_OUTCLR = PIN2_bm; //PC2 as RX
    27dc:	84 e0       	ldi	r24, 0x04	; 4
    27de:	80 93 46 06 	sts	0x0646, r24	; 0x800646 <__TEXT_REGION_LENGTH__+0x700646>
	PORTC_DIRCLR = PIN2_bm; //RX pin as input
	
	setUpSerial();
    27e2:	80 93 42 06 	sts	0x0642, r24	; 0x800642 <__TEXT_REGION_LENGTH__+0x700642>
		.charlength = USART_SERIAL_CHAR_LENGTH,
		.paritytype = USART_SERIAL_PARITY,
		.stopbits = USART_SERIAL_STOP_BIT
	};
	
	usart_init_rs232(USART_SERIAL_EXAMPLE, &USART_SERIAL_OPTIONS);
    27e6:	cb df       	rcall	.-106    	; 0x277e <setUpSerial>
    27e8:	67 e0       	ldi	r22, 0x07	; 7
    27ea:	70 e2       	ldi	r23, 0x20	; 32
    27ec:	80 ea       	ldi	r24, 0xA0	; 160
    27ee:	98 e0       	ldi	r25, 0x08	; 8
	//
	gpio_set_pin_high(NHD_C12832A1Z_BACKLIGHT);

	// Workaround for known issue: Enable RTC32 sysclk
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    27f0:	e6 d9       	rcall	.-3124   	; 0x1bbe <usart_init_rs232>
    27f2:	1d 83       	std	Y+5, r17	; 0x05
    27f4:	64 e0       	ldi	r22, 0x04	; 4
    27f6:	80 e0       	ldi	r24, 0x00	; 0
	while (RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm) {
    27f8:	30 de       	rcall	.-928    	; 0x245a <sysclk_enable_module>
    27fa:	e0 e2       	ldi	r30, 0x20	; 32
    27fc:	f4 e0       	ldi	r31, 0x04	; 4
		// Wait for RTC32 sysclk to become stable
	}
	
	delay_ms(1000);
    27fe:	81 81       	ldd	r24, Z+1	; 0x01
    2800:	80 fd       	sbrc	r24, 0
    2802:	fd cf       	rjmp	.-6      	; 0x27fe <main+0x42>
    2804:	66 e1       	ldi	r22, 0x16	; 22
    2806:	76 e1       	ldi	r23, 0x16	; 22
	setup_timer();
    2808:	85 e0       	ldi	r24, 0x05	; 5
    280a:	90 e0       	ldi	r25, 0x00	; 0
	int temp = 0;
    280c:	87 df       	rcall	.-242    	; 0x271c <__portable_avr_delay_cycles>
    280e:	9b df       	rcall	.-202    	; 0x2746 <setup_timer>
	
	// Insert application code here, after the board has been initialized.
	while(1){
		PORTB.DIR = 0b11111111; //Set output
    2810:	21 2c       	mov	r2, r1
    2812:	31 2c       	mov	r3, r1
    2814:	c0 e2       	ldi	r28, 0x20	; 32
    2816:	d6 e0       	ldi	r29, 0x06	; 6
				gpio_set_pin_low(LED0_GPIO);
				mobil++;
				temp = newscore;
				sendString("Car \n");
			}
			snprintf(buffarray, sizeof(buffarray), "Panjang: %d cm  ", newscore);
    2818:	77 24       	eor	r7, r7
    281a:	7a 94       	dec	r7
    281c:	0f 2e       	mov	r0, r31
    281e:	fe e0       	ldi	r31, 0x0E	; 14
    2820:	ef 2e       	mov	r14, r31
    2822:	f0 e2       	ldi	r31, 0x20	; 32
    2824:	ff 2e       	mov	r15, r31
    2826:	f0 2d       	mov	r31, r0
    2828:	0f 2e       	mov	r0, r31
    282a:	f8 ec       	ldi	r31, 0xC8	; 200
    282c:	6f 2e       	mov	r6, r31
    282e:	f0 2d       	mov	r31, r0
			gfx_mono_draw_string(buffarray, 0, 0, &sysfont);
			snprintf(buffarray, sizeof(buffarray), "Mobil: %d  ", mobil);
    2830:	0a e8       	ldi	r16, 0x8A	; 138
    2832:	12 e2       	ldi	r17, 0x22	; 34
    2834:	0f 2e       	mov	r0, r31
    2836:	f5 e2       	ldi	r31, 0x25	; 37
    2838:	af 2e       	mov	r10, r31
    283a:	f0 e2       	ldi	r31, 0x20	; 32
    283c:	bf 2e       	mov	r11, r31
    283e:	f0 2d       	mov	r31, r0
    2840:	0f 2e       	mov	r0, r31
    2842:	f0 ee       	ldi	r31, 0xE0	; 224
    2844:	8f 2e       	mov	r8, r31
    2846:	f7 e0       	ldi	r31, 0x07	; 7
    2848:	9f 2e       	mov	r9, r31
    284a:	f0 2d       	mov	r31, r0
		}
		int newinc = incremental; //Catat selisih waktu antara suara dikirim hingga diterima
		cpu_irq_disable(); //Interrupt dimatikan
		if (incremental > 300){ //Jika hasil lebih dari 300 cm, dibulatkan menjadi 300 cm
			score = 300;
			snprintf(buffarray, sizeof(buffarray), "Panjang: %d cm  ", score);
    284c:	55 24       	eor	r5, r5
    284e:	53 94       	inc	r5
    2850:	0f 2e       	mov	r0, r31
	int temp = 0;
	
	// Insert application code here, after the board has been initialized.
	while(1){
		PORTB.DIR = 0b11111111; //Set output
		PORTB.OUT = 0b00000000; //Set low
    2852:	fc e2       	ldi	r31, 0x2C	; 44
		PORTB.OUT = 0b11111111; //Set high selama 5us
    2854:	4f 2e       	mov	r4, r31
		delay_us(5);
    2856:	f0 2d       	mov	r31, r0
    2858:	78 82       	st	Y, r7
    285a:	1c 82       	std	Y+4, r1	; 0x04
    285c:	7c 82       	std	Y+4, r7	; 0x04
    285e:	62 e0       	ldi	r22, 0x02	; 2
		PORTB.OUT = 0b00000000; //Kembali menjadi low
    2860:	70 e0       	ldi	r23, 0x00	; 0
		PORTB.DIR = 0b00000000; //Set menjadi input
    2862:	80 e0       	ldi	r24, 0x00	; 0
		delay_us(750); //Delay holdoff selama 750us
    2864:	90 e0       	ldi	r25, 0x00	; 0
    2866:	5a df       	rcall	.-332    	; 0x271c <__portable_avr_delay_cycles>
    2868:	1c 82       	std	Y+4, r1	; 0x04
    286a:	18 82       	st	Y, r1
    286c:	6b ef       	ldi	r22, 0xFB	; 251
		int oldinc = incremental;
    286e:	70 e0       	ldi	r23, 0x00	; 0
    2870:	80 e0       	ldi	r24, 0x00	; 0
    2872:	90 e0       	ldi	r25, 0x00	; 0
    2874:	53 df       	rcall	.-346    	; 0x271c <__portable_avr_delay_cycles>
		delay_us(115); //Delay lagi, kali ini seharusnya pin menjadi high
    2876:	c0 90 52 23 	lds	r12, 0x2352	; 0x802352 <incremental>
    287a:	d0 90 53 23 	lds	r13, 0x2353	; 0x802353 <incremental+0x1>
    287e:	67 e2       	ldi	r22, 0x27	; 39
    2880:	70 e0       	ldi	r23, 0x00	; 0
		cpu_irq_enable(); //Mulai interrupt
    2882:	80 e0       	ldi	r24, 0x00	; 0
		while(PORTB.IN & PIN0_bm){
    2884:	90 e0       	ldi	r25, 0x00	; 0
    2886:	4a df       	rcall	.-364    	; 0x271c <__portable_avr_delay_cycles>
    2888:	78 94       	sei
			//Tidak ada apa-apa di sini. Loop ini berfungsi untuk mendeteksi pin 0 PORT B yang berubah menjadi low
		}
		int newinc = incremental; //Catat selisih waktu antara suara dikirim hingga diterima
    288a:	88 85       	ldd	r24, Y+8	; 0x08
    288c:	80 fd       	sbrc	r24, 0
    288e:	fd cf       	rjmp	.-6      	; 0x288a <main+0xce>
    2890:	80 91 52 23 	lds	r24, 0x2352	; 0x802352 <incremental>
		cpu_irq_disable(); //Interrupt dimatikan
		if (incremental > 300){ //Jika hasil lebih dari 300 cm, dibulatkan menjadi 300 cm
    2894:	90 91 53 23 	lds	r25, 0x2353	; 0x802353 <incremental+0x1>
    2898:	f8 94       	cli
    289a:	20 91 52 23 	lds	r18, 0x2352	; 0x802352 <incremental>
    289e:	30 91 53 23 	lds	r19, 0x2353	; 0x802353 <incremental+0x1>
			score = 300;
    28a2:	2d 32       	cpi	r18, 0x2D	; 45
    28a4:	31 40       	sbci	r19, 0x01	; 1
    28a6:	24 f1       	brlt	.+72     	; 0x28f0 <main+0x134>
    28a8:	8c e2       	ldi	r24, 0x2C	; 44
    28aa:	91 e0       	ldi	r25, 0x01	; 1
			snprintf(buffarray, sizeof(buffarray), "Panjang: %d cm  ", score);
    28ac:	80 93 54 23 	sts	0x2354, r24	; 0x802354 <score>
    28b0:	90 93 55 23 	sts	0x2355, r25	; 0x802355 <score+0x1>
    28b4:	5f 92       	push	r5
    28b6:	4f 92       	push	r4
    28b8:	ff 92       	push	r15
    28ba:	ef 92       	push	r14
			gfx_mono_draw_string(buffarray, 0, 0, &sysfont);
    28bc:	1f 92       	push	r1
    28be:	6f 92       	push	r6
    28c0:	1f 93       	push	r17
    28c2:	0f 93       	push	r16
    28c4:	8b d0       	rcall	.+278    	; 0x29dc <snprintf>
    28c6:	20 e0       	ldi	r18, 0x00	; 0
    28c8:	30 e2       	ldi	r19, 0x20	; 32
			delay_ms(100);
    28ca:	40 e0       	ldi	r20, 0x00	; 0
    28cc:	60 e0       	ldi	r22, 0x00	; 0
    28ce:	c8 01       	movw	r24, r16
    28d0:	38 de       	rcall	.-912    	; 0x2542 <gfx_mono_draw_string>
    28d2:	66 e3       	ldi	r22, 0x36	; 54
    28d4:	72 e8       	ldi	r23, 0x82	; 130
			incremental = 0;
    28d6:	80 e0       	ldi	r24, 0x00	; 0
    28d8:	90 e0       	ldi	r25, 0x00	; 0
    28da:	20 df       	rcall	.-448    	; 0x271c <__portable_avr_delay_cycles>
    28dc:	10 92 52 23 	sts	0x2352, r1	; 0x802352 <incremental>
    28e0:	10 92 53 23 	sts	0x2353, r1	; 0x802353 <incremental+0x1>
    28e4:	ed b7       	in	r30, 0x3d	; 61
    28e6:	fe b7       	in	r31, 0x3e	; 62
    28e8:	38 96       	adiw	r30, 0x08	; 8
		} else {
			int inc = newinc - oldinc;
			int newscore = inc/2; //Dibagi 2 seperti rumus sonar
    28ea:	ed bf       	out	0x3d, r30	; 61
    28ec:	fe bf       	out	0x3e, r31	; 62
    28ee:	b4 cf       	rjmp	.-152    	; 0x2858 <main+0x9c>
    28f0:	8c 19       	sub	r24, r12
    28f2:	9d 09       	sbc	r25, r13
    28f4:	6c 01       	movw	r12, r24
    28f6:	1a f4       	brpl	.+6      	; 0x28fe <main+0x142>
    28f8:	ff ef       	ldi	r31, 0xFF	; 255
    28fa:	cf 1a       	sub	r12, r31
			if (newscore < 50 && newscore != temp){
    28fc:	df 0a       	sbc	r13, r31
    28fe:	d5 94       	asr	r13
    2900:	c7 94       	ror	r12
    2902:	22 e3       	ldi	r18, 0x32	; 50
    2904:	c2 16       	cp	r12, r18
    2906:	d1 04       	cpc	r13, r1
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    2908:	a4 f4       	brge	.+40     	; 0x2932 <main+0x176>
				gpio_set_pin_low(LED0_GPIO);
				mobil++;
    290a:	2c 14       	cp	r2, r12
    290c:	3d 04       	cpc	r3, r13
    290e:	81 f0       	breq	.+32     	; 0x2930 <main+0x174>
    2910:	f4 01       	movw	r30, r8
    2912:	56 82       	std	Z+6, r5	; 0x06
    2914:	80 91 88 22 	lds	r24, 0x2288	; 0x802288 <mobil>
    2918:	90 91 89 22 	lds	r25, 0x2289	; 0x802289 <mobil+0x1>
				temp = newscore;
				sendString("Car \n");
    291c:	01 96       	adiw	r24, 0x01	; 1
    291e:	80 93 88 22 	sts	0x2288, r24	; 0x802288 <mobil>
			int inc = newinc - oldinc;
			int newscore = inc/2; //Dibagi 2 seperti rumus sonar
			if (newscore < 50 && newscore != temp){
				gpio_set_pin_low(LED0_GPIO);
				mobil++;
				temp = newscore;
    2922:	90 93 89 22 	sts	0x2289, r25	; 0x802289 <mobil+0x1>
				sendString("Car \n");
			}
			snprintf(buffarray, sizeof(buffarray), "Panjang: %d cm  ", newscore);
    2926:	8f e1       	ldi	r24, 0x1F	; 31
    2928:	90 e2       	ldi	r25, 0x20	; 32
    292a:	37 df       	rcall	.-402    	; 0x279a <sendString>
    292c:	16 01       	movw	r2, r12
    292e:	01 c0       	rjmp	.+2      	; 0x2932 <main+0x176>
    2930:	16 01       	movw	r2, r12
    2932:	df 92       	push	r13
    2934:	cf 92       	push	r12
    2936:	ff 92       	push	r15
			gfx_mono_draw_string(buffarray, 0, 0, &sysfont);
    2938:	ef 92       	push	r14
    293a:	1f 92       	push	r1
    293c:	6f 92       	push	r6
    293e:	1f 93       	push	r17
    2940:	0f 93       	push	r16
    2942:	4c d0       	rcall	.+152    	; 0x29dc <snprintf>
			snprintf(buffarray, sizeof(buffarray), "Mobil: %d  ", mobil);
    2944:	20 e0       	ldi	r18, 0x00	; 0
    2946:	30 e2       	ldi	r19, 0x20	; 32
    2948:	40 e0       	ldi	r20, 0x00	; 0
    294a:	60 e0       	ldi	r22, 0x00	; 0
    294c:	c8 01       	movw	r24, r16
    294e:	f9 dd       	rcall	.-1038   	; 0x2542 <gfx_mono_draw_string>
    2950:	80 91 89 22 	lds	r24, 0x2289	; 0x802289 <mobil+0x1>
    2954:	8f 93       	push	r24
    2956:	80 91 88 22 	lds	r24, 0x2288	; 0x802288 <mobil>
    295a:	8f 93       	push	r24
			gfx_mono_draw_string(buffarray, 0, 10, &sysfont);
    295c:	bf 92       	push	r11
    295e:	af 92       	push	r10
    2960:	1f 92       	push	r1
    2962:	6f 92       	push	r6
    2964:	1f 93       	push	r17
    2966:	0f 93       	push	r16
    2968:	39 d0       	rcall	.+114    	; 0x29dc <snprintf>
			delay_ms(100);
    296a:	20 e0       	ldi	r18, 0x00	; 0
    296c:	30 e2       	ldi	r19, 0x20	; 32
    296e:	4a e0       	ldi	r20, 0x0A	; 10
    2970:	60 e0       	ldi	r22, 0x00	; 0
    2972:	c8 01       	movw	r24, r16
    2974:	e6 dd       	rcall	.-1076   	; 0x2542 <gfx_mono_draw_string>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    2976:	66 e3       	ldi	r22, 0x36	; 54
    2978:	72 e8       	ldi	r23, 0x82	; 130
			gpio_set_pin_high(LED0_GPIO);
			incremental = 0; //reset nilai variable incremental
    297a:	80 e0       	ldi	r24, 0x00	; 0
    297c:	90 e0       	ldi	r25, 0x00	; 0
    297e:	ce de       	rcall	.-612    	; 0x271c <__portable_avr_delay_cycles>
    2980:	f4 01       	movw	r30, r8
    2982:	55 82       	std	Z+5, r5	; 0x05
    2984:	10 92 52 23 	sts	0x2352, r1	; 0x802352 <incremental>
    2988:	10 92 53 23 	sts	0x2353, r1	; 0x802353 <incremental+0x1>
    298c:	8d b7       	in	r24, 0x3d	; 61
    298e:	9e b7       	in	r25, 0x3e	; 62
    2990:	40 96       	adiw	r24, 0x10	; 16
    2992:	8d bf       	out	0x3d, r24	; 61
    2994:	9e bf       	out	0x3e, r25	; 62
    2996:	60 cf       	rjmp	.-320    	; 0x2858 <main+0x9c>

00002998 <__udivmodsi4>:
    2998:	a1 e2       	ldi	r26, 0x21	; 33
    299a:	1a 2e       	mov	r1, r26
    299c:	aa 1b       	sub	r26, r26
    299e:	bb 1b       	sub	r27, r27
    29a0:	fd 01       	movw	r30, r26
    29a2:	0d c0       	rjmp	.+26     	; 0x29be <__udivmodsi4_ep>

000029a4 <__udivmodsi4_loop>:
    29a4:	aa 1f       	adc	r26, r26
    29a6:	bb 1f       	adc	r27, r27
    29a8:	ee 1f       	adc	r30, r30
    29aa:	ff 1f       	adc	r31, r31
    29ac:	a2 17       	cp	r26, r18
    29ae:	b3 07       	cpc	r27, r19
    29b0:	e4 07       	cpc	r30, r20
    29b2:	f5 07       	cpc	r31, r21
    29b4:	20 f0       	brcs	.+8      	; 0x29be <__udivmodsi4_ep>
    29b6:	a2 1b       	sub	r26, r18
    29b8:	b3 0b       	sbc	r27, r19
    29ba:	e4 0b       	sbc	r30, r20
    29bc:	f5 0b       	sbc	r31, r21

000029be <__udivmodsi4_ep>:
    29be:	66 1f       	adc	r22, r22
    29c0:	77 1f       	adc	r23, r23
    29c2:	88 1f       	adc	r24, r24
    29c4:	99 1f       	adc	r25, r25
    29c6:	1a 94       	dec	r1
    29c8:	69 f7       	brne	.-38     	; 0x29a4 <__udivmodsi4_loop>
    29ca:	60 95       	com	r22
    29cc:	70 95       	com	r23
    29ce:	80 95       	com	r24
    29d0:	90 95       	com	r25
    29d2:	9b 01       	movw	r18, r22
    29d4:	ac 01       	movw	r20, r24
    29d6:	bd 01       	movw	r22, r26
    29d8:	cf 01       	movw	r24, r30
    29da:	08 95       	ret

000029dc <snprintf>:
    29dc:	0f 93       	push	r16
    29de:	1f 93       	push	r17
    29e0:	cf 93       	push	r28
    29e2:	df 93       	push	r29
    29e4:	cd b7       	in	r28, 0x3d	; 61
    29e6:	de b7       	in	r29, 0x3e	; 62
    29e8:	2e 97       	sbiw	r28, 0x0e	; 14
    29ea:	cd bf       	out	0x3d, r28	; 61
    29ec:	de bf       	out	0x3e, r29	; 62
    29ee:	0e 89       	ldd	r16, Y+22	; 0x16
    29f0:	1f 89       	ldd	r17, Y+23	; 0x17
    29f2:	88 8d       	ldd	r24, Y+24	; 0x18
    29f4:	99 8d       	ldd	r25, Y+25	; 0x19
    29f6:	26 e0       	ldi	r18, 0x06	; 6
    29f8:	2c 83       	std	Y+4, r18	; 0x04
    29fa:	09 83       	std	Y+1, r16	; 0x01
    29fc:	1a 83       	std	Y+2, r17	; 0x02
    29fe:	97 ff       	sbrs	r25, 7
    2a00:	02 c0       	rjmp	.+4      	; 0x2a06 <snprintf+0x2a>
    2a02:	80 e0       	ldi	r24, 0x00	; 0
    2a04:	90 e8       	ldi	r25, 0x80	; 128
    2a06:	01 97       	sbiw	r24, 0x01	; 1
    2a08:	8d 83       	std	Y+5, r24	; 0x05
    2a0a:	9e 83       	std	Y+6, r25	; 0x06
    2a0c:	ae 01       	movw	r20, r28
    2a0e:	44 5e       	subi	r20, 0xE4	; 228
    2a10:	5f 4f       	sbci	r21, 0xFF	; 255
    2a12:	6a 8d       	ldd	r22, Y+26	; 0x1a
    2a14:	7b 8d       	ldd	r23, Y+27	; 0x1b
    2a16:	ce 01       	movw	r24, r28
    2a18:	01 96       	adiw	r24, 0x01	; 1
    2a1a:	16 d0       	rcall	.+44     	; 0x2a48 <vfprintf>
    2a1c:	4d 81       	ldd	r20, Y+5	; 0x05
    2a1e:	5e 81       	ldd	r21, Y+6	; 0x06
    2a20:	57 fd       	sbrc	r21, 7
    2a22:	0a c0       	rjmp	.+20     	; 0x2a38 <snprintf+0x5c>
    2a24:	2f 81       	ldd	r18, Y+7	; 0x07
    2a26:	38 85       	ldd	r19, Y+8	; 0x08
    2a28:	42 17       	cp	r20, r18
    2a2a:	53 07       	cpc	r21, r19
    2a2c:	0c f4       	brge	.+2      	; 0x2a30 <snprintf+0x54>
    2a2e:	9a 01       	movw	r18, r20
    2a30:	f8 01       	movw	r30, r16
    2a32:	e2 0f       	add	r30, r18
    2a34:	f3 1f       	adc	r31, r19
    2a36:	10 82       	st	Z, r1
    2a38:	2e 96       	adiw	r28, 0x0e	; 14
    2a3a:	cd bf       	out	0x3d, r28	; 61
    2a3c:	de bf       	out	0x3e, r29	; 62
    2a3e:	df 91       	pop	r29
    2a40:	cf 91       	pop	r28
    2a42:	1f 91       	pop	r17
    2a44:	0f 91       	pop	r16
    2a46:	08 95       	ret

00002a48 <vfprintf>:
    2a48:	2f 92       	push	r2
    2a4a:	3f 92       	push	r3
    2a4c:	4f 92       	push	r4
    2a4e:	5f 92       	push	r5
    2a50:	6f 92       	push	r6
    2a52:	7f 92       	push	r7
    2a54:	8f 92       	push	r8
    2a56:	9f 92       	push	r9
    2a58:	af 92       	push	r10
    2a5a:	bf 92       	push	r11
    2a5c:	cf 92       	push	r12
    2a5e:	df 92       	push	r13
    2a60:	ef 92       	push	r14
    2a62:	ff 92       	push	r15
    2a64:	0f 93       	push	r16
    2a66:	1f 93       	push	r17
    2a68:	cf 93       	push	r28
    2a6a:	df 93       	push	r29
    2a6c:	cd b7       	in	r28, 0x3d	; 61
    2a6e:	de b7       	in	r29, 0x3e	; 62
    2a70:	2b 97       	sbiw	r28, 0x0b	; 11
    2a72:	cd bf       	out	0x3d, r28	; 61
    2a74:	de bf       	out	0x3e, r29	; 62
    2a76:	6c 01       	movw	r12, r24
    2a78:	7b 01       	movw	r14, r22
    2a7a:	8a 01       	movw	r16, r20
    2a7c:	fc 01       	movw	r30, r24
    2a7e:	16 82       	std	Z+6, r1	; 0x06
    2a80:	17 82       	std	Z+7, r1	; 0x07
    2a82:	83 81       	ldd	r24, Z+3	; 0x03
    2a84:	81 ff       	sbrs	r24, 1
    2a86:	bf c1       	rjmp	.+894    	; 0x2e06 <vfprintf+0x3be>
    2a88:	ce 01       	movw	r24, r28
    2a8a:	01 96       	adiw	r24, 0x01	; 1
    2a8c:	3c 01       	movw	r6, r24
    2a8e:	f6 01       	movw	r30, r12
    2a90:	93 81       	ldd	r25, Z+3	; 0x03
    2a92:	f7 01       	movw	r30, r14
    2a94:	93 fd       	sbrc	r25, 3
    2a96:	85 91       	lpm	r24, Z+
    2a98:	93 ff       	sbrs	r25, 3
    2a9a:	81 91       	ld	r24, Z+
    2a9c:	7f 01       	movw	r14, r30
    2a9e:	88 23       	and	r24, r24
    2aa0:	09 f4       	brne	.+2      	; 0x2aa4 <vfprintf+0x5c>
    2aa2:	ad c1       	rjmp	.+858    	; 0x2dfe <vfprintf+0x3b6>
    2aa4:	85 32       	cpi	r24, 0x25	; 37
    2aa6:	39 f4       	brne	.+14     	; 0x2ab6 <vfprintf+0x6e>
    2aa8:	93 fd       	sbrc	r25, 3
    2aaa:	85 91       	lpm	r24, Z+
    2aac:	93 ff       	sbrs	r25, 3
    2aae:	81 91       	ld	r24, Z+
    2ab0:	7f 01       	movw	r14, r30
    2ab2:	85 32       	cpi	r24, 0x25	; 37
    2ab4:	21 f4       	brne	.+8      	; 0x2abe <vfprintf+0x76>
    2ab6:	b6 01       	movw	r22, r12
    2ab8:	90 e0       	ldi	r25, 0x00	; 0
    2aba:	d3 d1       	rcall	.+934    	; 0x2e62 <fputc>
    2abc:	e8 cf       	rjmp	.-48     	; 0x2a8e <vfprintf+0x46>
    2abe:	91 2c       	mov	r9, r1
    2ac0:	21 2c       	mov	r2, r1
    2ac2:	31 2c       	mov	r3, r1
    2ac4:	ff e1       	ldi	r31, 0x1F	; 31
    2ac6:	f3 15       	cp	r31, r3
    2ac8:	d8 f0       	brcs	.+54     	; 0x2b00 <vfprintf+0xb8>
    2aca:	8b 32       	cpi	r24, 0x2B	; 43
    2acc:	79 f0       	breq	.+30     	; 0x2aec <vfprintf+0xa4>
    2ace:	38 f4       	brcc	.+14     	; 0x2ade <vfprintf+0x96>
    2ad0:	80 32       	cpi	r24, 0x20	; 32
    2ad2:	79 f0       	breq	.+30     	; 0x2af2 <vfprintf+0xaa>
    2ad4:	83 32       	cpi	r24, 0x23	; 35
    2ad6:	a1 f4       	brne	.+40     	; 0x2b00 <vfprintf+0xb8>
    2ad8:	23 2d       	mov	r18, r3
    2ada:	20 61       	ori	r18, 0x10	; 16
    2adc:	1d c0       	rjmp	.+58     	; 0x2b18 <vfprintf+0xd0>
    2ade:	8d 32       	cpi	r24, 0x2D	; 45
    2ae0:	61 f0       	breq	.+24     	; 0x2afa <vfprintf+0xb2>
    2ae2:	80 33       	cpi	r24, 0x30	; 48
    2ae4:	69 f4       	brne	.+26     	; 0x2b00 <vfprintf+0xb8>
    2ae6:	23 2d       	mov	r18, r3
    2ae8:	21 60       	ori	r18, 0x01	; 1
    2aea:	16 c0       	rjmp	.+44     	; 0x2b18 <vfprintf+0xd0>
    2aec:	83 2d       	mov	r24, r3
    2aee:	82 60       	ori	r24, 0x02	; 2
    2af0:	38 2e       	mov	r3, r24
    2af2:	e3 2d       	mov	r30, r3
    2af4:	e4 60       	ori	r30, 0x04	; 4
    2af6:	3e 2e       	mov	r3, r30
    2af8:	2a c0       	rjmp	.+84     	; 0x2b4e <vfprintf+0x106>
    2afa:	f3 2d       	mov	r31, r3
    2afc:	f8 60       	ori	r31, 0x08	; 8
    2afe:	1d c0       	rjmp	.+58     	; 0x2b3a <vfprintf+0xf2>
    2b00:	37 fc       	sbrc	r3, 7
    2b02:	2d c0       	rjmp	.+90     	; 0x2b5e <vfprintf+0x116>
    2b04:	20 ed       	ldi	r18, 0xD0	; 208
    2b06:	28 0f       	add	r18, r24
    2b08:	2a 30       	cpi	r18, 0x0A	; 10
    2b0a:	40 f0       	brcs	.+16     	; 0x2b1c <vfprintf+0xd4>
    2b0c:	8e 32       	cpi	r24, 0x2E	; 46
    2b0e:	b9 f4       	brne	.+46     	; 0x2b3e <vfprintf+0xf6>
    2b10:	36 fc       	sbrc	r3, 6
    2b12:	75 c1       	rjmp	.+746    	; 0x2dfe <vfprintf+0x3b6>
    2b14:	23 2d       	mov	r18, r3
    2b16:	20 64       	ori	r18, 0x40	; 64
    2b18:	32 2e       	mov	r3, r18
    2b1a:	19 c0       	rjmp	.+50     	; 0x2b4e <vfprintf+0x106>
    2b1c:	36 fe       	sbrs	r3, 6
    2b1e:	06 c0       	rjmp	.+12     	; 0x2b2c <vfprintf+0xe4>
    2b20:	8a e0       	ldi	r24, 0x0A	; 10
    2b22:	98 9e       	mul	r9, r24
    2b24:	20 0d       	add	r18, r0
    2b26:	11 24       	eor	r1, r1
    2b28:	92 2e       	mov	r9, r18
    2b2a:	11 c0       	rjmp	.+34     	; 0x2b4e <vfprintf+0x106>
    2b2c:	ea e0       	ldi	r30, 0x0A	; 10
    2b2e:	2e 9e       	mul	r2, r30
    2b30:	20 0d       	add	r18, r0
    2b32:	11 24       	eor	r1, r1
    2b34:	22 2e       	mov	r2, r18
    2b36:	f3 2d       	mov	r31, r3
    2b38:	f0 62       	ori	r31, 0x20	; 32
    2b3a:	3f 2e       	mov	r3, r31
    2b3c:	08 c0       	rjmp	.+16     	; 0x2b4e <vfprintf+0x106>
    2b3e:	8c 36       	cpi	r24, 0x6C	; 108
    2b40:	21 f4       	brne	.+8      	; 0x2b4a <vfprintf+0x102>
    2b42:	83 2d       	mov	r24, r3
    2b44:	80 68       	ori	r24, 0x80	; 128
    2b46:	38 2e       	mov	r3, r24
    2b48:	02 c0       	rjmp	.+4      	; 0x2b4e <vfprintf+0x106>
    2b4a:	88 36       	cpi	r24, 0x68	; 104
    2b4c:	41 f4       	brne	.+16     	; 0x2b5e <vfprintf+0x116>
    2b4e:	f7 01       	movw	r30, r14
    2b50:	93 fd       	sbrc	r25, 3
    2b52:	85 91       	lpm	r24, Z+
    2b54:	93 ff       	sbrs	r25, 3
    2b56:	81 91       	ld	r24, Z+
    2b58:	7f 01       	movw	r14, r30
    2b5a:	81 11       	cpse	r24, r1
    2b5c:	b3 cf       	rjmp	.-154    	; 0x2ac4 <vfprintf+0x7c>
    2b5e:	98 2f       	mov	r25, r24
    2b60:	9f 7d       	andi	r25, 0xDF	; 223
    2b62:	95 54       	subi	r25, 0x45	; 69
    2b64:	93 30       	cpi	r25, 0x03	; 3
    2b66:	28 f4       	brcc	.+10     	; 0x2b72 <vfprintf+0x12a>
    2b68:	0c 5f       	subi	r16, 0xFC	; 252
    2b6a:	1f 4f       	sbci	r17, 0xFF	; 255
    2b6c:	9f e3       	ldi	r25, 0x3F	; 63
    2b6e:	99 83       	std	Y+1, r25	; 0x01
    2b70:	0d c0       	rjmp	.+26     	; 0x2b8c <vfprintf+0x144>
    2b72:	83 36       	cpi	r24, 0x63	; 99
    2b74:	31 f0       	breq	.+12     	; 0x2b82 <vfprintf+0x13a>
    2b76:	83 37       	cpi	r24, 0x73	; 115
    2b78:	71 f0       	breq	.+28     	; 0x2b96 <vfprintf+0x14e>
    2b7a:	83 35       	cpi	r24, 0x53	; 83
    2b7c:	09 f0       	breq	.+2      	; 0x2b80 <vfprintf+0x138>
    2b7e:	55 c0       	rjmp	.+170    	; 0x2c2a <vfprintf+0x1e2>
    2b80:	20 c0       	rjmp	.+64     	; 0x2bc2 <vfprintf+0x17a>
    2b82:	f8 01       	movw	r30, r16
    2b84:	80 81       	ld	r24, Z
    2b86:	89 83       	std	Y+1, r24	; 0x01
    2b88:	0e 5f       	subi	r16, 0xFE	; 254
    2b8a:	1f 4f       	sbci	r17, 0xFF	; 255
    2b8c:	88 24       	eor	r8, r8
    2b8e:	83 94       	inc	r8
    2b90:	91 2c       	mov	r9, r1
    2b92:	53 01       	movw	r10, r6
    2b94:	12 c0       	rjmp	.+36     	; 0x2bba <vfprintf+0x172>
    2b96:	28 01       	movw	r4, r16
    2b98:	f2 e0       	ldi	r31, 0x02	; 2
    2b9a:	4f 0e       	add	r4, r31
    2b9c:	51 1c       	adc	r5, r1
    2b9e:	f8 01       	movw	r30, r16
    2ba0:	a0 80       	ld	r10, Z
    2ba2:	b1 80       	ldd	r11, Z+1	; 0x01
    2ba4:	36 fe       	sbrs	r3, 6
    2ba6:	03 c0       	rjmp	.+6      	; 0x2bae <vfprintf+0x166>
    2ba8:	69 2d       	mov	r22, r9
    2baa:	70 e0       	ldi	r23, 0x00	; 0
    2bac:	02 c0       	rjmp	.+4      	; 0x2bb2 <vfprintf+0x16a>
    2bae:	6f ef       	ldi	r22, 0xFF	; 255
    2bb0:	7f ef       	ldi	r23, 0xFF	; 255
    2bb2:	c5 01       	movw	r24, r10
    2bb4:	4b d1       	rcall	.+662    	; 0x2e4c <strnlen>
    2bb6:	4c 01       	movw	r8, r24
    2bb8:	82 01       	movw	r16, r4
    2bba:	f3 2d       	mov	r31, r3
    2bbc:	ff 77       	andi	r31, 0x7F	; 127
    2bbe:	3f 2e       	mov	r3, r31
    2bc0:	15 c0       	rjmp	.+42     	; 0x2bec <vfprintf+0x1a4>
    2bc2:	28 01       	movw	r4, r16
    2bc4:	22 e0       	ldi	r18, 0x02	; 2
    2bc6:	42 0e       	add	r4, r18
    2bc8:	51 1c       	adc	r5, r1
    2bca:	f8 01       	movw	r30, r16
    2bcc:	a0 80       	ld	r10, Z
    2bce:	b1 80       	ldd	r11, Z+1	; 0x01
    2bd0:	36 fe       	sbrs	r3, 6
    2bd2:	03 c0       	rjmp	.+6      	; 0x2bda <vfprintf+0x192>
    2bd4:	69 2d       	mov	r22, r9
    2bd6:	70 e0       	ldi	r23, 0x00	; 0
    2bd8:	02 c0       	rjmp	.+4      	; 0x2bde <vfprintf+0x196>
    2bda:	6f ef       	ldi	r22, 0xFF	; 255
    2bdc:	7f ef       	ldi	r23, 0xFF	; 255
    2bde:	c5 01       	movw	r24, r10
    2be0:	2a d1       	rcall	.+596    	; 0x2e36 <strnlen_P>
    2be2:	4c 01       	movw	r8, r24
    2be4:	f3 2d       	mov	r31, r3
    2be6:	f0 68       	ori	r31, 0x80	; 128
    2be8:	3f 2e       	mov	r3, r31
    2bea:	82 01       	movw	r16, r4
    2bec:	33 fc       	sbrc	r3, 3
    2bee:	19 c0       	rjmp	.+50     	; 0x2c22 <vfprintf+0x1da>
    2bf0:	82 2d       	mov	r24, r2
    2bf2:	90 e0       	ldi	r25, 0x00	; 0
    2bf4:	88 16       	cp	r8, r24
    2bf6:	99 06       	cpc	r9, r25
    2bf8:	a0 f4       	brcc	.+40     	; 0x2c22 <vfprintf+0x1da>
    2bfa:	b6 01       	movw	r22, r12
    2bfc:	80 e2       	ldi	r24, 0x20	; 32
    2bfe:	90 e0       	ldi	r25, 0x00	; 0
    2c00:	30 d1       	rcall	.+608    	; 0x2e62 <fputc>
    2c02:	2a 94       	dec	r2
    2c04:	f5 cf       	rjmp	.-22     	; 0x2bf0 <vfprintf+0x1a8>
    2c06:	f5 01       	movw	r30, r10
    2c08:	37 fc       	sbrc	r3, 7
    2c0a:	85 91       	lpm	r24, Z+
    2c0c:	37 fe       	sbrs	r3, 7
    2c0e:	81 91       	ld	r24, Z+
    2c10:	5f 01       	movw	r10, r30
    2c12:	b6 01       	movw	r22, r12
    2c14:	90 e0       	ldi	r25, 0x00	; 0
    2c16:	25 d1       	rcall	.+586    	; 0x2e62 <fputc>
    2c18:	21 10       	cpse	r2, r1
    2c1a:	2a 94       	dec	r2
    2c1c:	21 e0       	ldi	r18, 0x01	; 1
    2c1e:	82 1a       	sub	r8, r18
    2c20:	91 08       	sbc	r9, r1
    2c22:	81 14       	cp	r8, r1
    2c24:	91 04       	cpc	r9, r1
    2c26:	79 f7       	brne	.-34     	; 0x2c06 <vfprintf+0x1be>
    2c28:	e1 c0       	rjmp	.+450    	; 0x2dec <vfprintf+0x3a4>
    2c2a:	84 36       	cpi	r24, 0x64	; 100
    2c2c:	11 f0       	breq	.+4      	; 0x2c32 <vfprintf+0x1ea>
    2c2e:	89 36       	cpi	r24, 0x69	; 105
    2c30:	39 f5       	brne	.+78     	; 0x2c80 <vfprintf+0x238>
    2c32:	f8 01       	movw	r30, r16
    2c34:	37 fe       	sbrs	r3, 7
    2c36:	07 c0       	rjmp	.+14     	; 0x2c46 <vfprintf+0x1fe>
    2c38:	60 81       	ld	r22, Z
    2c3a:	71 81       	ldd	r23, Z+1	; 0x01
    2c3c:	82 81       	ldd	r24, Z+2	; 0x02
    2c3e:	93 81       	ldd	r25, Z+3	; 0x03
    2c40:	0c 5f       	subi	r16, 0xFC	; 252
    2c42:	1f 4f       	sbci	r17, 0xFF	; 255
    2c44:	08 c0       	rjmp	.+16     	; 0x2c56 <vfprintf+0x20e>
    2c46:	60 81       	ld	r22, Z
    2c48:	71 81       	ldd	r23, Z+1	; 0x01
    2c4a:	07 2e       	mov	r0, r23
    2c4c:	00 0c       	add	r0, r0
    2c4e:	88 0b       	sbc	r24, r24
    2c50:	99 0b       	sbc	r25, r25
    2c52:	0e 5f       	subi	r16, 0xFE	; 254
    2c54:	1f 4f       	sbci	r17, 0xFF	; 255
    2c56:	f3 2d       	mov	r31, r3
    2c58:	ff 76       	andi	r31, 0x6F	; 111
    2c5a:	3f 2e       	mov	r3, r31
    2c5c:	97 ff       	sbrs	r25, 7
    2c5e:	09 c0       	rjmp	.+18     	; 0x2c72 <vfprintf+0x22a>
    2c60:	90 95       	com	r25
    2c62:	80 95       	com	r24
    2c64:	70 95       	com	r23
    2c66:	61 95       	neg	r22
    2c68:	7f 4f       	sbci	r23, 0xFF	; 255
    2c6a:	8f 4f       	sbci	r24, 0xFF	; 255
    2c6c:	9f 4f       	sbci	r25, 0xFF	; 255
    2c6e:	f0 68       	ori	r31, 0x80	; 128
    2c70:	3f 2e       	mov	r3, r31
    2c72:	2a e0       	ldi	r18, 0x0A	; 10
    2c74:	30 e0       	ldi	r19, 0x00	; 0
    2c76:	a3 01       	movw	r20, r6
    2c78:	30 d1       	rcall	.+608    	; 0x2eda <__ultoa_invert>
    2c7a:	88 2e       	mov	r8, r24
    2c7c:	86 18       	sub	r8, r6
    2c7e:	44 c0       	rjmp	.+136    	; 0x2d08 <vfprintf+0x2c0>
    2c80:	85 37       	cpi	r24, 0x75	; 117
    2c82:	31 f4       	brne	.+12     	; 0x2c90 <vfprintf+0x248>
    2c84:	23 2d       	mov	r18, r3
    2c86:	2f 7e       	andi	r18, 0xEF	; 239
    2c88:	b2 2e       	mov	r11, r18
    2c8a:	2a e0       	ldi	r18, 0x0A	; 10
    2c8c:	30 e0       	ldi	r19, 0x00	; 0
    2c8e:	25 c0       	rjmp	.+74     	; 0x2cda <vfprintf+0x292>
    2c90:	93 2d       	mov	r25, r3
    2c92:	99 7f       	andi	r25, 0xF9	; 249
    2c94:	b9 2e       	mov	r11, r25
    2c96:	8f 36       	cpi	r24, 0x6F	; 111
    2c98:	c1 f0       	breq	.+48     	; 0x2cca <vfprintf+0x282>
    2c9a:	18 f4       	brcc	.+6      	; 0x2ca2 <vfprintf+0x25a>
    2c9c:	88 35       	cpi	r24, 0x58	; 88
    2c9e:	79 f0       	breq	.+30     	; 0x2cbe <vfprintf+0x276>
    2ca0:	ae c0       	rjmp	.+348    	; 0x2dfe <vfprintf+0x3b6>
    2ca2:	80 37       	cpi	r24, 0x70	; 112
    2ca4:	19 f0       	breq	.+6      	; 0x2cac <vfprintf+0x264>
    2ca6:	88 37       	cpi	r24, 0x78	; 120
    2ca8:	21 f0       	breq	.+8      	; 0x2cb2 <vfprintf+0x26a>
    2caa:	a9 c0       	rjmp	.+338    	; 0x2dfe <vfprintf+0x3b6>
    2cac:	e9 2f       	mov	r30, r25
    2cae:	e0 61       	ori	r30, 0x10	; 16
    2cb0:	be 2e       	mov	r11, r30
    2cb2:	b4 fe       	sbrs	r11, 4
    2cb4:	0d c0       	rjmp	.+26     	; 0x2cd0 <vfprintf+0x288>
    2cb6:	fb 2d       	mov	r31, r11
    2cb8:	f4 60       	ori	r31, 0x04	; 4
    2cba:	bf 2e       	mov	r11, r31
    2cbc:	09 c0       	rjmp	.+18     	; 0x2cd0 <vfprintf+0x288>
    2cbe:	34 fe       	sbrs	r3, 4
    2cc0:	0a c0       	rjmp	.+20     	; 0x2cd6 <vfprintf+0x28e>
    2cc2:	29 2f       	mov	r18, r25
    2cc4:	26 60       	ori	r18, 0x06	; 6
    2cc6:	b2 2e       	mov	r11, r18
    2cc8:	06 c0       	rjmp	.+12     	; 0x2cd6 <vfprintf+0x28e>
    2cca:	28 e0       	ldi	r18, 0x08	; 8
    2ccc:	30 e0       	ldi	r19, 0x00	; 0
    2cce:	05 c0       	rjmp	.+10     	; 0x2cda <vfprintf+0x292>
    2cd0:	20 e1       	ldi	r18, 0x10	; 16
    2cd2:	30 e0       	ldi	r19, 0x00	; 0
    2cd4:	02 c0       	rjmp	.+4      	; 0x2cda <vfprintf+0x292>
    2cd6:	20 e1       	ldi	r18, 0x10	; 16
    2cd8:	32 e0       	ldi	r19, 0x02	; 2
    2cda:	f8 01       	movw	r30, r16
    2cdc:	b7 fe       	sbrs	r11, 7
    2cde:	07 c0       	rjmp	.+14     	; 0x2cee <vfprintf+0x2a6>
    2ce0:	60 81       	ld	r22, Z
    2ce2:	71 81       	ldd	r23, Z+1	; 0x01
    2ce4:	82 81       	ldd	r24, Z+2	; 0x02
    2ce6:	93 81       	ldd	r25, Z+3	; 0x03
    2ce8:	0c 5f       	subi	r16, 0xFC	; 252
    2cea:	1f 4f       	sbci	r17, 0xFF	; 255
    2cec:	06 c0       	rjmp	.+12     	; 0x2cfa <vfprintf+0x2b2>
    2cee:	60 81       	ld	r22, Z
    2cf0:	71 81       	ldd	r23, Z+1	; 0x01
    2cf2:	80 e0       	ldi	r24, 0x00	; 0
    2cf4:	90 e0       	ldi	r25, 0x00	; 0
    2cf6:	0e 5f       	subi	r16, 0xFE	; 254
    2cf8:	1f 4f       	sbci	r17, 0xFF	; 255
    2cfa:	a3 01       	movw	r20, r6
    2cfc:	ee d0       	rcall	.+476    	; 0x2eda <__ultoa_invert>
    2cfe:	88 2e       	mov	r8, r24
    2d00:	86 18       	sub	r8, r6
    2d02:	fb 2d       	mov	r31, r11
    2d04:	ff 77       	andi	r31, 0x7F	; 127
    2d06:	3f 2e       	mov	r3, r31
    2d08:	36 fe       	sbrs	r3, 6
    2d0a:	0d c0       	rjmp	.+26     	; 0x2d26 <vfprintf+0x2de>
    2d0c:	23 2d       	mov	r18, r3
    2d0e:	2e 7f       	andi	r18, 0xFE	; 254
    2d10:	a2 2e       	mov	r10, r18
    2d12:	89 14       	cp	r8, r9
    2d14:	58 f4       	brcc	.+22     	; 0x2d2c <vfprintf+0x2e4>
    2d16:	34 fe       	sbrs	r3, 4
    2d18:	0b c0       	rjmp	.+22     	; 0x2d30 <vfprintf+0x2e8>
    2d1a:	32 fc       	sbrc	r3, 2
    2d1c:	09 c0       	rjmp	.+18     	; 0x2d30 <vfprintf+0x2e8>
    2d1e:	83 2d       	mov	r24, r3
    2d20:	8e 7e       	andi	r24, 0xEE	; 238
    2d22:	a8 2e       	mov	r10, r24
    2d24:	05 c0       	rjmp	.+10     	; 0x2d30 <vfprintf+0x2e8>
    2d26:	b8 2c       	mov	r11, r8
    2d28:	a3 2c       	mov	r10, r3
    2d2a:	03 c0       	rjmp	.+6      	; 0x2d32 <vfprintf+0x2ea>
    2d2c:	b8 2c       	mov	r11, r8
    2d2e:	01 c0       	rjmp	.+2      	; 0x2d32 <vfprintf+0x2ea>
    2d30:	b9 2c       	mov	r11, r9
    2d32:	a4 fe       	sbrs	r10, 4
    2d34:	0f c0       	rjmp	.+30     	; 0x2d54 <vfprintf+0x30c>
    2d36:	fe 01       	movw	r30, r28
    2d38:	e8 0d       	add	r30, r8
    2d3a:	f1 1d       	adc	r31, r1
    2d3c:	80 81       	ld	r24, Z
    2d3e:	80 33       	cpi	r24, 0x30	; 48
    2d40:	21 f4       	brne	.+8      	; 0x2d4a <vfprintf+0x302>
    2d42:	9a 2d       	mov	r25, r10
    2d44:	99 7e       	andi	r25, 0xE9	; 233
    2d46:	a9 2e       	mov	r10, r25
    2d48:	09 c0       	rjmp	.+18     	; 0x2d5c <vfprintf+0x314>
    2d4a:	a2 fe       	sbrs	r10, 2
    2d4c:	06 c0       	rjmp	.+12     	; 0x2d5a <vfprintf+0x312>
    2d4e:	b3 94       	inc	r11
    2d50:	b3 94       	inc	r11
    2d52:	04 c0       	rjmp	.+8      	; 0x2d5c <vfprintf+0x314>
    2d54:	8a 2d       	mov	r24, r10
    2d56:	86 78       	andi	r24, 0x86	; 134
    2d58:	09 f0       	breq	.+2      	; 0x2d5c <vfprintf+0x314>
    2d5a:	b3 94       	inc	r11
    2d5c:	a3 fc       	sbrc	r10, 3
    2d5e:	10 c0       	rjmp	.+32     	; 0x2d80 <vfprintf+0x338>
    2d60:	a0 fe       	sbrs	r10, 0
    2d62:	06 c0       	rjmp	.+12     	; 0x2d70 <vfprintf+0x328>
    2d64:	b2 14       	cp	r11, r2
    2d66:	80 f4       	brcc	.+32     	; 0x2d88 <vfprintf+0x340>
    2d68:	28 0c       	add	r2, r8
    2d6a:	92 2c       	mov	r9, r2
    2d6c:	9b 18       	sub	r9, r11
    2d6e:	0d c0       	rjmp	.+26     	; 0x2d8a <vfprintf+0x342>
    2d70:	b2 14       	cp	r11, r2
    2d72:	58 f4       	brcc	.+22     	; 0x2d8a <vfprintf+0x342>
    2d74:	b6 01       	movw	r22, r12
    2d76:	80 e2       	ldi	r24, 0x20	; 32
    2d78:	90 e0       	ldi	r25, 0x00	; 0
    2d7a:	73 d0       	rcall	.+230    	; 0x2e62 <fputc>
    2d7c:	b3 94       	inc	r11
    2d7e:	f8 cf       	rjmp	.-16     	; 0x2d70 <vfprintf+0x328>
    2d80:	b2 14       	cp	r11, r2
    2d82:	18 f4       	brcc	.+6      	; 0x2d8a <vfprintf+0x342>
    2d84:	2b 18       	sub	r2, r11
    2d86:	02 c0       	rjmp	.+4      	; 0x2d8c <vfprintf+0x344>
    2d88:	98 2c       	mov	r9, r8
    2d8a:	21 2c       	mov	r2, r1
    2d8c:	a4 fe       	sbrs	r10, 4
    2d8e:	0f c0       	rjmp	.+30     	; 0x2dae <vfprintf+0x366>
    2d90:	b6 01       	movw	r22, r12
    2d92:	80 e3       	ldi	r24, 0x30	; 48
    2d94:	90 e0       	ldi	r25, 0x00	; 0
    2d96:	65 d0       	rcall	.+202    	; 0x2e62 <fputc>
    2d98:	a2 fe       	sbrs	r10, 2
    2d9a:	16 c0       	rjmp	.+44     	; 0x2dc8 <vfprintf+0x380>
    2d9c:	a1 fc       	sbrc	r10, 1
    2d9e:	03 c0       	rjmp	.+6      	; 0x2da6 <vfprintf+0x35e>
    2da0:	88 e7       	ldi	r24, 0x78	; 120
    2da2:	90 e0       	ldi	r25, 0x00	; 0
    2da4:	02 c0       	rjmp	.+4      	; 0x2daa <vfprintf+0x362>
    2da6:	88 e5       	ldi	r24, 0x58	; 88
    2da8:	90 e0       	ldi	r25, 0x00	; 0
    2daa:	b6 01       	movw	r22, r12
    2dac:	0c c0       	rjmp	.+24     	; 0x2dc6 <vfprintf+0x37e>
    2dae:	8a 2d       	mov	r24, r10
    2db0:	86 78       	andi	r24, 0x86	; 134
    2db2:	51 f0       	breq	.+20     	; 0x2dc8 <vfprintf+0x380>
    2db4:	a1 fe       	sbrs	r10, 1
    2db6:	02 c0       	rjmp	.+4      	; 0x2dbc <vfprintf+0x374>
    2db8:	8b e2       	ldi	r24, 0x2B	; 43
    2dba:	01 c0       	rjmp	.+2      	; 0x2dbe <vfprintf+0x376>
    2dbc:	80 e2       	ldi	r24, 0x20	; 32
    2dbe:	a7 fc       	sbrc	r10, 7
    2dc0:	8d e2       	ldi	r24, 0x2D	; 45
    2dc2:	b6 01       	movw	r22, r12
    2dc4:	90 e0       	ldi	r25, 0x00	; 0
    2dc6:	4d d0       	rcall	.+154    	; 0x2e62 <fputc>
    2dc8:	89 14       	cp	r8, r9
    2dca:	30 f4       	brcc	.+12     	; 0x2dd8 <vfprintf+0x390>
    2dcc:	b6 01       	movw	r22, r12
    2dce:	80 e3       	ldi	r24, 0x30	; 48
    2dd0:	90 e0       	ldi	r25, 0x00	; 0
    2dd2:	47 d0       	rcall	.+142    	; 0x2e62 <fputc>
    2dd4:	9a 94       	dec	r9
    2dd6:	f8 cf       	rjmp	.-16     	; 0x2dc8 <vfprintf+0x380>
    2dd8:	8a 94       	dec	r8
    2dda:	f3 01       	movw	r30, r6
    2ddc:	e8 0d       	add	r30, r8
    2dde:	f1 1d       	adc	r31, r1
    2de0:	80 81       	ld	r24, Z
    2de2:	b6 01       	movw	r22, r12
    2de4:	90 e0       	ldi	r25, 0x00	; 0
    2de6:	3d d0       	rcall	.+122    	; 0x2e62 <fputc>
    2de8:	81 10       	cpse	r8, r1
    2dea:	f6 cf       	rjmp	.-20     	; 0x2dd8 <vfprintf+0x390>
    2dec:	22 20       	and	r2, r2
    2dee:	09 f4       	brne	.+2      	; 0x2df2 <vfprintf+0x3aa>
    2df0:	4e ce       	rjmp	.-868    	; 0x2a8e <vfprintf+0x46>
    2df2:	b6 01       	movw	r22, r12
    2df4:	80 e2       	ldi	r24, 0x20	; 32
    2df6:	90 e0       	ldi	r25, 0x00	; 0
    2df8:	34 d0       	rcall	.+104    	; 0x2e62 <fputc>
    2dfa:	2a 94       	dec	r2
    2dfc:	f7 cf       	rjmp	.-18     	; 0x2dec <vfprintf+0x3a4>
    2dfe:	f6 01       	movw	r30, r12
    2e00:	86 81       	ldd	r24, Z+6	; 0x06
    2e02:	97 81       	ldd	r25, Z+7	; 0x07
    2e04:	02 c0       	rjmp	.+4      	; 0x2e0a <vfprintf+0x3c2>
    2e06:	8f ef       	ldi	r24, 0xFF	; 255
    2e08:	9f ef       	ldi	r25, 0xFF	; 255
    2e0a:	2b 96       	adiw	r28, 0x0b	; 11
    2e0c:	cd bf       	out	0x3d, r28	; 61
    2e0e:	de bf       	out	0x3e, r29	; 62
    2e10:	df 91       	pop	r29
    2e12:	cf 91       	pop	r28
    2e14:	1f 91       	pop	r17
    2e16:	0f 91       	pop	r16
    2e18:	ff 90       	pop	r15
    2e1a:	ef 90       	pop	r14
    2e1c:	df 90       	pop	r13
    2e1e:	cf 90       	pop	r12
    2e20:	bf 90       	pop	r11
    2e22:	af 90       	pop	r10
    2e24:	9f 90       	pop	r9
    2e26:	8f 90       	pop	r8
    2e28:	7f 90       	pop	r7
    2e2a:	6f 90       	pop	r6
    2e2c:	5f 90       	pop	r5
    2e2e:	4f 90       	pop	r4
    2e30:	3f 90       	pop	r3
    2e32:	2f 90       	pop	r2
    2e34:	08 95       	ret

00002e36 <strnlen_P>:
    2e36:	fc 01       	movw	r30, r24
    2e38:	05 90       	lpm	r0, Z+
    2e3a:	61 50       	subi	r22, 0x01	; 1
    2e3c:	70 40       	sbci	r23, 0x00	; 0
    2e3e:	01 10       	cpse	r0, r1
    2e40:	d8 f7       	brcc	.-10     	; 0x2e38 <strnlen_P+0x2>
    2e42:	80 95       	com	r24
    2e44:	90 95       	com	r25
    2e46:	8e 0f       	add	r24, r30
    2e48:	9f 1f       	adc	r25, r31
    2e4a:	08 95       	ret

00002e4c <strnlen>:
    2e4c:	fc 01       	movw	r30, r24
    2e4e:	61 50       	subi	r22, 0x01	; 1
    2e50:	70 40       	sbci	r23, 0x00	; 0
    2e52:	01 90       	ld	r0, Z+
    2e54:	01 10       	cpse	r0, r1
    2e56:	d8 f7       	brcc	.-10     	; 0x2e4e <strnlen+0x2>
    2e58:	80 95       	com	r24
    2e5a:	90 95       	com	r25
    2e5c:	8e 0f       	add	r24, r30
    2e5e:	9f 1f       	adc	r25, r31
    2e60:	08 95       	ret

00002e62 <fputc>:
    2e62:	0f 93       	push	r16
    2e64:	1f 93       	push	r17
    2e66:	cf 93       	push	r28
    2e68:	df 93       	push	r29
    2e6a:	fb 01       	movw	r30, r22
    2e6c:	23 81       	ldd	r18, Z+3	; 0x03
    2e6e:	21 fd       	sbrc	r18, 1
    2e70:	03 c0       	rjmp	.+6      	; 0x2e78 <fputc+0x16>
    2e72:	8f ef       	ldi	r24, 0xFF	; 255
    2e74:	9f ef       	ldi	r25, 0xFF	; 255
    2e76:	2c c0       	rjmp	.+88     	; 0x2ed0 <fputc+0x6e>
    2e78:	22 ff       	sbrs	r18, 2
    2e7a:	16 c0       	rjmp	.+44     	; 0x2ea8 <fputc+0x46>
    2e7c:	46 81       	ldd	r20, Z+6	; 0x06
    2e7e:	57 81       	ldd	r21, Z+7	; 0x07
    2e80:	24 81       	ldd	r18, Z+4	; 0x04
    2e82:	35 81       	ldd	r19, Z+5	; 0x05
    2e84:	42 17       	cp	r20, r18
    2e86:	53 07       	cpc	r21, r19
    2e88:	44 f4       	brge	.+16     	; 0x2e9a <fputc+0x38>
    2e8a:	a0 81       	ld	r26, Z
    2e8c:	b1 81       	ldd	r27, Z+1	; 0x01
    2e8e:	9d 01       	movw	r18, r26
    2e90:	2f 5f       	subi	r18, 0xFF	; 255
    2e92:	3f 4f       	sbci	r19, 0xFF	; 255
    2e94:	20 83       	st	Z, r18
    2e96:	31 83       	std	Z+1, r19	; 0x01
    2e98:	8c 93       	st	X, r24
    2e9a:	26 81       	ldd	r18, Z+6	; 0x06
    2e9c:	37 81       	ldd	r19, Z+7	; 0x07
    2e9e:	2f 5f       	subi	r18, 0xFF	; 255
    2ea0:	3f 4f       	sbci	r19, 0xFF	; 255
    2ea2:	26 83       	std	Z+6, r18	; 0x06
    2ea4:	37 83       	std	Z+7, r19	; 0x07
    2ea6:	14 c0       	rjmp	.+40     	; 0x2ed0 <fputc+0x6e>
    2ea8:	8b 01       	movw	r16, r22
    2eaa:	ec 01       	movw	r28, r24
    2eac:	fb 01       	movw	r30, r22
    2eae:	00 84       	ldd	r0, Z+8	; 0x08
    2eb0:	f1 85       	ldd	r31, Z+9	; 0x09
    2eb2:	e0 2d       	mov	r30, r0
    2eb4:	19 95       	eicall
    2eb6:	89 2b       	or	r24, r25
    2eb8:	e1 f6       	brne	.-72     	; 0x2e72 <fputc+0x10>
    2eba:	d8 01       	movw	r26, r16
    2ebc:	16 96       	adiw	r26, 0x06	; 6
    2ebe:	8d 91       	ld	r24, X+
    2ec0:	9c 91       	ld	r25, X
    2ec2:	17 97       	sbiw	r26, 0x07	; 7
    2ec4:	01 96       	adiw	r24, 0x01	; 1
    2ec6:	16 96       	adiw	r26, 0x06	; 6
    2ec8:	8d 93       	st	X+, r24
    2eca:	9c 93       	st	X, r25
    2ecc:	17 97       	sbiw	r26, 0x07	; 7
    2ece:	ce 01       	movw	r24, r28
    2ed0:	df 91       	pop	r29
    2ed2:	cf 91       	pop	r28
    2ed4:	1f 91       	pop	r17
    2ed6:	0f 91       	pop	r16
    2ed8:	08 95       	ret

00002eda <__ultoa_invert>:
    2eda:	fa 01       	movw	r30, r20
    2edc:	aa 27       	eor	r26, r26
    2ede:	28 30       	cpi	r18, 0x08	; 8
    2ee0:	51 f1       	breq	.+84     	; 0x2f36 <__ultoa_invert+0x5c>
    2ee2:	20 31       	cpi	r18, 0x10	; 16
    2ee4:	81 f1       	breq	.+96     	; 0x2f46 <__ultoa_invert+0x6c>
    2ee6:	e8 94       	clt
    2ee8:	6f 93       	push	r22
    2eea:	6e 7f       	andi	r22, 0xFE	; 254
    2eec:	6e 5f       	subi	r22, 0xFE	; 254
    2eee:	7f 4f       	sbci	r23, 0xFF	; 255
    2ef0:	8f 4f       	sbci	r24, 0xFF	; 255
    2ef2:	9f 4f       	sbci	r25, 0xFF	; 255
    2ef4:	af 4f       	sbci	r26, 0xFF	; 255
    2ef6:	b1 e0       	ldi	r27, 0x01	; 1
    2ef8:	3e d0       	rcall	.+124    	; 0x2f76 <__ultoa_invert+0x9c>
    2efa:	b4 e0       	ldi	r27, 0x04	; 4
    2efc:	3c d0       	rcall	.+120    	; 0x2f76 <__ultoa_invert+0x9c>
    2efe:	67 0f       	add	r22, r23
    2f00:	78 1f       	adc	r23, r24
    2f02:	89 1f       	adc	r24, r25
    2f04:	9a 1f       	adc	r25, r26
    2f06:	a1 1d       	adc	r26, r1
    2f08:	68 0f       	add	r22, r24
    2f0a:	79 1f       	adc	r23, r25
    2f0c:	8a 1f       	adc	r24, r26
    2f0e:	91 1d       	adc	r25, r1
    2f10:	a1 1d       	adc	r26, r1
    2f12:	6a 0f       	add	r22, r26
    2f14:	71 1d       	adc	r23, r1
    2f16:	81 1d       	adc	r24, r1
    2f18:	91 1d       	adc	r25, r1
    2f1a:	a1 1d       	adc	r26, r1
    2f1c:	20 d0       	rcall	.+64     	; 0x2f5e <__ultoa_invert+0x84>
    2f1e:	09 f4       	brne	.+2      	; 0x2f22 <__ultoa_invert+0x48>
    2f20:	68 94       	set
    2f22:	3f 91       	pop	r19
    2f24:	2a e0       	ldi	r18, 0x0A	; 10
    2f26:	26 9f       	mul	r18, r22
    2f28:	11 24       	eor	r1, r1
    2f2a:	30 19       	sub	r19, r0
    2f2c:	30 5d       	subi	r19, 0xD0	; 208
    2f2e:	31 93       	st	Z+, r19
    2f30:	de f6       	brtc	.-74     	; 0x2ee8 <__ultoa_invert+0xe>
    2f32:	cf 01       	movw	r24, r30
    2f34:	08 95       	ret
    2f36:	46 2f       	mov	r20, r22
    2f38:	47 70       	andi	r20, 0x07	; 7
    2f3a:	40 5d       	subi	r20, 0xD0	; 208
    2f3c:	41 93       	st	Z+, r20
    2f3e:	b3 e0       	ldi	r27, 0x03	; 3
    2f40:	0f d0       	rcall	.+30     	; 0x2f60 <__ultoa_invert+0x86>
    2f42:	c9 f7       	brne	.-14     	; 0x2f36 <__ultoa_invert+0x5c>
    2f44:	f6 cf       	rjmp	.-20     	; 0x2f32 <__ultoa_invert+0x58>
    2f46:	46 2f       	mov	r20, r22
    2f48:	4f 70       	andi	r20, 0x0F	; 15
    2f4a:	40 5d       	subi	r20, 0xD0	; 208
    2f4c:	4a 33       	cpi	r20, 0x3A	; 58
    2f4e:	18 f0       	brcs	.+6      	; 0x2f56 <__ultoa_invert+0x7c>
    2f50:	49 5d       	subi	r20, 0xD9	; 217
    2f52:	31 fd       	sbrc	r19, 1
    2f54:	40 52       	subi	r20, 0x20	; 32
    2f56:	41 93       	st	Z+, r20
    2f58:	02 d0       	rcall	.+4      	; 0x2f5e <__ultoa_invert+0x84>
    2f5a:	a9 f7       	brne	.-22     	; 0x2f46 <__ultoa_invert+0x6c>
    2f5c:	ea cf       	rjmp	.-44     	; 0x2f32 <__ultoa_invert+0x58>
    2f5e:	b4 e0       	ldi	r27, 0x04	; 4
    2f60:	a6 95       	lsr	r26
    2f62:	97 95       	ror	r25
    2f64:	87 95       	ror	r24
    2f66:	77 95       	ror	r23
    2f68:	67 95       	ror	r22
    2f6a:	ba 95       	dec	r27
    2f6c:	c9 f7       	brne	.-14     	; 0x2f60 <__ultoa_invert+0x86>
    2f6e:	00 97       	sbiw	r24, 0x00	; 0
    2f70:	61 05       	cpc	r22, r1
    2f72:	71 05       	cpc	r23, r1
    2f74:	08 95       	ret
    2f76:	9b 01       	movw	r18, r22
    2f78:	ac 01       	movw	r20, r24
    2f7a:	0a 2e       	mov	r0, r26
    2f7c:	06 94       	lsr	r0
    2f7e:	57 95       	ror	r21
    2f80:	47 95       	ror	r20
    2f82:	37 95       	ror	r19
    2f84:	27 95       	ror	r18
    2f86:	ba 95       	dec	r27
    2f88:	c9 f7       	brne	.-14     	; 0x2f7c <__ultoa_invert+0xa2>
    2f8a:	62 0f       	add	r22, r18
    2f8c:	73 1f       	adc	r23, r19
    2f8e:	84 1f       	adc	r24, r20
    2f90:	95 1f       	adc	r25, r21
    2f92:	a0 1d       	adc	r26, r0
    2f94:	08 95       	ret

00002f96 <_exit>:
    2f96:	f8 94       	cli

00002f98 <__stop_program>:
    2f98:	ff cf       	rjmp	.-2      	; 0x2f98 <__stop_program>
