Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date              : Fri Dec 19 23:36:26 2025
| Host              : dan-alencar running 64-bit Linux Mint 22.2
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file croc_xilinx_timing_summary_routed.rpt -pb croc_xilinx_timing_summary_routed.pb -rpx croc_xilinx_timing_summary_routed.rpx -warn_on_violation
| Design            : croc_xilinx
| Device            : xcau15p-ffvb676
| Speed File        : -1  PRODUCTION 1.30 03-14-2023
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations  
--------  ----------------  --------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                    1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (92)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (92)
-------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 92 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.297        0.000                      0                13481        0.004        0.000                      0                13481        2.000        0.000                       0                  4729  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
i_clkwiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz     {0.000 25.000}     50.000          20.000          
sys_clk                {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clkwiz/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz          32.297        0.000                      0                 8840        0.004        0.000                      0                 8840       24.457        0.000                       0                  4728  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_wiz   clk_out1_clk_wiz        46.350        0.000                      0                 4641        0.849        0.000                      0                 4641  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                                                
(none)            clk_out1_clk_wiz                    
(none)                              clk_out1_clk_wiz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clkwiz/inst/clk_in1
  To Clock:  i_clkwiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clkwiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clkwiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y0  i_clkwiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y0  i_clkwiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  i_clkwiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  i_clkwiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  i_clkwiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  i_clkwiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       32.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.297ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        17.373ns  (logic 3.924ns (22.586%)  route 13.449ns (77.414%))
  Logic Levels:           34  (CARRY8=6 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 52.348 - 50.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.256ns (routing 0.185ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.170ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.256     1.838    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X19Y46         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.931 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=268, routed)         1.767     3.699    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__2_i_24[6]
    SLICE_X16Y74         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.878 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_477/O
                         net (fo=1, routed)           0.011     3.889    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_477_n_0
    SLICE_X16Y74         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.972 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_264/O
                         net (fo=1, routed)           0.500     4.472    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_264_n_0
    SLICE_X11Y68         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     4.538 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_166/O
                         net (fo=5, routed)           0.461     4.999    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_b[0]
    SLICE_X19Y52         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.113     5.112 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_79/O
                         net (fo=1, routed)           0.156     5.268    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[31].rf_reg_q[31][2]_i_4_0
    SLICE_X19Y52         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     5.381 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_36/O
                         net (fo=6, routed)           0.249     5.630    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/alu_operand_b_ex[2]
    SLICE_X18Y57         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     5.728 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.011     5.739    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X18Y57         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     5.935 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[7]
                         net (fo=1, routed)           0.028     5.963    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X18Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.986 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[7]
                         net (fo=1, routed)           0.028     6.014    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X18Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.037 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[7]
                         net (fo=1, routed)           0.028     6.065    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X18Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     6.217 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/O[5]
                         net (fo=19, routed)          1.335     7.552    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[1]_i_4[0]
    SLICE_X11Y47         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     7.729 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_13__0/O
                         net (fo=1, routed)           0.024     7.753    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_0[5]
    SLICE_X11Y47         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[6])
                                                      0.143     7.896 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_3/CO[6]
                         net (fo=4, routed)           0.211     8.107    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_3[0]
    SLICE_X11Y44         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     8.205 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_2__0/O
                         net (fo=12, routed)          0.281     8.486    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_i_3
    SLICE_X12Y45         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     8.586 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[0]_i_1__1/O
                         net (fo=15, routed)          0.335     8.921    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/D[0]
    SLICE_X12Y39         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     9.001 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/xpm_memory_base_inst_i_178/O
                         net (fo=1, routed)           0.193     9.194    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/xpm_memory_base_inst_i_67
    SLICE_X12Y39         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     9.257 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/xpm_memory_base_inst_i_136/O
                         net (fo=13, routed)          0.515     9.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X13Y51         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     9.838 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/counter_q[1]_i_3__0/O
                         net (fo=7, routed)           0.470    10.308    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_1
    SLICE_X11Y40         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116    10.424 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__0/O
                         net (fo=11, routed)          0.320    10.744    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0[1]
    SLICE_X11Y38         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113    10.857 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/we_q_i_3/O
                         net (fo=70, routed)          0.528    11.385    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_arbiter.index_nodes[2]_22
    SLICE_X11Y48         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148    11.533 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_26/O
                         net (fo=16, routed)          0.651    12.184    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][17]
    SLICE_X8Y43          LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    12.362 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_52__2/O
                         net (fo=1, routed)           0.011    12.373    i_croc_soc/i_croc/i_addr_decode_periphs/select_q_reg[0]_3[0]
    SLICE_X8Y43          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[6])
                                                      0.267    12.640 f  i_croc_soc/i_croc/i_addr_decode_periphs/select_q_reg[1]_i_6/CO[6]
                         net (fo=3, routed)           0.364    13.004    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q_reg[0]_6[0]
    SLICE_X11Y41         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    13.154 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1/O
                         net (fo=2, routed)           0.108    13.262    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1_n_0
    SLICE_X11Y41         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038    13.300 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_2__2/O
                         net (fo=18, routed)          0.690    13.991    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1_0
    SLICE_X11Y30         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066    14.057 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/addr_q[4]_i_8/O
                         net (fo=1, routed)           0.058    14.115    i_croc_soc/i_croc/i_obi_demux/i_counter/s_timer_cmp_hi_reg_reg[4]_0
    SLICE_X11Y30         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147    14.262 f  i_croc_soc/i_croc/i_obi_demux/i_counter/addr_q[4]_i_4/O
                         net (fo=96, routed)          0.221    14.483    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/s_req_reg
    SLICE_X10Y29         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.173    14.656 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/reg_q[dir][3]_i_5/O
                         net (fo=63, routed)          0.366    15.021    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/valid_q_reg_0
    SLICE_X12Y34         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134    15.155 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/w_err_q_i_2/O
                         net (fo=5, routed)           0.206    15.361    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/status_cnt_q_reg[1]_2
    SLICE_X13Y34         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038    15.399 f  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/lsu_err_q_i_6/O
                         net (fo=1, routed)           0.049    15.448    i_croc_soc/i_croc/i_obi_demux/lsu_err_q_i_2
    SLICE_X13Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038    15.486 f  i_croc_soc/i_croc/i_obi_demux/lsu_err_q_i_5/O
                         net (fo=3, routed)           0.385    15.871    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/all_sbr_obi_rsp[1][r][err]
    SLICE_X14Y50         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148    16.019 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/g_rf_flops[31].rf_reg_q[31][31]_i_18/O
                         net (fo=2, routed)           0.111    16.130    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_or_pmp_err
    SLICE_X14Y52         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    16.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/g_rf_flops[31].rf_reg_q[31][31]_i_9/O
                         net (fo=33, routed)          0.604    16.773    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_we_lsu
    SLICE_X20Y57         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089    16.862 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[31].rf_reg_q[31][31]_i_3/O
                         net (fo=31, routed)          0.422    17.284    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_we_wb
    SLICE_X23Y59         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.176    17.460 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[27].rf_reg_q[27][31]_i_1/O
                         net (fo=32, routed)          1.752    19.212    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][31]_0[0]
    SLICE_X13Y69         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     50.000    50.000 r  
    AD20                 IBUFCTRL                     0.000    50.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    50.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    50.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    51.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.101    52.348    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X13Y69         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][28]/C
                         clock pessimism             -0.650    51.698    
                         clock uncertainty           -0.147    51.551    
    SLICE_X13Y69         FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042    51.509    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][28]
  -------------------------------------------------------------------
                         required time                         51.509    
                         arrival time                         -19.212    
  -------------------------------------------------------------------
                         slack                                 32.297    

Slack (MET) :             32.297ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        17.373ns  (logic 3.924ns (22.586%)  route 13.449ns (77.414%))
  Logic Levels:           34  (CARRY8=6 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 52.348 - 50.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.256ns (routing 0.185ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.170ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.256     1.838    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X19Y46         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.931 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=268, routed)         1.767     3.699    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__2_i_24[6]
    SLICE_X16Y74         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.878 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_477/O
                         net (fo=1, routed)           0.011     3.889    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_477_n_0
    SLICE_X16Y74         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.972 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_264/O
                         net (fo=1, routed)           0.500     4.472    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_264_n_0
    SLICE_X11Y68         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     4.538 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_166/O
                         net (fo=5, routed)           0.461     4.999    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_b[0]
    SLICE_X19Y52         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.113     5.112 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_79/O
                         net (fo=1, routed)           0.156     5.268    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[31].rf_reg_q[31][2]_i_4_0
    SLICE_X19Y52         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     5.381 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_36/O
                         net (fo=6, routed)           0.249     5.630    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/alu_operand_b_ex[2]
    SLICE_X18Y57         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     5.728 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.011     5.739    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X18Y57         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     5.935 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[7]
                         net (fo=1, routed)           0.028     5.963    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X18Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.986 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[7]
                         net (fo=1, routed)           0.028     6.014    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X18Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.037 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[7]
                         net (fo=1, routed)           0.028     6.065    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X18Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     6.217 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/O[5]
                         net (fo=19, routed)          1.335     7.552    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[1]_i_4[0]
    SLICE_X11Y47         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     7.729 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_13__0/O
                         net (fo=1, routed)           0.024     7.753    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_0[5]
    SLICE_X11Y47         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[6])
                                                      0.143     7.896 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_3/CO[6]
                         net (fo=4, routed)           0.211     8.107    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_3[0]
    SLICE_X11Y44         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     8.205 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_2__0/O
                         net (fo=12, routed)          0.281     8.486    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_i_3
    SLICE_X12Y45         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     8.586 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[0]_i_1__1/O
                         net (fo=15, routed)          0.335     8.921    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/D[0]
    SLICE_X12Y39         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     9.001 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/xpm_memory_base_inst_i_178/O
                         net (fo=1, routed)           0.193     9.194    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/xpm_memory_base_inst_i_67
    SLICE_X12Y39         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     9.257 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/xpm_memory_base_inst_i_136/O
                         net (fo=13, routed)          0.515     9.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X13Y51         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     9.838 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/counter_q[1]_i_3__0/O
                         net (fo=7, routed)           0.470    10.308    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_1
    SLICE_X11Y40         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116    10.424 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__0/O
                         net (fo=11, routed)          0.320    10.744    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0[1]
    SLICE_X11Y38         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113    10.857 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/we_q_i_3/O
                         net (fo=70, routed)          0.528    11.385    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_arbiter.index_nodes[2]_22
    SLICE_X11Y48         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148    11.533 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_26/O
                         net (fo=16, routed)          0.651    12.184    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][17]
    SLICE_X8Y43          LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    12.362 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_52__2/O
                         net (fo=1, routed)           0.011    12.373    i_croc_soc/i_croc/i_addr_decode_periphs/select_q_reg[0]_3[0]
    SLICE_X8Y43          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[6])
                                                      0.267    12.640 f  i_croc_soc/i_croc/i_addr_decode_periphs/select_q_reg[1]_i_6/CO[6]
                         net (fo=3, routed)           0.364    13.004    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q_reg[0]_6[0]
    SLICE_X11Y41         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    13.154 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1/O
                         net (fo=2, routed)           0.108    13.262    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1_n_0
    SLICE_X11Y41         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038    13.300 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_2__2/O
                         net (fo=18, routed)          0.690    13.991    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1_0
    SLICE_X11Y30         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066    14.057 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/addr_q[4]_i_8/O
                         net (fo=1, routed)           0.058    14.115    i_croc_soc/i_croc/i_obi_demux/i_counter/s_timer_cmp_hi_reg_reg[4]_0
    SLICE_X11Y30         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147    14.262 f  i_croc_soc/i_croc/i_obi_demux/i_counter/addr_q[4]_i_4/O
                         net (fo=96, routed)          0.221    14.483    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/s_req_reg
    SLICE_X10Y29         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.173    14.656 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/reg_q[dir][3]_i_5/O
                         net (fo=63, routed)          0.366    15.021    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/valid_q_reg_0
    SLICE_X12Y34         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134    15.155 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/w_err_q_i_2/O
                         net (fo=5, routed)           0.206    15.361    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/status_cnt_q_reg[1]_2
    SLICE_X13Y34         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038    15.399 f  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/lsu_err_q_i_6/O
                         net (fo=1, routed)           0.049    15.448    i_croc_soc/i_croc/i_obi_demux/lsu_err_q_i_2
    SLICE_X13Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038    15.486 f  i_croc_soc/i_croc/i_obi_demux/lsu_err_q_i_5/O
                         net (fo=3, routed)           0.385    15.871    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/all_sbr_obi_rsp[1][r][err]
    SLICE_X14Y50         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148    16.019 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/g_rf_flops[31].rf_reg_q[31][31]_i_18/O
                         net (fo=2, routed)           0.111    16.130    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_or_pmp_err
    SLICE_X14Y52         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    16.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/g_rf_flops[31].rf_reg_q[31][31]_i_9/O
                         net (fo=33, routed)          0.604    16.773    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_we_lsu
    SLICE_X20Y57         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089    16.862 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[31].rf_reg_q[31][31]_i_3/O
                         net (fo=31, routed)          0.422    17.284    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_we_wb
    SLICE_X23Y59         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.176    17.460 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[27].rf_reg_q[27][31]_i_1/O
                         net (fo=32, routed)          1.752    19.212    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][31]_0[0]
    SLICE_X13Y69         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     50.000    50.000 r  
    AD20                 IBUFCTRL                     0.000    50.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    50.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    50.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    51.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.101    52.348    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X13Y69         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][9]/C
                         clock pessimism             -0.650    51.698    
                         clock uncertainty           -0.147    51.551    
    SLICE_X13Y69         FDCE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.042    51.509    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][9]
  -------------------------------------------------------------------
                         required time                         51.509    
                         arrival time                         -19.212    
  -------------------------------------------------------------------
                         slack                                 32.297    

Slack (MET) :             32.384ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        17.284ns  (logic 3.924ns (22.703%)  route 13.360ns (77.297%))
  Logic Levels:           34  (CARRY8=6 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 52.348 - 50.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.256ns (routing 0.185ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.170ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.256     1.838    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X19Y46         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.931 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=268, routed)         1.767     3.699    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__2_i_24[6]
    SLICE_X16Y74         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.878 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_477/O
                         net (fo=1, routed)           0.011     3.889    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_477_n_0
    SLICE_X16Y74         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.972 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_264/O
                         net (fo=1, routed)           0.500     4.472    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_264_n_0
    SLICE_X11Y68         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     4.538 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_166/O
                         net (fo=5, routed)           0.461     4.999    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_b[0]
    SLICE_X19Y52         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.113     5.112 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_79/O
                         net (fo=1, routed)           0.156     5.268    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[31].rf_reg_q[31][2]_i_4_0
    SLICE_X19Y52         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     5.381 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_36/O
                         net (fo=6, routed)           0.249     5.630    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/alu_operand_b_ex[2]
    SLICE_X18Y57         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     5.728 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.011     5.739    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X18Y57         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     5.935 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[7]
                         net (fo=1, routed)           0.028     5.963    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X18Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.986 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[7]
                         net (fo=1, routed)           0.028     6.014    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X18Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.037 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[7]
                         net (fo=1, routed)           0.028     6.065    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X18Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     6.217 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/O[5]
                         net (fo=19, routed)          1.335     7.552    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[1]_i_4[0]
    SLICE_X11Y47         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     7.729 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_13__0/O
                         net (fo=1, routed)           0.024     7.753    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_0[5]
    SLICE_X11Y47         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[6])
                                                      0.143     7.896 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_3/CO[6]
                         net (fo=4, routed)           0.211     8.107    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_3[0]
    SLICE_X11Y44         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     8.205 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_2__0/O
                         net (fo=12, routed)          0.281     8.486    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_i_3
    SLICE_X12Y45         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     8.586 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[0]_i_1__1/O
                         net (fo=15, routed)          0.335     8.921    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/D[0]
    SLICE_X12Y39         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     9.001 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/xpm_memory_base_inst_i_178/O
                         net (fo=1, routed)           0.193     9.194    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/xpm_memory_base_inst_i_67
    SLICE_X12Y39         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     9.257 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/xpm_memory_base_inst_i_136/O
                         net (fo=13, routed)          0.515     9.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X13Y51         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     9.838 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/counter_q[1]_i_3__0/O
                         net (fo=7, routed)           0.470    10.308    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_1
    SLICE_X11Y40         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116    10.424 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__0/O
                         net (fo=11, routed)          0.320    10.744    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0[1]
    SLICE_X11Y38         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113    10.857 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/we_q_i_3/O
                         net (fo=70, routed)          0.528    11.385    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_arbiter.index_nodes[2]_22
    SLICE_X11Y48         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148    11.533 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_26/O
                         net (fo=16, routed)          0.651    12.184    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][17]
    SLICE_X8Y43          LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    12.362 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_52__2/O
                         net (fo=1, routed)           0.011    12.373    i_croc_soc/i_croc/i_addr_decode_periphs/select_q_reg[0]_3[0]
    SLICE_X8Y43          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[6])
                                                      0.267    12.640 f  i_croc_soc/i_croc/i_addr_decode_periphs/select_q_reg[1]_i_6/CO[6]
                         net (fo=3, routed)           0.364    13.004    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q_reg[0]_6[0]
    SLICE_X11Y41         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    13.154 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1/O
                         net (fo=2, routed)           0.108    13.262    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1_n_0
    SLICE_X11Y41         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038    13.300 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_2__2/O
                         net (fo=18, routed)          0.690    13.991    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1_0
    SLICE_X11Y30         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066    14.057 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/addr_q[4]_i_8/O
                         net (fo=1, routed)           0.058    14.115    i_croc_soc/i_croc/i_obi_demux/i_counter/s_timer_cmp_hi_reg_reg[4]_0
    SLICE_X11Y30         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147    14.262 f  i_croc_soc/i_croc/i_obi_demux/i_counter/addr_q[4]_i_4/O
                         net (fo=96, routed)          0.221    14.483    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/s_req_reg
    SLICE_X10Y29         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.173    14.656 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/reg_q[dir][3]_i_5/O
                         net (fo=63, routed)          0.366    15.021    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/valid_q_reg_0
    SLICE_X12Y34         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134    15.155 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/w_err_q_i_2/O
                         net (fo=5, routed)           0.206    15.361    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/status_cnt_q_reg[1]_2
    SLICE_X13Y34         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038    15.399 f  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/lsu_err_q_i_6/O
                         net (fo=1, routed)           0.049    15.448    i_croc_soc/i_croc/i_obi_demux/lsu_err_q_i_2
    SLICE_X13Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038    15.486 f  i_croc_soc/i_croc/i_obi_demux/lsu_err_q_i_5/O
                         net (fo=3, routed)           0.385    15.871    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/all_sbr_obi_rsp[1][r][err]
    SLICE_X14Y50         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148    16.019 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/g_rf_flops[31].rf_reg_q[31][31]_i_18/O
                         net (fo=2, routed)           0.111    16.130    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_or_pmp_err
    SLICE_X14Y52         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    16.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/g_rf_flops[31].rf_reg_q[31][31]_i_9/O
                         net (fo=33, routed)          0.604    16.773    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_we_lsu
    SLICE_X20Y57         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089    16.862 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[31].rf_reg_q[31][31]_i_3/O
                         net (fo=31, routed)          0.422    17.284    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_we_wb
    SLICE_X23Y59         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.176    17.460 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[27].rf_reg_q[27][31]_i_1/O
                         net (fo=32, routed)          1.662    19.122    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][31]_0[0]
    SLICE_X13Y70         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     50.000    50.000 r  
    AD20                 IBUFCTRL                     0.000    50.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    50.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    50.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    51.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.101    52.348    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X13Y70         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][22]/C
                         clock pessimism             -0.650    51.698    
                         clock uncertainty           -0.147    51.551    
    SLICE_X13Y70         FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044    51.507    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][22]
  -------------------------------------------------------------------
                         required time                         51.507    
                         arrival time                         -19.122    
  -------------------------------------------------------------------
                         slack                                 32.384    

Slack (MET) :             32.384ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        17.284ns  (logic 3.924ns (22.703%)  route 13.360ns (77.297%))
  Logic Levels:           34  (CARRY8=6 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 52.348 - 50.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.256ns (routing 0.185ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.170ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.256     1.838    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X19Y46         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.931 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=268, routed)         1.767     3.699    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__2_i_24[6]
    SLICE_X16Y74         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.878 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_477/O
                         net (fo=1, routed)           0.011     3.889    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_477_n_0
    SLICE_X16Y74         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.972 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_264/O
                         net (fo=1, routed)           0.500     4.472    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_264_n_0
    SLICE_X11Y68         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     4.538 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_166/O
                         net (fo=5, routed)           0.461     4.999    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_b[0]
    SLICE_X19Y52         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.113     5.112 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_79/O
                         net (fo=1, routed)           0.156     5.268    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[31].rf_reg_q[31][2]_i_4_0
    SLICE_X19Y52         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     5.381 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_36/O
                         net (fo=6, routed)           0.249     5.630    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/alu_operand_b_ex[2]
    SLICE_X18Y57         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     5.728 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.011     5.739    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X18Y57         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     5.935 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[7]
                         net (fo=1, routed)           0.028     5.963    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X18Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.986 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[7]
                         net (fo=1, routed)           0.028     6.014    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X18Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.037 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[7]
                         net (fo=1, routed)           0.028     6.065    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X18Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     6.217 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/O[5]
                         net (fo=19, routed)          1.335     7.552    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[1]_i_4[0]
    SLICE_X11Y47         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     7.729 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_13__0/O
                         net (fo=1, routed)           0.024     7.753    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_0[5]
    SLICE_X11Y47         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[6])
                                                      0.143     7.896 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_3/CO[6]
                         net (fo=4, routed)           0.211     8.107    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_3[0]
    SLICE_X11Y44         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     8.205 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_2__0/O
                         net (fo=12, routed)          0.281     8.486    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_i_3
    SLICE_X12Y45         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     8.586 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[0]_i_1__1/O
                         net (fo=15, routed)          0.335     8.921    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/D[0]
    SLICE_X12Y39         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     9.001 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/xpm_memory_base_inst_i_178/O
                         net (fo=1, routed)           0.193     9.194    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/xpm_memory_base_inst_i_67
    SLICE_X12Y39         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     9.257 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/xpm_memory_base_inst_i_136/O
                         net (fo=13, routed)          0.515     9.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X13Y51         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     9.838 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/counter_q[1]_i_3__0/O
                         net (fo=7, routed)           0.470    10.308    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_1
    SLICE_X11Y40         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116    10.424 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__0/O
                         net (fo=11, routed)          0.320    10.744    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0[1]
    SLICE_X11Y38         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113    10.857 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/we_q_i_3/O
                         net (fo=70, routed)          0.528    11.385    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_arbiter.index_nodes[2]_22
    SLICE_X11Y48         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148    11.533 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_26/O
                         net (fo=16, routed)          0.651    12.184    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][17]
    SLICE_X8Y43          LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    12.362 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_52__2/O
                         net (fo=1, routed)           0.011    12.373    i_croc_soc/i_croc/i_addr_decode_periphs/select_q_reg[0]_3[0]
    SLICE_X8Y43          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[6])
                                                      0.267    12.640 f  i_croc_soc/i_croc/i_addr_decode_periphs/select_q_reg[1]_i_6/CO[6]
                         net (fo=3, routed)           0.364    13.004    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q_reg[0]_6[0]
    SLICE_X11Y41         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    13.154 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1/O
                         net (fo=2, routed)           0.108    13.262    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1_n_0
    SLICE_X11Y41         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038    13.300 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_2__2/O
                         net (fo=18, routed)          0.690    13.991    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1_0
    SLICE_X11Y30         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066    14.057 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/addr_q[4]_i_8/O
                         net (fo=1, routed)           0.058    14.115    i_croc_soc/i_croc/i_obi_demux/i_counter/s_timer_cmp_hi_reg_reg[4]_0
    SLICE_X11Y30         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147    14.262 f  i_croc_soc/i_croc/i_obi_demux/i_counter/addr_q[4]_i_4/O
                         net (fo=96, routed)          0.221    14.483    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/s_req_reg
    SLICE_X10Y29         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.173    14.656 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/reg_q[dir][3]_i_5/O
                         net (fo=63, routed)          0.366    15.021    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/valid_q_reg_0
    SLICE_X12Y34         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134    15.155 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/w_err_q_i_2/O
                         net (fo=5, routed)           0.206    15.361    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/status_cnt_q_reg[1]_2
    SLICE_X13Y34         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038    15.399 f  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/lsu_err_q_i_6/O
                         net (fo=1, routed)           0.049    15.448    i_croc_soc/i_croc/i_obi_demux/lsu_err_q_i_2
    SLICE_X13Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038    15.486 f  i_croc_soc/i_croc/i_obi_demux/lsu_err_q_i_5/O
                         net (fo=3, routed)           0.385    15.871    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/all_sbr_obi_rsp[1][r][err]
    SLICE_X14Y50         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148    16.019 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/g_rf_flops[31].rf_reg_q[31][31]_i_18/O
                         net (fo=2, routed)           0.111    16.130    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_or_pmp_err
    SLICE_X14Y52         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    16.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/g_rf_flops[31].rf_reg_q[31][31]_i_9/O
                         net (fo=33, routed)          0.604    16.773    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_we_lsu
    SLICE_X20Y57         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089    16.862 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[31].rf_reg_q[31][31]_i_3/O
                         net (fo=31, routed)          0.422    17.284    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_we_wb
    SLICE_X23Y59         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.176    17.460 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[27].rf_reg_q[27][31]_i_1/O
                         net (fo=32, routed)          1.662    19.122    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][31]_0[0]
    SLICE_X13Y70         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     50.000    50.000 r  
    AD20                 IBUFCTRL                     0.000    50.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    50.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    50.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    51.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.101    52.348    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X13Y70         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][25]/C
                         clock pessimism             -0.650    51.698    
                         clock uncertainty           -0.147    51.551    
    SLICE_X13Y70         FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044    51.507    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][25]
  -------------------------------------------------------------------
                         required time                         51.507    
                         arrival time                         -19.122    
  -------------------------------------------------------------------
                         slack                                 32.384    

Slack (MET) :             32.418ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        17.248ns  (logic 3.847ns (22.304%)  route 13.401ns (77.696%))
  Logic Levels:           34  (CARRY8=6 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 52.345 - 50.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.256ns (routing 0.185ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.170ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.256     1.838    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X19Y46         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.931 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=268, routed)         1.767     3.699    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__2_i_24[6]
    SLICE_X16Y74         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.878 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_477/O
                         net (fo=1, routed)           0.011     3.889    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_477_n_0
    SLICE_X16Y74         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.972 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_264/O
                         net (fo=1, routed)           0.500     4.472    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_264_n_0
    SLICE_X11Y68         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     4.538 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_166/O
                         net (fo=5, routed)           0.461     4.999    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_b[0]
    SLICE_X19Y52         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.113     5.112 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_79/O
                         net (fo=1, routed)           0.156     5.268    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[31].rf_reg_q[31][2]_i_4_0
    SLICE_X19Y52         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     5.381 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_36/O
                         net (fo=6, routed)           0.249     5.630    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/alu_operand_b_ex[2]
    SLICE_X18Y57         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     5.728 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.011     5.739    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X18Y57         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     5.935 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[7]
                         net (fo=1, routed)           0.028     5.963    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X18Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.986 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[7]
                         net (fo=1, routed)           0.028     6.014    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X18Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.037 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[7]
                         net (fo=1, routed)           0.028     6.065    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X18Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     6.217 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/O[5]
                         net (fo=19, routed)          1.335     7.552    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[1]_i_4[0]
    SLICE_X11Y47         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     7.729 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_13__0/O
                         net (fo=1, routed)           0.024     7.753    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_0[5]
    SLICE_X11Y47         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[6])
                                                      0.143     7.896 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_3/CO[6]
                         net (fo=4, routed)           0.211     8.107    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_3[0]
    SLICE_X11Y44         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     8.205 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_2__0/O
                         net (fo=12, routed)          0.281     8.486    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_i_3
    SLICE_X12Y45         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     8.586 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[0]_i_1__1/O
                         net (fo=15, routed)          0.335     8.921    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/D[0]
    SLICE_X12Y39         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     9.001 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/xpm_memory_base_inst_i_178/O
                         net (fo=1, routed)           0.193     9.194    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/xpm_memory_base_inst_i_67
    SLICE_X12Y39         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     9.257 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/xpm_memory_base_inst_i_136/O
                         net (fo=13, routed)          0.515     9.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X13Y51         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     9.838 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/counter_q[1]_i_3__0/O
                         net (fo=7, routed)           0.470    10.308    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_1
    SLICE_X11Y40         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116    10.424 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__0/O
                         net (fo=11, routed)          0.320    10.744    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0[1]
    SLICE_X11Y38         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113    10.857 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/we_q_i_3/O
                         net (fo=70, routed)          0.528    11.385    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_arbiter.index_nodes[2]_22
    SLICE_X11Y48         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148    11.533 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_26/O
                         net (fo=16, routed)          0.651    12.184    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][17]
    SLICE_X8Y43          LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    12.362 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_52__2/O
                         net (fo=1, routed)           0.011    12.373    i_croc_soc/i_croc/i_addr_decode_periphs/select_q_reg[0]_3[0]
    SLICE_X8Y43          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[6])
                                                      0.267    12.640 f  i_croc_soc/i_croc/i_addr_decode_periphs/select_q_reg[1]_i_6/CO[6]
                         net (fo=3, routed)           0.364    13.004    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q_reg[0]_6[0]
    SLICE_X11Y41         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    13.154 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1/O
                         net (fo=2, routed)           0.108    13.262    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1_n_0
    SLICE_X11Y41         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038    13.300 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_2__2/O
                         net (fo=18, routed)          0.690    13.991    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1_0
    SLICE_X11Y30         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066    14.057 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/addr_q[4]_i_8/O
                         net (fo=1, routed)           0.058    14.115    i_croc_soc/i_croc/i_obi_demux/i_counter/s_timer_cmp_hi_reg_reg[4]_0
    SLICE_X11Y30         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147    14.262 f  i_croc_soc/i_croc/i_obi_demux/i_counter/addr_q[4]_i_4/O
                         net (fo=96, routed)          0.221    14.483    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/s_req_reg
    SLICE_X10Y29         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.173    14.656 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/reg_q[dir][3]_i_5/O
                         net (fo=63, routed)          0.366    15.021    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/valid_q_reg_0
    SLICE_X12Y34         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134    15.155 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/w_err_q_i_2/O
                         net (fo=5, routed)           0.206    15.361    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/status_cnt_q_reg[1]_2
    SLICE_X13Y34         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038    15.399 f  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/lsu_err_q_i_6/O
                         net (fo=1, routed)           0.049    15.448    i_croc_soc/i_croc/i_obi_demux/lsu_err_q_i_2
    SLICE_X13Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038    15.486 f  i_croc_soc/i_croc/i_obi_demux/lsu_err_q_i_5/O
                         net (fo=3, routed)           0.385    15.871    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/all_sbr_obi_rsp[1][r][err]
    SLICE_X14Y50         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148    16.019 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/g_rf_flops[31].rf_reg_q[31][31]_i_18/O
                         net (fo=2, routed)           0.111    16.130    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_or_pmp_err
    SLICE_X14Y52         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    16.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/g_rf_flops[31].rf_reg_q[31][31]_i_9/O
                         net (fo=33, routed)          0.604    16.773    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_we_lsu
    SLICE_X20Y57         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089    16.862 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[31].rf_reg_q[31][31]_i_3/O
                         net (fo=31, routed)          0.389    17.251    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_we_wb
    SLICE_X23Y60         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099    17.350 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[2].rf_reg_q[2][31]_i_1/O
                         net (fo=32, routed)          1.736    19.086    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][31]_0[0]
    SLICE_X11Y68         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     50.000    50.000 r  
    AD20                 IBUFCTRL                     0.000    50.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    50.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    50.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    51.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.098    52.345    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X11Y68         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][24]/C
                         clock pessimism             -0.650    51.695    
                         clock uncertainty           -0.147    51.548    
    SLICE_X11Y68         FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044    51.504    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][24]
  -------------------------------------------------------------------
                         required time                         51.504    
                         arrival time                         -19.086    
  -------------------------------------------------------------------
                         slack                                 32.418    

Slack (MET) :             32.418ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        17.248ns  (logic 3.847ns (22.304%)  route 13.401ns (77.696%))
  Logic Levels:           34  (CARRY8=6 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 52.345 - 50.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.256ns (routing 0.185ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.170ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.256     1.838    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X19Y46         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.931 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=268, routed)         1.767     3.699    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__2_i_24[6]
    SLICE_X16Y74         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.878 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_477/O
                         net (fo=1, routed)           0.011     3.889    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_477_n_0
    SLICE_X16Y74         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.972 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_264/O
                         net (fo=1, routed)           0.500     4.472    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_264_n_0
    SLICE_X11Y68         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     4.538 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_166/O
                         net (fo=5, routed)           0.461     4.999    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_b[0]
    SLICE_X19Y52         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.113     5.112 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_79/O
                         net (fo=1, routed)           0.156     5.268    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[31].rf_reg_q[31][2]_i_4_0
    SLICE_X19Y52         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     5.381 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_36/O
                         net (fo=6, routed)           0.249     5.630    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/alu_operand_b_ex[2]
    SLICE_X18Y57         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     5.728 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.011     5.739    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X18Y57         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     5.935 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[7]
                         net (fo=1, routed)           0.028     5.963    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X18Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.986 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[7]
                         net (fo=1, routed)           0.028     6.014    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X18Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.037 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[7]
                         net (fo=1, routed)           0.028     6.065    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X18Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     6.217 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/O[5]
                         net (fo=19, routed)          1.335     7.552    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[1]_i_4[0]
    SLICE_X11Y47         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     7.729 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_13__0/O
                         net (fo=1, routed)           0.024     7.753    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_0[5]
    SLICE_X11Y47         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[6])
                                                      0.143     7.896 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_3/CO[6]
                         net (fo=4, routed)           0.211     8.107    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_3[0]
    SLICE_X11Y44         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     8.205 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_2__0/O
                         net (fo=12, routed)          0.281     8.486    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_i_3
    SLICE_X12Y45         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     8.586 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[0]_i_1__1/O
                         net (fo=15, routed)          0.335     8.921    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/D[0]
    SLICE_X12Y39         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     9.001 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/xpm_memory_base_inst_i_178/O
                         net (fo=1, routed)           0.193     9.194    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/xpm_memory_base_inst_i_67
    SLICE_X12Y39         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     9.257 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/xpm_memory_base_inst_i_136/O
                         net (fo=13, routed)          0.515     9.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X13Y51         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     9.838 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/counter_q[1]_i_3__0/O
                         net (fo=7, routed)           0.470    10.308    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_1
    SLICE_X11Y40         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116    10.424 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__0/O
                         net (fo=11, routed)          0.320    10.744    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0[1]
    SLICE_X11Y38         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113    10.857 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/we_q_i_3/O
                         net (fo=70, routed)          0.528    11.385    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_arbiter.index_nodes[2]_22
    SLICE_X11Y48         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148    11.533 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_26/O
                         net (fo=16, routed)          0.651    12.184    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][17]
    SLICE_X8Y43          LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    12.362 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_52__2/O
                         net (fo=1, routed)           0.011    12.373    i_croc_soc/i_croc/i_addr_decode_periphs/select_q_reg[0]_3[0]
    SLICE_X8Y43          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[6])
                                                      0.267    12.640 f  i_croc_soc/i_croc/i_addr_decode_periphs/select_q_reg[1]_i_6/CO[6]
                         net (fo=3, routed)           0.364    13.004    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q_reg[0]_6[0]
    SLICE_X11Y41         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    13.154 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1/O
                         net (fo=2, routed)           0.108    13.262    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1_n_0
    SLICE_X11Y41         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038    13.300 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_2__2/O
                         net (fo=18, routed)          0.690    13.991    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1_0
    SLICE_X11Y30         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066    14.057 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/addr_q[4]_i_8/O
                         net (fo=1, routed)           0.058    14.115    i_croc_soc/i_croc/i_obi_demux/i_counter/s_timer_cmp_hi_reg_reg[4]_0
    SLICE_X11Y30         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147    14.262 f  i_croc_soc/i_croc/i_obi_demux/i_counter/addr_q[4]_i_4/O
                         net (fo=96, routed)          0.221    14.483    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/s_req_reg
    SLICE_X10Y29         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.173    14.656 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/reg_q[dir][3]_i_5/O
                         net (fo=63, routed)          0.366    15.021    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/valid_q_reg_0
    SLICE_X12Y34         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134    15.155 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/w_err_q_i_2/O
                         net (fo=5, routed)           0.206    15.361    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/status_cnt_q_reg[1]_2
    SLICE_X13Y34         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038    15.399 f  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/lsu_err_q_i_6/O
                         net (fo=1, routed)           0.049    15.448    i_croc_soc/i_croc/i_obi_demux/lsu_err_q_i_2
    SLICE_X13Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038    15.486 f  i_croc_soc/i_croc/i_obi_demux/lsu_err_q_i_5/O
                         net (fo=3, routed)           0.385    15.871    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/all_sbr_obi_rsp[1][r][err]
    SLICE_X14Y50         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148    16.019 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/g_rf_flops[31].rf_reg_q[31][31]_i_18/O
                         net (fo=2, routed)           0.111    16.130    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_or_pmp_err
    SLICE_X14Y52         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    16.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/g_rf_flops[31].rf_reg_q[31][31]_i_9/O
                         net (fo=33, routed)          0.604    16.773    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_we_lsu
    SLICE_X20Y57         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089    16.862 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[31].rf_reg_q[31][31]_i_3/O
                         net (fo=31, routed)          0.389    17.251    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_we_wb
    SLICE_X23Y60         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099    17.350 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[2].rf_reg_q[2][31]_i_1/O
                         net (fo=32, routed)          1.736    19.086    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][31]_0[0]
    SLICE_X11Y68         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     50.000    50.000 r  
    AD20                 IBUFCTRL                     0.000    50.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    50.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    50.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    51.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.098    52.345    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X11Y68         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][2]/C
                         clock pessimism             -0.650    51.695    
                         clock uncertainty           -0.147    51.548    
    SLICE_X11Y68         FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044    51.504    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][2]
  -------------------------------------------------------------------
                         required time                         51.504    
                         arrival time                         -19.086    
  -------------------------------------------------------------------
                         slack                                 32.418    

Slack (MET) :             32.438ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        17.221ns  (logic 3.847ns (22.339%)  route 13.374ns (77.661%))
  Logic Levels:           34  (CARRY8=6 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 52.338 - 50.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.256ns (routing 0.185ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.170ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.256     1.838    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X19Y46         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.931 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=268, routed)         1.767     3.699    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__2_i_24[6]
    SLICE_X16Y74         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.878 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_477/O
                         net (fo=1, routed)           0.011     3.889    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_477_n_0
    SLICE_X16Y74         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.972 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_264/O
                         net (fo=1, routed)           0.500     4.472    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_264_n_0
    SLICE_X11Y68         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     4.538 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_166/O
                         net (fo=5, routed)           0.461     4.999    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_b[0]
    SLICE_X19Y52         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.113     5.112 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_79/O
                         net (fo=1, routed)           0.156     5.268    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[31].rf_reg_q[31][2]_i_4_0
    SLICE_X19Y52         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     5.381 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_36/O
                         net (fo=6, routed)           0.249     5.630    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/alu_operand_b_ex[2]
    SLICE_X18Y57         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     5.728 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.011     5.739    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X18Y57         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     5.935 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[7]
                         net (fo=1, routed)           0.028     5.963    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X18Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.986 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[7]
                         net (fo=1, routed)           0.028     6.014    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X18Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.037 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[7]
                         net (fo=1, routed)           0.028     6.065    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X18Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     6.217 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/O[5]
                         net (fo=19, routed)          1.335     7.552    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[1]_i_4[0]
    SLICE_X11Y47         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     7.729 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_13__0/O
                         net (fo=1, routed)           0.024     7.753    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_0[5]
    SLICE_X11Y47         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[6])
                                                      0.143     7.896 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_3/CO[6]
                         net (fo=4, routed)           0.211     8.107    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_3[0]
    SLICE_X11Y44         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     8.205 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_2__0/O
                         net (fo=12, routed)          0.281     8.486    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_i_3
    SLICE_X12Y45         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     8.586 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[0]_i_1__1/O
                         net (fo=15, routed)          0.335     8.921    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/D[0]
    SLICE_X12Y39         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     9.001 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/xpm_memory_base_inst_i_178/O
                         net (fo=1, routed)           0.193     9.194    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/xpm_memory_base_inst_i_67
    SLICE_X12Y39         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     9.257 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/xpm_memory_base_inst_i_136/O
                         net (fo=13, routed)          0.515     9.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X13Y51         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     9.838 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/counter_q[1]_i_3__0/O
                         net (fo=7, routed)           0.470    10.308    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_1
    SLICE_X11Y40         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116    10.424 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__0/O
                         net (fo=11, routed)          0.320    10.744    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0[1]
    SLICE_X11Y38         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113    10.857 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/we_q_i_3/O
                         net (fo=70, routed)          0.528    11.385    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_arbiter.index_nodes[2]_22
    SLICE_X11Y48         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148    11.533 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_26/O
                         net (fo=16, routed)          0.651    12.184    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][17]
    SLICE_X8Y43          LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    12.362 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_52__2/O
                         net (fo=1, routed)           0.011    12.373    i_croc_soc/i_croc/i_addr_decode_periphs/select_q_reg[0]_3[0]
    SLICE_X8Y43          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[6])
                                                      0.267    12.640 f  i_croc_soc/i_croc/i_addr_decode_periphs/select_q_reg[1]_i_6/CO[6]
                         net (fo=3, routed)           0.364    13.004    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q_reg[0]_6[0]
    SLICE_X11Y41         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    13.154 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1/O
                         net (fo=2, routed)           0.108    13.262    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1_n_0
    SLICE_X11Y41         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038    13.300 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_2__2/O
                         net (fo=18, routed)          0.690    13.991    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1_0
    SLICE_X11Y30         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066    14.057 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/addr_q[4]_i_8/O
                         net (fo=1, routed)           0.058    14.115    i_croc_soc/i_croc/i_obi_demux/i_counter/s_timer_cmp_hi_reg_reg[4]_0
    SLICE_X11Y30         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147    14.262 f  i_croc_soc/i_croc/i_obi_demux/i_counter/addr_q[4]_i_4/O
                         net (fo=96, routed)          0.221    14.483    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/s_req_reg
    SLICE_X10Y29         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.173    14.656 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/reg_q[dir][3]_i_5/O
                         net (fo=63, routed)          0.366    15.021    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/valid_q_reg_0
    SLICE_X12Y34         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134    15.155 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/w_err_q_i_2/O
                         net (fo=5, routed)           0.206    15.361    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/status_cnt_q_reg[1]_2
    SLICE_X13Y34         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038    15.399 f  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/lsu_err_q_i_6/O
                         net (fo=1, routed)           0.049    15.448    i_croc_soc/i_croc/i_obi_demux/lsu_err_q_i_2
    SLICE_X13Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038    15.486 f  i_croc_soc/i_croc/i_obi_demux/lsu_err_q_i_5/O
                         net (fo=3, routed)           0.385    15.871    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/all_sbr_obi_rsp[1][r][err]
    SLICE_X14Y50         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148    16.019 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/g_rf_flops[31].rf_reg_q[31][31]_i_18/O
                         net (fo=2, routed)           0.111    16.130    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_or_pmp_err
    SLICE_X14Y52         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    16.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/g_rf_flops[31].rf_reg_q[31][31]_i_9/O
                         net (fo=33, routed)          0.604    16.773    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_we_lsu
    SLICE_X20Y57         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089    16.862 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[31].rf_reg_q[31][31]_i_3/O
                         net (fo=31, routed)          0.389    17.251    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_we_wb
    SLICE_X23Y60         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099    17.350 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[2].rf_reg_q[2][31]_i_1/O
                         net (fo=32, routed)          1.709    19.059    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][31]_0[0]
    SLICE_X9Y69          FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     50.000    50.000 r  
    AD20                 IBUFCTRL                     0.000    50.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    50.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    50.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    51.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.091    52.338    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X9Y69          FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][27]/C
                         clock pessimism             -0.650    51.688    
                         clock uncertainty           -0.147    51.541    
    SLICE_X9Y69          FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044    51.497    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][27]
  -------------------------------------------------------------------
                         required time                         51.497    
                         arrival time                         -19.059    
  -------------------------------------------------------------------
                         slack                                 32.438    

Slack (MET) :             32.438ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        17.221ns  (logic 3.847ns (22.339%)  route 13.374ns (77.661%))
  Logic Levels:           34  (CARRY8=6 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 52.338 - 50.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.256ns (routing 0.185ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.170ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.256     1.838    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X19Y46         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.931 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=268, routed)         1.767     3.699    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__2_i_24[6]
    SLICE_X16Y74         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.878 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_477/O
                         net (fo=1, routed)           0.011     3.889    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_477_n_0
    SLICE_X16Y74         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.972 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_264/O
                         net (fo=1, routed)           0.500     4.472    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_264_n_0
    SLICE_X11Y68         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     4.538 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_166/O
                         net (fo=5, routed)           0.461     4.999    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_b[0]
    SLICE_X19Y52         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.113     5.112 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_79/O
                         net (fo=1, routed)           0.156     5.268    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[31].rf_reg_q[31][2]_i_4_0
    SLICE_X19Y52         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     5.381 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_36/O
                         net (fo=6, routed)           0.249     5.630    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/alu_operand_b_ex[2]
    SLICE_X18Y57         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     5.728 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.011     5.739    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X18Y57         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     5.935 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[7]
                         net (fo=1, routed)           0.028     5.963    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X18Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.986 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[7]
                         net (fo=1, routed)           0.028     6.014    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X18Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.037 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[7]
                         net (fo=1, routed)           0.028     6.065    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X18Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     6.217 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/O[5]
                         net (fo=19, routed)          1.335     7.552    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[1]_i_4[0]
    SLICE_X11Y47         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     7.729 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_13__0/O
                         net (fo=1, routed)           0.024     7.753    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_0[5]
    SLICE_X11Y47         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[6])
                                                      0.143     7.896 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_3/CO[6]
                         net (fo=4, routed)           0.211     8.107    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_3[0]
    SLICE_X11Y44         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     8.205 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_2__0/O
                         net (fo=12, routed)          0.281     8.486    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_i_3
    SLICE_X12Y45         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     8.586 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[0]_i_1__1/O
                         net (fo=15, routed)          0.335     8.921    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/D[0]
    SLICE_X12Y39         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     9.001 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/xpm_memory_base_inst_i_178/O
                         net (fo=1, routed)           0.193     9.194    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/xpm_memory_base_inst_i_67
    SLICE_X12Y39         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     9.257 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/xpm_memory_base_inst_i_136/O
                         net (fo=13, routed)          0.515     9.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X13Y51         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     9.838 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/counter_q[1]_i_3__0/O
                         net (fo=7, routed)           0.470    10.308    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_1
    SLICE_X11Y40         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116    10.424 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__0/O
                         net (fo=11, routed)          0.320    10.744    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0[1]
    SLICE_X11Y38         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113    10.857 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/we_q_i_3/O
                         net (fo=70, routed)          0.528    11.385    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_arbiter.index_nodes[2]_22
    SLICE_X11Y48         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148    11.533 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_26/O
                         net (fo=16, routed)          0.651    12.184    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][17]
    SLICE_X8Y43          LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    12.362 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_52__2/O
                         net (fo=1, routed)           0.011    12.373    i_croc_soc/i_croc/i_addr_decode_periphs/select_q_reg[0]_3[0]
    SLICE_X8Y43          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[6])
                                                      0.267    12.640 f  i_croc_soc/i_croc/i_addr_decode_periphs/select_q_reg[1]_i_6/CO[6]
                         net (fo=3, routed)           0.364    13.004    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q_reg[0]_6[0]
    SLICE_X11Y41         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    13.154 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1/O
                         net (fo=2, routed)           0.108    13.262    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1_n_0
    SLICE_X11Y41         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038    13.300 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_2__2/O
                         net (fo=18, routed)          0.690    13.991    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1_0
    SLICE_X11Y30         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066    14.057 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/addr_q[4]_i_8/O
                         net (fo=1, routed)           0.058    14.115    i_croc_soc/i_croc/i_obi_demux/i_counter/s_timer_cmp_hi_reg_reg[4]_0
    SLICE_X11Y30         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147    14.262 f  i_croc_soc/i_croc/i_obi_demux/i_counter/addr_q[4]_i_4/O
                         net (fo=96, routed)          0.221    14.483    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/s_req_reg
    SLICE_X10Y29         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.173    14.656 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/reg_q[dir][3]_i_5/O
                         net (fo=63, routed)          0.366    15.021    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/valid_q_reg_0
    SLICE_X12Y34         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134    15.155 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/w_err_q_i_2/O
                         net (fo=5, routed)           0.206    15.361    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/status_cnt_q_reg[1]_2
    SLICE_X13Y34         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038    15.399 f  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/lsu_err_q_i_6/O
                         net (fo=1, routed)           0.049    15.448    i_croc_soc/i_croc/i_obi_demux/lsu_err_q_i_2
    SLICE_X13Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038    15.486 f  i_croc_soc/i_croc/i_obi_demux/lsu_err_q_i_5/O
                         net (fo=3, routed)           0.385    15.871    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/all_sbr_obi_rsp[1][r][err]
    SLICE_X14Y50         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148    16.019 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/g_rf_flops[31].rf_reg_q[31][31]_i_18/O
                         net (fo=2, routed)           0.111    16.130    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_or_pmp_err
    SLICE_X14Y52         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    16.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/g_rf_flops[31].rf_reg_q[31][31]_i_9/O
                         net (fo=33, routed)          0.604    16.773    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_we_lsu
    SLICE_X20Y57         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089    16.862 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[31].rf_reg_q[31][31]_i_3/O
                         net (fo=31, routed)          0.389    17.251    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_we_wb
    SLICE_X23Y60         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099    17.350 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[2].rf_reg_q[2][31]_i_1/O
                         net (fo=32, routed)          1.709    19.059    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][31]_0[0]
    SLICE_X9Y69          FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     50.000    50.000 r  
    AD20                 IBUFCTRL                     0.000    50.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    50.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    50.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    51.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.091    52.338    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X9Y69          FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][28]/C
                         clock pessimism             -0.650    51.688    
                         clock uncertainty           -0.147    51.541    
    SLICE_X9Y69          FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044    51.497    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][28]
  -------------------------------------------------------------------
                         required time                         51.497    
                         arrival time                         -19.059    
  -------------------------------------------------------------------
                         slack                                 32.438    

Slack (MET) :             32.438ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        17.221ns  (logic 3.847ns (22.339%)  route 13.374ns (77.661%))
  Logic Levels:           34  (CARRY8=6 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 52.338 - 50.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.256ns (routing 0.185ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.170ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.256     1.838    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X19Y46         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.931 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=268, routed)         1.767     3.699    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__2_i_24[6]
    SLICE_X16Y74         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.878 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_477/O
                         net (fo=1, routed)           0.011     3.889    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_477_n_0
    SLICE_X16Y74         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.972 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_264/O
                         net (fo=1, routed)           0.500     4.472    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_264_n_0
    SLICE_X11Y68         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     4.538 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_166/O
                         net (fo=5, routed)           0.461     4.999    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_b[0]
    SLICE_X19Y52         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.113     5.112 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_79/O
                         net (fo=1, routed)           0.156     5.268    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[31].rf_reg_q[31][2]_i_4_0
    SLICE_X19Y52         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     5.381 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_36/O
                         net (fo=6, routed)           0.249     5.630    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/alu_operand_b_ex[2]
    SLICE_X18Y57         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     5.728 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.011     5.739    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X18Y57         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     5.935 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[7]
                         net (fo=1, routed)           0.028     5.963    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X18Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.986 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[7]
                         net (fo=1, routed)           0.028     6.014    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X18Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.037 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[7]
                         net (fo=1, routed)           0.028     6.065    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X18Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     6.217 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/O[5]
                         net (fo=19, routed)          1.335     7.552    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[1]_i_4[0]
    SLICE_X11Y47         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     7.729 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_13__0/O
                         net (fo=1, routed)           0.024     7.753    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_0[5]
    SLICE_X11Y47         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[6])
                                                      0.143     7.896 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_3/CO[6]
                         net (fo=4, routed)           0.211     8.107    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_3[0]
    SLICE_X11Y44         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     8.205 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_2__0/O
                         net (fo=12, routed)          0.281     8.486    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_i_3
    SLICE_X12Y45         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     8.586 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[0]_i_1__1/O
                         net (fo=15, routed)          0.335     8.921    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/D[0]
    SLICE_X12Y39         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     9.001 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/xpm_memory_base_inst_i_178/O
                         net (fo=1, routed)           0.193     9.194    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/xpm_memory_base_inst_i_67
    SLICE_X12Y39         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     9.257 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/xpm_memory_base_inst_i_136/O
                         net (fo=13, routed)          0.515     9.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X13Y51         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     9.838 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/counter_q[1]_i_3__0/O
                         net (fo=7, routed)           0.470    10.308    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_1
    SLICE_X11Y40         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116    10.424 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__0/O
                         net (fo=11, routed)          0.320    10.744    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0[1]
    SLICE_X11Y38         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113    10.857 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/we_q_i_3/O
                         net (fo=70, routed)          0.528    11.385    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_arbiter.index_nodes[2]_22
    SLICE_X11Y48         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148    11.533 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_26/O
                         net (fo=16, routed)          0.651    12.184    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][17]
    SLICE_X8Y43          LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    12.362 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_52__2/O
                         net (fo=1, routed)           0.011    12.373    i_croc_soc/i_croc/i_addr_decode_periphs/select_q_reg[0]_3[0]
    SLICE_X8Y43          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[6])
                                                      0.267    12.640 f  i_croc_soc/i_croc/i_addr_decode_periphs/select_q_reg[1]_i_6/CO[6]
                         net (fo=3, routed)           0.364    13.004    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q_reg[0]_6[0]
    SLICE_X11Y41         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    13.154 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1/O
                         net (fo=2, routed)           0.108    13.262    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1_n_0
    SLICE_X11Y41         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038    13.300 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_2__2/O
                         net (fo=18, routed)          0.690    13.991    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1_0
    SLICE_X11Y30         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066    14.057 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/addr_q[4]_i_8/O
                         net (fo=1, routed)           0.058    14.115    i_croc_soc/i_croc/i_obi_demux/i_counter/s_timer_cmp_hi_reg_reg[4]_0
    SLICE_X11Y30         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147    14.262 f  i_croc_soc/i_croc/i_obi_demux/i_counter/addr_q[4]_i_4/O
                         net (fo=96, routed)          0.221    14.483    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/s_req_reg
    SLICE_X10Y29         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.173    14.656 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/reg_q[dir][3]_i_5/O
                         net (fo=63, routed)          0.366    15.021    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/valid_q_reg_0
    SLICE_X12Y34         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134    15.155 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/w_err_q_i_2/O
                         net (fo=5, routed)           0.206    15.361    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/status_cnt_q_reg[1]_2
    SLICE_X13Y34         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038    15.399 f  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/lsu_err_q_i_6/O
                         net (fo=1, routed)           0.049    15.448    i_croc_soc/i_croc/i_obi_demux/lsu_err_q_i_2
    SLICE_X13Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038    15.486 f  i_croc_soc/i_croc/i_obi_demux/lsu_err_q_i_5/O
                         net (fo=3, routed)           0.385    15.871    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/all_sbr_obi_rsp[1][r][err]
    SLICE_X14Y50         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148    16.019 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/g_rf_flops[31].rf_reg_q[31][31]_i_18/O
                         net (fo=2, routed)           0.111    16.130    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_or_pmp_err
    SLICE_X14Y52         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    16.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/g_rf_flops[31].rf_reg_q[31][31]_i_9/O
                         net (fo=33, routed)          0.604    16.773    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_we_lsu
    SLICE_X20Y57         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089    16.862 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[31].rf_reg_q[31][31]_i_3/O
                         net (fo=31, routed)          0.389    17.251    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_we_wb
    SLICE_X23Y60         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099    17.350 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[2].rf_reg_q[2][31]_i_1/O
                         net (fo=32, routed)          1.709    19.059    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][31]_0[0]
    SLICE_X9Y69          FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     50.000    50.000 r  
    AD20                 IBUFCTRL                     0.000    50.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    50.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    50.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    51.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.091    52.338    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X9Y69          FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][29]/C
                         clock pessimism             -0.650    51.688    
                         clock uncertainty           -0.147    51.541    
    SLICE_X9Y69          FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044    51.497    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][29]
  -------------------------------------------------------------------
                         required time                         51.497    
                         arrival time                         -19.059    
  -------------------------------------------------------------------
                         slack                                 32.438    

Slack (MET) :             32.438ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        17.232ns  (logic 3.899ns (22.627%)  route 13.333ns (77.373%))
  Logic Levels:           34  (CARRY8=6 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 52.349 - 50.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.256ns (routing 0.185ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.170ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.256     1.838    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X19Y46         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.931 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=268, routed)         1.767     3.699    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__2_i_24[6]
    SLICE_X16Y74         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.878 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_477/O
                         net (fo=1, routed)           0.011     3.889    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_477_n_0
    SLICE_X16Y74         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.972 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_264/O
                         net (fo=1, routed)           0.500     4.472    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_264_n_0
    SLICE_X11Y68         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     4.538 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/xpm_memory_base_inst_i_166/O
                         net (fo=5, routed)           0.461     4.999    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_b[0]
    SLICE_X19Y52         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.113     5.112 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_79/O
                         net (fo=1, routed)           0.156     5.268    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[31].rf_reg_q[31][2]_i_4_0
    SLICE_X19Y52         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     5.381 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_36/O
                         net (fo=6, routed)           0.249     5.630    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/alu_operand_b_ex[2]
    SLICE_X18Y57         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     5.728 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.011     5.739    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X18Y57         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     5.935 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[7]
                         net (fo=1, routed)           0.028     5.963    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X18Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.986 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[7]
                         net (fo=1, routed)           0.028     6.014    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X18Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.037 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[7]
                         net (fo=1, routed)           0.028     6.065    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X18Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     6.217 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/O[5]
                         net (fo=19, routed)          1.335     7.552    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[1]_i_4[0]
    SLICE_X11Y47         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     7.729 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_13__0/O
                         net (fo=1, routed)           0.024     7.753    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_0[5]
    SLICE_X11Y47         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[6])
                                                      0.143     7.896 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_3/CO[6]
                         net (fo=4, routed)           0.211     8.107    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_3[0]
    SLICE_X11Y44         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     8.205 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_2__0/O
                         net (fo=12, routed)          0.281     8.486    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_i_3
    SLICE_X12Y45         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     8.586 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[0]_i_1__1/O
                         net (fo=15, routed)          0.335     8.921    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/D[0]
    SLICE_X12Y39         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     9.001 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/xpm_memory_base_inst_i_178/O
                         net (fo=1, routed)           0.193     9.194    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/xpm_memory_base_inst_i_67
    SLICE_X12Y39         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     9.257 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/xpm_memory_base_inst_i_136/O
                         net (fo=13, routed)          0.515     9.772    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X13Y51         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     9.838 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/counter_q[1]_i_3__0/O
                         net (fo=7, routed)           0.470    10.308    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_1
    SLICE_X11Y40         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116    10.424 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__0/O
                         net (fo=11, routed)          0.320    10.744    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0[1]
    SLICE_X11Y38         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113    10.857 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/i_rr_arb/we_q_i_3/O
                         net (fo=70, routed)          0.528    11.385    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_arbiter.index_nodes[2]_22
    SLICE_X11Y48         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148    11.533 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_26/O
                         net (fo=16, routed)          0.651    12.184    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][17]
    SLICE_X8Y43          LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178    12.362 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_52__2/O
                         net (fo=1, routed)           0.011    12.373    i_croc_soc/i_croc/i_addr_decode_periphs/select_q_reg[0]_3[0]
    SLICE_X8Y43          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[6])
                                                      0.267    12.640 f  i_croc_soc/i_croc/i_addr_decode_periphs/select_q_reg[1]_i_6/CO[6]
                         net (fo=3, routed)           0.364    13.004    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q_reg[0]_6[0]
    SLICE_X11Y41         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    13.154 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1/O
                         net (fo=2, routed)           0.108    13.262    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1_n_0
    SLICE_X11Y41         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038    13.300 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_2__2/O
                         net (fo=18, routed)          0.690    13.991    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[2]_i_7__1_0
    SLICE_X11Y30         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066    14.057 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/addr_q[4]_i_8/O
                         net (fo=1, routed)           0.058    14.115    i_croc_soc/i_croc/i_obi_demux/i_counter/s_timer_cmp_hi_reg_reg[4]_0
    SLICE_X11Y30         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147    14.262 f  i_croc_soc/i_croc/i_obi_demux/i_counter/addr_q[4]_i_4/O
                         net (fo=96, routed)          0.221    14.483    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/s_req_reg
    SLICE_X10Y29         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.173    14.656 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/reg_q[dir][3]_i_5/O
                         net (fo=63, routed)          0.366    15.021    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/valid_q_reg_0
    SLICE_X12Y34         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134    15.155 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/w_err_q_i_2/O
                         net (fo=5, routed)           0.206    15.361    i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/status_cnt_q_reg[1]_2
    SLICE_X13Y34         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038    15.399 f  i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/lsu_err_q_i_6/O
                         net (fo=1, routed)           0.049    15.448    i_croc_soc/i_croc/i_obi_demux/lsu_err_q_i_2
    SLICE_X13Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038    15.486 f  i_croc_soc/i_croc/i_obi_demux/lsu_err_q_i_5/O
                         net (fo=3, routed)           0.385    15.871    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/all_sbr_obi_rsp[1][r][err]
    SLICE_X14Y50         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148    16.019 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/g_rf_flops[31].rf_reg_q[31][31]_i_18/O
                         net (fo=2, routed)           0.111    16.130    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_or_pmp_err
    SLICE_X14Y52         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    16.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/g_rf_flops[31].rf_reg_q[31][31]_i_9/O
                         net (fo=33, routed)          0.604    16.773    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_we_lsu
    SLICE_X20Y57         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089    16.862 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[31].rf_reg_q[31][31]_i_3/O
                         net (fo=31, routed)          0.598    17.460    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_we_wb
    SLICE_X24Y62         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151    17.611 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_rf_flops[18].rf_reg_q[18][31]_i_1/O
                         net (fo=32, routed)          1.460    19.070    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][31]_0[0]
    SLICE_X17Y65         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     50.000    50.000 r  
    AD20                 IBUFCTRL                     0.000    50.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    50.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    50.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    51.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.102    52.349    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X17Y65         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][30]/C
                         clock pessimism             -0.650    51.699    
                         clock uncertainty           -0.147    51.552    
    SLICE_X17Y65         FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043    51.509    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][30]
  -------------------------------------------------------------------
                         required time                         51.509    
                         arrival time                         -19.070    
  -------------------------------------------------------------------
                         slack                                 32.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.070ns (25.545%)  route 0.204ns (74.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Net Delay (Source):      1.048ns (routing 0.170ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.185ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     0.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.048     2.295    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
    SLICE_X10Y56         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.365 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[20]/Q
                         net (fo=4, routed)           0.204     2.569    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_addr_q_reg[31][19]
    SLICE_X14Y60         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.278     1.860    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X14Y60         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[20]/C
                         clock pessimism              0.650     2.510    
    SLICE_X14Y60         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     2.565    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_uart/i_apb_uart/iRXFIFOD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[60][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.041ns (33.174%)  route 0.083ns (66.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Net Delay (Source):      0.615ns (routing 0.096ns, distribution 0.519ns)
  Clock Net Delay (Destination): 0.700ns (routing 0.108ns, distribution 0.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.615     1.204    i_croc_soc/i_croc/i_uart/i_apb_uart/clk_out1
    SLICE_X13Y10         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/iRXFIFOD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.245 r  i_croc_soc/i_croc/i_uart/i_apb_uart/iRXFIFOD_reg[3]/Q
                         net (fo=64, routed)          0.083     1.327    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[0][10]_0[3]
    SLICE_X11Y11         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[60][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.700     0.812    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/clk_out1
    SLICE_X11Y11         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[60][3]/C
                         clock pessimism              0.440     1.253    
    SLICE_X11Y11         FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.299    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[60][3]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_router/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_router/rx_bit_index_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.062ns (46.645%)  route 0.071ns (53.355%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Net Delay (Source):      0.631ns (routing 0.096ns, distribution 0.535ns)
  Clock Net Delay (Destination): 0.723ns (routing 0.108ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.631     1.220    u_router/clk_out1
    SLICE_X8Y71          FDCE                                         r  u_router/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.259 r  u_router/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=11, routed)          0.063     1.322    u_router/rx_state[1]
    SLICE_X9Y71          LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.023     1.345 r  u_router/rx_bit_index[2]_i_2/O
                         net (fo=1, routed)           0.008     1.353    u_router/rx_bit_index[2]_i_2_n_0
    SLICE_X9Y71          FDCE                                         r  u_router/rx_bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.723     0.835    u_router/clk_out1
    SLICE_X9Y71          FDCE                                         r  u_router/rx_bit_index_reg[2]/C
                         clock pessimism              0.438     1.274    
    SLICE_X9Y71          FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.321    u_router/rx_bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/iBaudStepD_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/RX_MVF/iCounter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.063ns (63.577%)  route 0.036ns (36.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Net Delay (Source):      0.622ns (routing 0.096ns, distribution 0.526ns)
  Clock Net Delay (Destination): 0.714ns (routing 0.108ns, distribution 0.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.622     1.211    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/clk_out1
    SLICE_X15Y12         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/iBaudStepD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.250 f  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/iBaudStepD_reg/Q
                         net (fo=6, routed)           0.027     1.277    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/RX_MVF/iBaudStepD
    SLICE_X15Y12         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.024     1.301 r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/RX_MVF/iCounter[2]_i_1__1/O
                         net (fo=1, routed)           0.009     1.310    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/RX_MVF/iCounter[2]_i_1__1_n_0
    SLICE_X15Y12         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/RX_MVF/iCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.714     0.826    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/RX_MVF/clk_out1
    SLICE_X15Y12         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/RX_MVF/iCounter_reg[2]/C
                         clock pessimism              0.401     1.227    
    SLICE_X15Y12         FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.274    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RX/RX_MVF/iCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.237%)  route 0.033ns (35.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      0.605ns (routing 0.096ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.108ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.605     1.194    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/clk_out1
    SLICE_X12Y37         FDCE                                         r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.233 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[0]/Q
                         net (fo=3, routed)           0.026     1.259    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[0]_0[0]
    SLICE_X12Y37         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.020     1.279 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q[1]_i_2__1/O
                         net (fo=1, routed)           0.007     1.286    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q[1]_i_2__1_n_0
    SLICE_X12Y37         FDCE                                         r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.691     0.803    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/clk_out1
    SLICE_X12Y37         FDCE                                         r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[1]/C
                         clock pessimism              0.397     1.200    
    SLICE_X12Y37         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.247    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/FSM_sequential_initiator_state_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.053ns (50.730%)  route 0.051ns (49.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Net Delay (Source):      0.608ns (routing 0.096ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.694ns (routing 0.108ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.608     1.197    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/clk_out1
    SLICE_X2Y66          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/FSM_sequential_initiator_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.236 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/FSM_sequential_initiator_state_q_reg[0]/Q
                         net (fo=10, routed)          0.035     1.271    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/Q[0]
    SLICE_X2Y65          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     1.285 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_d_inferred_i_2__0/O
                         net (fo=1, routed)           0.016     1.301    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_d[0]
    SLICE_X2Y65          FDPE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.694     0.806    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X2Y65          FDPE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                         clock pessimism              0.408     1.214    
    SLICE_X2Y65          FDPE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.260    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/iTx2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/iTx2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.474%)  route 0.041ns (43.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Net Delay (Source):      0.614ns (routing 0.096ns, distribution 0.518ns)
  Clock Net Delay (Destination): 0.701ns (routing 0.108ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.614     1.203    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/clk_out1
    SLICE_X14Y14         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/iTx2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.242 r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/iTx2_reg/Q
                         net (fo=2, routed)           0.025     1.267    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/iTx2
    SLICE_X14Y14         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.281 r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/iTx2_i_1/O
                         net (fo=1, routed)           0.016     1.297    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/iTx2_i_1_n_0
    SLICE_X14Y14         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/iTx2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.701     0.813    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/clk_out1
    SLICE_X14Y14         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/iTx2_reg/C
                         clock pessimism              0.396     1.209    
    SLICE_X14Y14         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.255    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/iTx2_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/FSM_onehot_CState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/FSM_onehot_CState_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (62.050%)  route 0.037ns (37.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Net Delay (Source):      0.622ns (routing 0.096ns, distribution 0.526ns)
  Clock Net Delay (Destination): 0.711ns (routing 0.108ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.622     1.211    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/clk_out1
    SLICE_X15Y13         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/FSM_onehot_CState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.250 r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/FSM_onehot_CState_reg[7]/Q
                         net (fo=4, routed)           0.031     1.280    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/FSM_onehot_CState_reg_n_0_[7]
    SLICE_X15Y13         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.021     1.301 r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/FSM_onehot_CState[8]_i_1/O
                         net (fo=1, routed)           0.006     1.307    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/FSM_onehot_CState[8]_i_1_n_0
    SLICE_X15Y13         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/FSM_onehot_CState_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.711     0.823    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/clk_out1
    SLICE_X15Y13         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/FSM_onehot_CState_reg[8]/C
                         clock pessimism              0.394     1.217    
    SLICE_X15Y13         FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.264    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TX/FSM_onehot_CState_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_uart/i_apb_uart/iFECounter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/iFECounter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.242%)  route 0.043ns (44.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Net Delay (Source):      0.615ns (routing 0.096ns, distribution 0.519ns)
  Clock Net Delay (Destination): 0.704ns (routing 0.108ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.615     1.204    i_croc_soc/i_croc/i_uart/i_apb_uart/clk_out1
    SLICE_X10Y15         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/iFECounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.243 r  i_croc_soc/i_croc/i_uart/i_apb_uart/iFECounter_reg[4]/Q
                         net (fo=4, routed)           0.027     1.270    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFECounter_reg[6][4]
    SLICE_X10Y15         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.284 r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFECounter[6]_i_2/O
                         net (fo=1, routed)           0.016     1.300    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF_n_6
    SLICE_X10Y15         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/iFECounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.704     0.816    i_croc_soc/i_croc/i_uart/i_apb_uart/clk_out1
    SLICE_X10Y15         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/iFECounter_reg[6]/C
                         clock pessimism              0.394     1.210    
    SLICE_X10Y15         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.256    i_croc_soc/i_croc/i_uart/i_apb_uart/iFECounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_uart/i_apb_uart/iFECounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/iFECounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.672%)  route 0.044ns (45.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Net Delay (Source):      0.612ns (routing 0.096ns, distribution 0.516ns)
  Clock Net Delay (Destination): 0.700ns (routing 0.108ns, distribution 0.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.612     1.201    i_croc_soc/i_croc/i_uart/i_apb_uart/clk_out1
    SLICE_X10Y15         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/iFECounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.240 r  i_croc_soc/i_croc/i_uart/i_apb_uart/iFECounter_reg[0]/Q
                         net (fo=6, routed)           0.028     1.268    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFECounter_reg[6][0]
    SLICE_X10Y15         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     1.282 r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFECounter[3]_i_1/O
                         net (fo=1, routed)           0.016     1.298    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF_n_9
    SLICE_X10Y15         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/iFECounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.700     0.812    i_croc_soc/i_croc/i_uart/i_apb_uart/clk_out1
    SLICE_X10Y15         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/iFECounter_reg[3]/C
                         clock pessimism              0.395     1.207    
    SLICE_X10Y15         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.253    i_croc_soc/i_croc/i_uart/i_apb_uart/iFECounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         50.000      48.450     RAMB36_X0Y9   i_croc_soc/i_croc/gen_sram_bank[0].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         50.000      48.450     RAMB36_X0Y8   i_croc_soc/i_croc/gen_sram_bank[1].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         50.000      48.501     BUFGCE_X0Y21  i_clkwiz/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         50.000      48.750     MMCM_X0Y0     i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.550         50.000      49.450     SLICE_X7Y18   counter_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         50.000      49.450     SLICE_X7Y16   counter_q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         50.000      49.450     SLICE_X7Y16   counter_q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         50.000      49.450     SLICE_X7Y16   counter_q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         50.000      49.450     SLICE_X7Y17   counter_q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         50.000      49.450     SLICE_X7Y17   counter_q_reg[14]/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         25.000      24.457     RAMB36_X0Y9   i_croc_soc/i_croc/gen_sram_bank[0].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.543         25.000      24.457     RAMB36_X0Y9   i_croc_soc/i_croc/gen_sram_bank[0].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         25.000      24.457     RAMB36_X0Y8   i_croc_soc/i_croc/gen_sram_bank[1].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.543         25.000      24.457     RAMB36_X0Y8   i_croc_soc/i_croc/gen_sram_bank[1].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.275         25.000      24.725     SLICE_X7Y18   counter_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         25.000      24.725     SLICE_X7Y18   counter_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         25.000      24.725     SLICE_X7Y16   counter_q_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         25.000      24.725     SLICE_X7Y16   counter_q_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         25.000      24.725     SLICE_X7Y16   counter_q_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         25.000      24.725     SLICE_X7Y16   counter_q_reg[11]/C
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         25.000      24.457     RAMB36_X0Y9   i_croc_soc/i_croc/gen_sram_bank[0].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         25.000      24.457     RAMB36_X0Y9   i_croc_soc/i_croc/gen_sram_bank[0].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         25.000      24.457     RAMB36_X0Y8   i_croc_soc/i_croc/gen_sram_bank[1].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         25.000      24.457     RAMB36_X0Y8   i_croc_soc/i_croc/gen_sram_bank[1].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
High Pulse Width  Slow    FDCE/C              n/a            0.275         25.000      24.725     SLICE_X7Y18   counter_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         25.000      24.725     SLICE_X7Y18   counter_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         25.000      24.725     SLICE_X7Y16   counter_q_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         25.000      24.725     SLICE_X7Y16   counter_q_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         25.000      24.725     SLICE_X7Y16   counter_q_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         25.000      24.725     SLICE_X7Y16   counter_q_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       46.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.849ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.350ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.373ns (10.938%)  route 3.037ns (89.062%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 52.295 - 50.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.129ns (routing 0.185ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.170ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.129     1.711    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X0Y31          FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     1.810 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.497     2.307    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     2.399 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4482, routed)        1.209     3.608    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n
    SLICE_X3Y58          LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.790 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/reg_q[1]_i_1/O
                         net (fo=35, routed)          1.331     5.121    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/lopt
    SLICE_X14Y23         FDCE                                         f  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     50.000    50.000 r  
    AD20                 IBUFCTRL                     0.000    50.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    50.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    50.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    51.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.048    52.295    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/clk_out1
    SLICE_X14Y23         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/C
                         clock pessimism             -0.604    51.691    
                         clock uncertainty           -0.147    51.543    
    SLICE_X14Y23         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    51.471    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         51.471    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                 46.350    

Slack (MET) :             46.350ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.373ns (10.938%)  route 3.037ns (89.062%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 52.295 - 50.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.129ns (routing 0.185ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.170ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.129     1.711    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X0Y31          FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     1.810 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.497     2.307    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     2.399 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4482, routed)        1.209     3.608    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n
    SLICE_X3Y58          LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.790 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/reg_q[1]_i_1/O
                         net (fo=35, routed)          1.331     5.121    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/lopt
    SLICE_X14Y23         FDCE                                         f  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     50.000    50.000 r  
    AD20                 IBUFCTRL                     0.000    50.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    50.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    50.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    51.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.048    52.295    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/clk_out1
    SLICE_X14Y23         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.604    51.691    
                         clock uncertainty           -0.147    51.543    
    SLICE_X14Y23         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072    51.471    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         51.471    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                 46.350    

Slack (MET) :             46.350ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.373ns (10.938%)  route 3.037ns (89.062%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 52.295 - 50.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.129ns (routing 0.185ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.170ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.129     1.711    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X0Y31          FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     1.810 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.497     2.307    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     2.399 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4482, routed)        1.209     3.608    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n
    SLICE_X3Y58          LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.790 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/reg_q[1]_i_1/O
                         net (fo=35, routed)          1.331     5.121    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/lopt
    SLICE_X14Y23         FDCE                                         f  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     50.000    50.000 r  
    AD20                 IBUFCTRL                     0.000    50.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    50.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    50.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    51.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.048    52.295    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/clk_out1
    SLICE_X14Y23         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/C
                         clock pessimism             -0.604    51.691    
                         clock uncertainty           -0.147    51.543    
    SLICE_X14Y23         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072    51.471    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         51.471    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                 46.350    

Slack (MET) :             46.350ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.373ns (10.938%)  route 3.037ns (89.062%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 52.295 - 50.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.129ns (routing 0.185ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.170ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.129     1.711    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X0Y31          FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     1.810 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.497     2.307    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     2.399 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4482, routed)        1.209     3.608    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n
    SLICE_X3Y58          LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.790 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/reg_q[1]_i_1/O
                         net (fo=35, routed)          1.331     5.121    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/lopt
    SLICE_X14Y23         FDCE                                         f  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     50.000    50.000 r  
    AD20                 IBUFCTRL                     0.000    50.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    50.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    50.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    51.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.048    52.295    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/clk_out1
    SLICE_X14Y23         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.604    51.691    
                         clock uncertainty           -0.147    51.543    
    SLICE_X14Y23         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072    51.471    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         51.471    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                 46.350    

Slack (MET) :             46.576ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.373ns (11.700%)  route 2.815ns (88.300%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 52.299 - 50.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.129ns (routing 0.185ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.170ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.129     1.711    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X0Y31          FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     1.810 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.497     2.307    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     2.399 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4482, routed)        1.209     3.608    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n
    SLICE_X3Y58          LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.790 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/reg_q[1]_i_1/O
                         net (fo=35, routed)          1.109     4.899    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/lopt
    SLICE_X13Y24         FDCE                                         f  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     50.000    50.000 r  
    AD20                 IBUFCTRL                     0.000    50.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    50.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    50.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    51.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.052    52.299    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/clk_out1
    SLICE_X13Y24         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/C
                         clock pessimism             -0.604    51.695    
                         clock uncertainty           -0.147    51.547    
    SLICE_X13Y24         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072    51.475    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         51.475    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 46.576    

Slack (MET) :             46.576ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.373ns (11.700%)  route 2.815ns (88.300%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 52.299 - 50.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.129ns (routing 0.185ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.170ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.129     1.711    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X0Y31          FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     1.810 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.497     2.307    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     2.399 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4482, routed)        1.209     3.608    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n
    SLICE_X3Y58          LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.790 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/reg_q[1]_i_1/O
                         net (fo=35, routed)          1.109     4.899    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/lopt
    SLICE_X13Y24         FDCE                                         f  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     50.000    50.000 r  
    AD20                 IBUFCTRL                     0.000    50.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    50.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    50.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    51.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.052    52.299    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/clk_out1
    SLICE_X13Y24         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.604    51.695    
                         clock uncertainty           -0.147    51.547    
    SLICE_X13Y24         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072    51.475    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         51.475    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 46.576    

Slack (MET) :             46.641ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[3].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.373ns (11.951%)  route 2.748ns (88.049%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 52.297 - 50.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.129ns (routing 0.185ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.170ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.129     1.711    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X0Y31          FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     1.810 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.497     2.307    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     2.399 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4482, routed)        1.209     3.608    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n
    SLICE_X3Y58          LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.790 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/reg_q[1]_i_1/O
                         net (fo=35, routed)          1.042     4.832    i_croc_soc/i_croc/i_gpio/gen_gpios[3].i_sync/lopt
    SLICE_X14Y25         FDCE                                         f  i_croc_soc/i_croc/i_gpio/gen_gpios[3].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     50.000    50.000 r  
    AD20                 IBUFCTRL                     0.000    50.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    50.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    50.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    51.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.050    52.297    i_croc_soc/i_croc/i_gpio/gen_gpios[3].i_sync/clk_out1
    SLICE_X14Y25         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[3].i_sync/reg_q_reg[0]/C
                         clock pessimism             -0.604    51.693    
                         clock uncertainty           -0.147    51.545    
    SLICE_X14Y25         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072    51.473    i_croc_soc/i_croc/i_gpio/gen_gpios[3].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         51.473    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 46.641    

Slack (MET) :             46.641ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[3].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.373ns (11.951%)  route 2.748ns (88.049%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 52.297 - 50.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.129ns (routing 0.185ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.170ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.129     1.711    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X0Y31          FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     1.810 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.497     2.307    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     2.399 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4482, routed)        1.209     3.608    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n
    SLICE_X3Y58          LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.790 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/reg_q[1]_i_1/O
                         net (fo=35, routed)          1.042     4.832    i_croc_soc/i_croc/i_gpio/gen_gpios[3].i_sync/lopt
    SLICE_X14Y25         FDCE                                         f  i_croc_soc/i_croc/i_gpio/gen_gpios[3].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     50.000    50.000 r  
    AD20                 IBUFCTRL                     0.000    50.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    50.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    50.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    51.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.050    52.297    i_croc_soc/i_croc/i_gpio/gen_gpios[3].i_sync/clk_out1
    SLICE_X14Y25         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[3].i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.604    51.693    
                         clock uncertainty           -0.147    51.545    
    SLICE_X14Y25         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    51.473    i_croc_soc/i_croc/i_gpio/gen_gpios[3].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         51.473    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 46.641    

Slack (MET) :             46.718ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.373ns (12.280%)  route 2.664ns (87.720%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 52.290 - 50.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.129ns (routing 0.185ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.170ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.129     1.711    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X0Y31          FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     1.810 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.497     2.307    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     2.399 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4482, routed)        1.209     3.608    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n
    SLICE_X3Y58          LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.790 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/reg_q[1]_i_1/O
                         net (fo=35, routed)          0.958     4.748    i_croc_soc/i_ext_intr_sync/lopt
    SLICE_X12Y53         FDCE                                         f  i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     50.000    50.000 r  
    AD20                 IBUFCTRL                     0.000    50.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    50.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    50.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    51.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.043    52.290    i_croc_soc/i_ext_intr_sync/clk_out1
    SLICE_X12Y53         FDCE                                         r  i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/C
                         clock pessimism             -0.604    51.686    
                         clock uncertainty           -0.147    51.538    
    SLICE_X12Y53         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    51.466    i_croc_soc/i_ext_intr_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         51.466    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                 46.718    

Slack (MET) :             46.718ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_ext_intr_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz rise@50.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.373ns (12.280%)  route 2.664ns (87.720%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 52.290 - 50.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.129ns (routing 0.185ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.170ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.129     1.711    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X0Y31          FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     1.810 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.497     2.307    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     2.399 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4482, routed)        1.209     3.608    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synced_rst_n
    SLICE_X3Y58          LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.790 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/reg_q[1]_i_1/O
                         net (fo=35, routed)          0.958     4.748    i_croc_soc/i_ext_intr_sync/lopt
    SLICE_X12Y53         FDCE                                         f  i_croc_soc/i_ext_intr_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     50.000    50.000 r  
    AD20                 IBUFCTRL                     0.000    50.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    50.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    50.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    51.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.043    52.290    i_croc_soc/i_ext_intr_sync/clk_out1
    SLICE_X12Y53         FDCE                                         r  i_croc_soc/i_ext_intr_sync/reg_q_reg[1]/C
                         clock pessimism             -0.604    51.686    
                         clock uncertainty           -0.147    51.538    
    SLICE_X12Y53         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072    51.466    i_croc_soc/i_ext_intr_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         51.466    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                 46.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.092ns (9.679%)  route 0.859ns (90.321%))
  Logic Levels:           1  (BUFGCTRL=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Net Delay (Source):      0.572ns (routing 0.096ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.705ns (routing 0.108ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.572     1.161    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X0Y31          FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.201 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.246     1.447    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.499 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4482, routed)        0.613     2.112    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[0]_1
    SLICE_X4Y63          FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.705     0.817    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/clk_out1
    SLICE_X4Y63          FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[24]/C
                         clock pessimism              0.465     1.282    
    SLICE_X4Y63          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.262    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[56]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.092ns (9.679%)  route 0.859ns (90.321%))
  Logic Levels:           1  (BUFGCTRL=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Net Delay (Source):      0.572ns (routing 0.096ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.705ns (routing 0.108ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.572     1.161    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X0Y31          FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.201 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.246     1.447    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.499 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4482, routed)        0.613     2.112    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[0]_1
    SLICE_X4Y63          FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[56]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.705     0.817    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/clk_out1
    SLICE_X4Y63          FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[56]/C
                         clock pessimism              0.465     1.282    
    SLICE_X4Y63          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.262    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.092ns (9.509%)  route 0.876ns (90.491%))
  Logic Levels:           1  (BUFGCTRL=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Net Delay (Source):      0.572ns (routing 0.096ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.722ns (routing 0.108ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.572     1.161    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X0Y31          FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.201 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.246     1.447    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.499 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4482, routed)        0.630     2.129    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X10Y70         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.722     0.834    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X10Y70         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][27]/C
                         clock pessimism              0.465     1.299    
    SLICE_X10Y70         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.279    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][27]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.092ns (9.382%)  route 0.889ns (90.618%))
  Logic Levels:           1  (BUFGCTRL=1)
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Net Delay (Source):      0.572ns (routing 0.096ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.735ns (routing 0.108ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.572     1.161    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X0Y31          FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.201 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.246     1.447    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.499 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4482, routed)        0.643     2.142    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[1]_1
    SLICE_X14Y62         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.735     0.847    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/clk_out1
    SLICE_X14Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[22]/C
                         clock pessimism              0.465     1.312    
    SLICE_X14Y62         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.292    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.092ns (9.382%)  route 0.889ns (90.618%))
  Logic Levels:           1  (BUFGCTRL=1)
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Net Delay (Source):      0.572ns (routing 0.096ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.735ns (routing 0.108ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.572     1.161    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X0Y31          FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.201 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.246     1.447    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.499 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4482, routed)        0.643     2.142    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[0]_1
    SLICE_X14Y60         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.735     0.847    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/clk_out1
    SLICE_X14Y60         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[4]/C
                         clock pessimism              0.465     1.312    
    SLICE_X14Y60         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.292    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.092ns (9.382%)  route 0.889ns (90.618%))
  Logic Levels:           1  (BUFGCTRL=1)
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Net Delay (Source):      0.572ns (routing 0.096ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.735ns (routing 0.108ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.572     1.161    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X0Y31          FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.201 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.246     1.447    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.499 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4482, routed)        0.643     2.142    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[0]_1
    SLICE_X14Y61         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.735     0.847    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/clk_out1
    SLICE_X14Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[7]/C
                         clock pessimism              0.465     1.312    
    SLICE_X14Y61         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.292    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mscratch_csr/rdata_q_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.092ns (9.382%)  route 0.889ns (90.618%))
  Logic Levels:           1  (BUFGCTRL=1)
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Net Delay (Source):      0.572ns (routing 0.096ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.735ns (routing 0.108ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.572     1.161    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X0Y31          FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.201 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.246     1.447    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.499 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4482, routed)        0.643     2.142    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mscratch_csr/rdata_q_reg[0]_2
    SLICE_X14Y60         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mscratch_csr/rdata_q_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.735     0.847    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mscratch_csr/clk_out1
    SLICE_X14Y60         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mscratch_csr/rdata_q_reg[20]/C
                         clock pessimism              0.465     1.312    
    SLICE_X14Y60         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.292    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mscratch_csr/rdata_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.092ns (9.382%)  route 0.889ns (90.618%))
  Logic Levels:           1  (BUFGCTRL=1)
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Net Delay (Source):      0.572ns (routing 0.096ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.735ns (routing 0.108ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.572     1.161    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X0Y31          FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.201 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.246     1.447    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.499 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4482, routed)        0.643     2.142    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/g_fifo_regs[2].err_q_reg[2]
    SLICE_X14Y62         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.735     0.847    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X14Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[22]/C
                         clock pessimism              0.465     1.312    
    SLICE_X14Y62         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.292    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.092ns (9.232%)  route 0.905ns (90.768%))
  Logic Levels:           1  (BUFGCTRL=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Net Delay (Source):      0.572ns (routing 0.096ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.108ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.572     1.161    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X0Y31          FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.201 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.246     1.447    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.499 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4482, routed)        0.659     2.158    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X20Y61         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.751     0.863    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X20Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][0]/C
                         clock pessimism              0.465     1.328    
    SLICE_X20Y61         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.308    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][0]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.092ns (9.232%)  route 0.905ns (90.768%))
  Logic Levels:           1  (BUFGCTRL=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Net Delay (Source):      0.572ns (routing 0.096ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.108ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.572     1.161    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X0Y31          FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.201 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.246     1.447    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.499 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4482, routed)        0.659     2.158    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X20Y61         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.751     0.863    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X20Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][11]/C
                         clock pessimism              0.465     1.328    
    SLICE_X20Y61         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.308    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][11]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.850    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_uart_rx
                            (input port)
  Destination:            mcu_usart1_rx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.345ns  (logic 3.956ns (62.355%)  route 2.388ns (37.645%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W26                                               0.000     0.000 r  fpga_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    fpga_uart_rx_IBUF_inst/I
    W26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.663     0.663 r  fpga_uart_rx_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.663    fpga_uart_rx_IBUF_inst/OUT
    W26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.663 r  fpga_uart_rx_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.298     1.961    u_router/fpga_uart_rx_IBUF
    SLICE_X7Y71          LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.169     2.130 r  u_router/mcu_usart1_rx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.090     3.220    mcu_usart1_rx_OBUF
    W12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.125     6.345 r  mcu_usart1_rx_OBUF_inst/O
                         net (fo=0)                   0.000     6.345    mcu_usart1_rx
    W12                                                               r  mcu_usart1_rx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_uart_rx
                            (input port)
  Destination:            mcu_usart1_rx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.675ns  (logic 1.660ns (62.067%)  route 1.015ns (37.933%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W26                                               0.000     0.000 r  fpga_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    fpga_uart_rx_IBUF_inst/I
    W26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.171     0.171 r  fpga_uart_rx_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.171    fpga_uart_rx_IBUF_inst/OUT
    W26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.171 r  fpga_uart_rx_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.494     0.665    u_router/fpga_uart_rx_IBUF
    SLICE_X7Y71          LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.050     0.715 r  u_router/mcu_usart1_rx_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.521     1.236    mcu_usart1_rx_OBUF
    W12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.439     2.675 r  mcu_usart1_rx_OBUF_inst/O
                         net (fo=0)                   0.000     2.675    mcu_usart1_rx
    W12                                                               r  mcu_usart1_rx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            status_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.745ns  (logic 4.403ns (50.345%)  route 4.343ns (49.655%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.297ns
  Clock Net Delay (Source):      1.248ns (routing 0.185ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.248     1.830    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X19Y47         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     1.925 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=18, routed)          0.963     2.887    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[27]
    SLICE_X21Y55         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     3.061 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_55/O
                         net (fo=2, routed)           0.192     3.253    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_55_n_0
    SLICE_X21Y54         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.149     3.402 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_35/O
                         net (fo=1, routed)           0.110     3.512    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_35_n_0
    SLICE_X21Y53         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.148     3.660 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_18/O
                         net (fo=8, routed)           0.751     4.411    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/branch_jump_set_done_q_reg_0
    SLICE_X15Y51         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.082     4.493 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/branch_jump_set_done_q_i_2/O
                         net (fo=4, routed)           0.429     4.922    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/branch_set_raw_q_reg
    SLICE_X12Y50         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     5.069 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/valid_q[1]_i_4/O
                         net (fo=107, routed)         0.134     5.202    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/pc_set
    SLICE_X13Y50         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     5.268 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/fetch_addr_q[31]_i_3/O
                         net (fo=4, routed)           0.122     5.390    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/fetch_addr_q[31]_i_3_n_0
    SLICE_X12Y50         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     5.538 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/counter_q[1]_i_3__3/O
                         net (fo=15, routed)          0.292     5.830    i_croc_soc/i_croc/i_core_wrap/i_ibex/valid_req_q_reg_0
    SLICE_X13Y50         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     5.930 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/status_o_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.167     6.097    i_croc_soc/i_croc/i_core_wrap/i_ibex/status_o_OBUF_inst_i_3_n_0
    SLICE_X12Y50         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.148     6.245 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/status_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.184     7.429    status_o_OBUF
    AF14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.146    10.575 r  status_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.575    status_o
    AF14                                                              r  status_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_router/wd_alarm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mcu_usart1_rx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.420ns  (logic 3.304ns (60.952%)  route 2.116ns (39.048%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.297ns
  Clock Net Delay (Source):      1.224ns (routing 0.185ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.224     1.806    u_router/clk_out1
    SLICE_X15Y23         FDCE                                         r  u_router/wd_alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     1.901 f  u_router/wd_alarm_reg/Q
                         net (fo=6, routed)           1.026     2.928    u_router/wd_alarm
    SLICE_X7Y71          LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084     3.012 r  u_router/mcu_usart1_rx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.090     4.102    mcu_usart1_rx_OBUF
    W12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.125     7.226 r  mcu_usart1_rx_OBUF_inst/O
                         net (fo=0)                   0.000     7.226    mcu_usart1_rx
    W12                                                               r  mcu_usart1_rx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_router/croc_tx_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fpga_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.544ns  (logic 1.047ns (29.549%)  route 2.497ns (70.451%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.297ns
  Clock Net Delay (Source):      1.251ns (routing 0.185ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.298 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     0.554    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.582 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.251     1.833    u_router/clk_out1
    SLICE_X26Y19         FDRE                                         r  u_router/croc_tx_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.929 r  u_router/croc_tx_sync_reg/Q
                         net (fo=9, routed)           0.427     2.355    u_router/croc_tx_sync
    SLICE_X29Y27         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     2.435 r  u_router/fpga_uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.070     4.505    fpga_uart_tx_OBUF
    Y26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.871     5.376 r  fpga_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.376    fpga_uart_tx
    Y26                                                               r  fpga_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_router/stm_tx_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fpga_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.395ns  (logic 0.469ns (33.618%)  route 0.926ns (66.382%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.297ns
  Clock Net Delay (Source):      0.624ns (routing 0.096ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.624     1.213    u_router/clk_out1
    SLICE_X28Y26         FDRE                                         r  u_router/stm_tx_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.251 r  u_router/stm_tx_sync_reg/Q
                         net (fo=11, routed)          0.055     1.306    u_router/stm_tx_sync
    SLICE_X29Y27         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.039     1.345 r  u_router/fpga_uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.871     2.216    fpga_uart_tx_OBUF
    Y26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.392     2.608 r  fpga_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.608    fpga_uart_tx
    Y26                                                               r  fpga_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_router/current_route_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mcu_usart1_rx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.521ns (72.738%)  route 0.570ns (27.262%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.297ns
  Clock Net Delay (Source):      0.634ns (routing 0.096ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.634     1.223    u_router/clk_out1
    SLICE_X7Y71          FDCE                                         r  u_router/current_route_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.264 f  u_router/current_route_reg[1]/Q
                         net (fo=2, routed)           0.049     1.313    u_router/current_route_reg_n_0_[1]
    SLICE_X7Y71          LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.041     1.354 r  u_router/mcu_usart1_rx_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.521     1.875    mcu_usart1_rx_OBUF
    W12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.439     3.313 r  mcu_usart1_rx_OBUF_inst/O
                         net (fo=0)                   0.000     3.313    mcu_usart1_rx
    W12                                                               r  mcu_usart1_rx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            status_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.513ns (69.336%)  route 0.669ns (30.664%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.297ns
  Clock Net Delay (Source):      0.607ns (routing 0.096ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.572    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.589 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.607     1.196    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/clk_out1
    SLICE_X11Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.235 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]/Q
                         net (fo=38, routed)          0.114     1.349    i_croc_soc/i_croc/i_core_wrap/i_ibex/controller_i/ctrl_fsm_cs[1]
    SLICE_X12Y50         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.363 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/status_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.555     1.918    status_o_OBUF
    AF14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.460     3.378 r  status_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.378    status_o
    AF14                                                              r  status_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_uart_rx
                            (input port)
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.992ns  (logic 0.810ns (27.057%)  route 2.182ns (72.943%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        2.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.297ns
  Clock Net Delay (Destination): 1.059ns (routing 0.170ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W26                                               0.000     0.000 r  fpga_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    fpga_uart_rx_IBUF_inst/I
    W26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.663     0.663 r  fpga_uart_rx_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.663    fpga_uart_rx_IBUF_inst/OUT
    W26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.663 r  fpga_uart_rx_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.298     1.961    u_router/fpga_uart_rx_IBUF
    SLICE_X7Y71          LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     2.108 r  u_router/iD[0]_i_1/O
                         net (fo=1, routed)           0.884     2.992    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/uart_rx_i
    SLICE_X14Y17         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     0.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.059     2.306    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/clk_out1
    SLICE_X14Y17         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/C

Slack:                    inf
  Source:                 mcu_usart1_tx
                            (input port)
  Destination:            u_router/stm_tx_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.426ns  (logic 1.311ns (54.046%)  route 1.115ns (45.954%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.297ns
  Clock Net Delay (Destination): 1.077ns (routing 0.170ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  mcu_usart1_tx (IN)
                         net (fo=0)                   0.000     0.000    mcu_usart1_tx_IBUF_inst/I
    AB16                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.311     1.311 r  mcu_usart1_tx_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.311    mcu_usart1_tx_IBUF_inst/OUT
    AB16                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.311 r  mcu_usart1_tx_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.115     2.426    u_router/uart_tx_from_stm
    SLICE_X28Y26         FDRE                                         r  u_router/stm_tx_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     0.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.077     2.324    u_router/clk_out1
    SLICE_X28Y26         FDRE                                         r  u_router/stm_tx_sync_reg/C

Slack:                    inf
  Source:                 fpga_uart_rx
                            (input port)
  Destination:            u_router/rx_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.011ns  (logic 0.663ns (32.938%)  route 1.349ns (67.062%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.297ns
  Clock Net Delay (Destination): 1.055ns (routing 0.170ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W26                                               0.000     0.000 r  fpga_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    fpga_uart_rx_IBUF_inst/I
    W26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.663     0.663 r  fpga_uart_rx_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.663    fpga_uart_rx_IBUF_inst/OUT
    W26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.663 r  fpga_uart_rx_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.349     2.011    u_router/fpga_uart_rx_IBUF
    SLICE_X5Y71          FDRE                                         r  u_router/rx_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     0.995 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.223    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.247 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        1.055     2.302    u_router/clk_out1
    SLICE_X5Y71          FDRE                                         r  u_router/rx_temp_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_uart_rx
                            (input port)
  Destination:            u_router/rx_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.171ns (25.989%)  route 0.488ns (74.011%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.704ns (routing 0.108ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W26                                               0.000     0.000 r  fpga_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    fpga_uart_rx_IBUF_inst/I
    W26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.171     0.171 r  fpga_uart_rx_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.171    fpga_uart_rx_IBUF_inst/OUT
    W26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.171 r  fpga_uart_rx_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.488     0.660    u_router/fpga_uart_rx_IBUF
    SLICE_X5Y71          FDRE                                         r  u_router/rx_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.704     0.816    u_router/clk_out1
    SLICE_X5Y71          FDRE                                         r  u_router/rx_temp_reg/C

Slack:                    inf
  Source:                 fpga_uart_rx
                            (input port)
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.099ns  (logic 0.221ns (20.149%)  route 0.878ns (79.851%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.709ns (routing 0.108ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W26                                               0.000     0.000 r  fpga_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    fpga_uart_rx_IBUF_inst/I
    W26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.171     0.171 r  fpga_uart_rx_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.171    fpga_uart_rx_IBUF_inst/OUT
    W26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.171 r  fpga_uart_rx_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.494     0.665    u_router/fpga_uart_rx_IBUF
    SLICE_X7Y71          LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.050     0.715 r  u_router/iD[0]_i_1/O
                         net (fo=1, routed)           0.384     1.099    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/uart_rx_i
    SLICE_X14Y17         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.709     0.821    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/clk_out1
    SLICE_X14Y17         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/C

Slack:                    inf
  Source:                 mcu_usart1_tx
                            (input port)
  Destination:            u_router/stm_tx_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.829ns (65.131%)  route 0.444ns (34.869%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.712ns (routing 0.108ns, distribution 0.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  mcu_usart1_tx (IN)
                         net (fo=0)                   0.000     0.000    mcu_usart1_tx_IBUF_inst/I
    AB16                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.829     0.829 r  mcu_usart1_tx_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.829    mcu_usart1_tx_IBUF_inst/OUT
    AB16                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.829 r  mcu_usart1_tx_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.444     1.273    u_router/uart_tx_from_stm
    SLICE_X28Y26         FDRE                                         r  u_router/stm_tx_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    i_clkwiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  i_clkwiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.093    i_clkwiz/inst/clk_out1_clk_wiz
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.112 r  i_clkwiz/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=4726, routed)        0.712     0.824    u_router/clk_out1
    SLICE_X28Y26         FDRE                                         r  u_router/stm_tx_sync_reg/C





