Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab -wto 550eb3c5a432405b9324e15c5ef7c990 --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot LocalMemControl_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.LocalMemControl_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "LocalMemControl_tb_time_synth.sdf", for root module "LocalMemControl_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "LocalMemControl_tb_time_synth.sdf", for root module "LocalMemControl_tb/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.networkpackage
Compiling package xil_defaultlib.weightbankpkg
Compiling package xil_defaultlib.convpackage
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.ConvEngineWeightLocalMemory_Read...
Compiling architecture behavioral of entity xil_defaultlib.localmemcontrol_tb
Built simulation snapshot LocalMemControl_tb_time_synth
