$date
	Tue Aug 04 21:05:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " M $end
$var reg 1 # S $end
$var reg 1 $ W $end
$scope module alm1 $end
$var wire 1 ! A $end
$var wire 1 " M $end
$var wire 1 # S $end
$var wire 1 $ W $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1
1"
#2
0"
1$
#3
1"
#4
1!
0"
0$
1#
#5
1"
#6
0!
0"
1$
#7
1!
1"
#8
