Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 24 18:55:35 2025
| Host         : ws11-30 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Processor_timing_summary_routed.rpt -rpx Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: board_clock (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_MEM/wb_out_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID_EX/alu_out_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID_EX/alu_out_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID_EX/alu_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[10]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[11]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[12]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[13]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[14]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MEM_WB/ra_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MEM_WB/ra_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MEM_WB/ra_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MEM_WB/wr_en_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MUXB/Y_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MUXB/Y_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MUXB/Y_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MUXB/Y_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MUXB/Y_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MUXB/Y_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MUXB/Y_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MUXB/Y_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MUXB/Y_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MUXB/Y_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MUXB/Y_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MUXB/Y_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MUXB/Y_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MUXB/Y_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MUXB/Y_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MUXB/Y_reg[9]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: console_display/timing/clock_25Mhz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: console_display/timing/h_sync_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 259 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.900        0.000                      0                 2981        0.061        0.000                      0                 2981        3.750        0.000                       0                   647  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.900        0.000                      0                 2981        0.061        0.000                      0                 2981        3.750        0.000                       0                   647  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 MEM_WB/ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[3][0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.672ns (18.895%)  route 2.884ns (81.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 9.939 - 5.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.552     5.429    MEM_WB/CLK
    SLICE_X30Y58         FDRE                                         r  MEM_WB/ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518     5.947 r  MEM_WB/ra_reg[0]/Q
                         net (fo=13, routed)          1.157     7.104    MEM_WB/reg_file_reg[3][0][0]
    SLICE_X29Y56         LUT4 (Prop_lut4_I1_O)        0.154     7.258 r  MEM_WB/reg_file[3][15]_i_1/O
                         net (fo=16, routed)          1.727     8.985    reg/ra_reg[1]_0[0]
    SLICE_X51Y55         FDRE                                         r  reg/reg_file_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.442     9.939    reg/CLK
    SLICE_X51Y55         FDRE                                         r  reg/reg_file_reg[3][0]/C  (IS_INVERTED)
                         clock pessimism              0.387    10.326    
                         clock uncertainty           -0.035    10.290    
    SLICE_X51Y55         FDRE (Setup_fdre_C_CE)      -0.405     9.885    reg/reg_file_reg[3][0]
  -------------------------------------------------------------------
                         required time                          9.885    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 MEM_WB/ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[3][1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.672ns (18.895%)  route 2.884ns (81.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 9.939 - 5.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.552     5.429    MEM_WB/CLK
    SLICE_X30Y58         FDRE                                         r  MEM_WB/ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518     5.947 r  MEM_WB/ra_reg[0]/Q
                         net (fo=13, routed)          1.157     7.104    MEM_WB/reg_file_reg[3][0][0]
    SLICE_X29Y56         LUT4 (Prop_lut4_I1_O)        0.154     7.258 r  MEM_WB/reg_file[3][15]_i_1/O
                         net (fo=16, routed)          1.727     8.985    reg/ra_reg[1]_0[0]
    SLICE_X51Y55         FDRE                                         r  reg/reg_file_reg[3][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.442     9.939    reg/CLK
    SLICE_X51Y55         FDRE                                         r  reg/reg_file_reg[3][1]/C  (IS_INVERTED)
                         clock pessimism              0.387    10.326    
                         clock uncertainty           -0.035    10.290    
    SLICE_X51Y55         FDRE (Setup_fdre_C_CE)      -0.405     9.885    reg/reg_file_reg[3][1]
  -------------------------------------------------------------------
                         required time                          9.885    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 MEM_WB/ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[3][2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.672ns (18.895%)  route 2.884ns (81.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 9.939 - 5.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.552     5.429    MEM_WB/CLK
    SLICE_X30Y58         FDRE                                         r  MEM_WB/ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518     5.947 r  MEM_WB/ra_reg[0]/Q
                         net (fo=13, routed)          1.157     7.104    MEM_WB/reg_file_reg[3][0][0]
    SLICE_X29Y56         LUT4 (Prop_lut4_I1_O)        0.154     7.258 r  MEM_WB/reg_file[3][15]_i_1/O
                         net (fo=16, routed)          1.727     8.985    reg/ra_reg[1]_0[0]
    SLICE_X51Y55         FDRE                                         r  reg/reg_file_reg[3][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.442     9.939    reg/CLK
    SLICE_X51Y55         FDRE                                         r  reg/reg_file_reg[3][2]/C  (IS_INVERTED)
                         clock pessimism              0.387    10.326    
                         clock uncertainty           -0.035    10.290    
    SLICE_X51Y55         FDRE (Setup_fdre_C_CE)      -0.405     9.885    reg/reg_file_reg[3][2]
  -------------------------------------------------------------------
                         required time                          9.885    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 MEM_WB/ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[3][5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.672ns (18.895%)  route 2.884ns (81.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 9.939 - 5.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.552     5.429    MEM_WB/CLK
    SLICE_X30Y58         FDRE                                         r  MEM_WB/ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518     5.947 r  MEM_WB/ra_reg[0]/Q
                         net (fo=13, routed)          1.157     7.104    MEM_WB/reg_file_reg[3][0][0]
    SLICE_X29Y56         LUT4 (Prop_lut4_I1_O)        0.154     7.258 r  MEM_WB/reg_file[3][15]_i_1/O
                         net (fo=16, routed)          1.727     8.985    reg/ra_reg[1]_0[0]
    SLICE_X51Y55         FDRE                                         r  reg/reg_file_reg[3][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.442     9.939    reg/CLK
    SLICE_X51Y55         FDRE                                         r  reg/reg_file_reg[3][5]/C  (IS_INVERTED)
                         clock pessimism              0.387    10.326    
                         clock uncertainty           -0.035    10.290    
    SLICE_X51Y55         FDRE (Setup_fdre_C_CE)      -0.405     9.885    reg/reg_file_reg[3][5]
  -------------------------------------------------------------------
                         required time                          9.885    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 MEM_WB/ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[3][7]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.672ns (18.895%)  route 2.884ns (81.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 9.939 - 5.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.552     5.429    MEM_WB/CLK
    SLICE_X30Y58         FDRE                                         r  MEM_WB/ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518     5.947 r  MEM_WB/ra_reg[0]/Q
                         net (fo=13, routed)          1.157     7.104    MEM_WB/reg_file_reg[3][0][0]
    SLICE_X29Y56         LUT4 (Prop_lut4_I1_O)        0.154     7.258 r  MEM_WB/reg_file[3][15]_i_1/O
                         net (fo=16, routed)          1.727     8.985    reg/ra_reg[1]_0[0]
    SLICE_X51Y55         FDRE                                         r  reg/reg_file_reg[3][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.442     9.939    reg/CLK
    SLICE_X51Y55         FDRE                                         r  reg/reg_file_reg[3][7]/C  (IS_INVERTED)
                         clock pessimism              0.387    10.326    
                         clock uncertainty           -0.035    10.290    
    SLICE_X51Y55         FDRE (Setup_fdre_C_CE)      -0.405     9.885    reg/reg_file_reg[3][7]
  -------------------------------------------------------------------
                         required time                          9.885    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 MEM_WB/ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[3][12]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.672ns (19.797%)  route 2.723ns (80.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 9.937 - 5.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.552     5.429    MEM_WB/CLK
    SLICE_X30Y58         FDRE                                         r  MEM_WB/ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518     5.947 r  MEM_WB/ra_reg[0]/Q
                         net (fo=13, routed)          1.157     7.104    MEM_WB/reg_file_reg[3][0][0]
    SLICE_X29Y56         LUT4 (Prop_lut4_I1_O)        0.154     7.258 r  MEM_WB/reg_file[3][15]_i_1/O
                         net (fo=16, routed)          1.565     8.824    reg/ra_reg[1]_0[0]
    SLICE_X50Y60         FDRE                                         r  reg/reg_file_reg[3][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.440     9.937    reg/CLK
    SLICE_X50Y60         FDRE                                         r  reg/reg_file_reg[3][12]/C  (IS_INVERTED)
                         clock pessimism              0.387    10.324    
                         clock uncertainty           -0.035    10.288    
    SLICE_X50Y60         FDRE (Setup_fdre_C_CE)      -0.367     9.921    reg/reg_file_reg[3][12]
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 MEM_WB/ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[3][13]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.672ns (19.797%)  route 2.723ns (80.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 9.937 - 5.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.552     5.429    MEM_WB/CLK
    SLICE_X30Y58         FDRE                                         r  MEM_WB/ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518     5.947 r  MEM_WB/ra_reg[0]/Q
                         net (fo=13, routed)          1.157     7.104    MEM_WB/reg_file_reg[3][0][0]
    SLICE_X29Y56         LUT4 (Prop_lut4_I1_O)        0.154     7.258 r  MEM_WB/reg_file[3][15]_i_1/O
                         net (fo=16, routed)          1.565     8.824    reg/ra_reg[1]_0[0]
    SLICE_X50Y60         FDRE                                         r  reg/reg_file_reg[3][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.440     9.937    reg/CLK
    SLICE_X50Y60         FDRE                                         r  reg/reg_file_reg[3][13]/C  (IS_INVERTED)
                         clock pessimism              0.387    10.324    
                         clock uncertainty           -0.035    10.288    
    SLICE_X50Y60         FDRE (Setup_fdre_C_CE)      -0.367     9.921    reg/reg_file_reg[3][13]
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 MEM_WB/ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[3][14]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.672ns (19.797%)  route 2.723ns (80.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 9.937 - 5.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.552     5.429    MEM_WB/CLK
    SLICE_X30Y58         FDRE                                         r  MEM_WB/ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518     5.947 r  MEM_WB/ra_reg[0]/Q
                         net (fo=13, routed)          1.157     7.104    MEM_WB/reg_file_reg[3][0][0]
    SLICE_X29Y56         LUT4 (Prop_lut4_I1_O)        0.154     7.258 r  MEM_WB/reg_file[3][15]_i_1/O
                         net (fo=16, routed)          1.565     8.824    reg/ra_reg[1]_0[0]
    SLICE_X50Y60         FDRE                                         r  reg/reg_file_reg[3][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.440     9.937    reg/CLK
    SLICE_X50Y60         FDRE                                         r  reg/reg_file_reg[3][14]/C  (IS_INVERTED)
                         clock pessimism              0.387    10.324    
                         clock uncertainty           -0.035    10.288    
    SLICE_X50Y60         FDRE (Setup_fdre_C_CE)      -0.367     9.921    reg/reg_file_reg[3][14]
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 MEM_WB/ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[3][4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.672ns (19.797%)  route 2.723ns (80.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 9.937 - 5.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.552     5.429    MEM_WB/CLK
    SLICE_X30Y58         FDRE                                         r  MEM_WB/ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518     5.947 r  MEM_WB/ra_reg[0]/Q
                         net (fo=13, routed)          1.157     7.104    MEM_WB/reg_file_reg[3][0][0]
    SLICE_X29Y56         LUT4 (Prop_lut4_I1_O)        0.154     7.258 r  MEM_WB/reg_file[3][15]_i_1/O
                         net (fo=16, routed)          1.565     8.824    reg/ra_reg[1]_0[0]
    SLICE_X50Y60         FDRE                                         r  reg/reg_file_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.440     9.937    reg/CLK
    SLICE_X50Y60         FDRE                                         r  reg/reg_file_reg[3][4]/C  (IS_INVERTED)
                         clock pessimism              0.387    10.324    
                         clock uncertainty           -0.035    10.288    
    SLICE_X50Y60         FDRE (Setup_fdre_C_CE)      -0.367     9.921    reg/reg_file_reg[3][4]
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 MEM_WB/ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[3][15]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.672ns (20.022%)  route 2.684ns (79.978%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 9.938 - 5.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.552     5.429    MEM_WB/CLK
    SLICE_X30Y58         FDRE                                         r  MEM_WB/ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518     5.947 r  MEM_WB/ra_reg[0]/Q
                         net (fo=13, routed)          1.157     7.104    MEM_WB/reg_file_reg[3][0][0]
    SLICE_X29Y56         LUT4 (Prop_lut4_I1_O)        0.154     7.258 r  MEM_WB/reg_file[3][15]_i_1/O
                         net (fo=16, routed)          1.527     8.785    reg/ra_reg[1]_0[0]
    SLICE_X48Y56         FDRE                                         r  reg/reg_file_reg[3][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.441     9.938    reg/CLK
    SLICE_X48Y56         FDRE                                         r  reg/reg_file_reg[3][15]/C  (IS_INVERTED)
                         clock pessimism              0.387    10.325    
                         clock uncertainty           -0.035    10.289    
    SLICE_X48Y56         FDRE (Setup_fdre_C_CE)      -0.405     9.884    reg/reg_file_reg[3][15]
  -------------------------------------------------------------------
                         required time                          9.884    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  1.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 EX_MEM/alu_result_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.440%)  route 0.233ns (55.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.564     1.825    EX_MEM/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  EX_MEM/alu_result_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.966 r  EX_MEM/alu_result_out_reg[0]/Q
                         net (fo=3, routed)           0.233     2.199    EX_MEM/data_out_reg[15][0]
    SLICE_X39Y53         LUT5 (Prop_lut5_I2_O)        0.045     2.244 r  EX_MEM/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.244    MEM_WB/inst_out_reg[7][0]
    SLICE_X39Y53         FDRE                                         r  MEM_WB/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.829     2.425    MEM_WB/CLK
    SLICE_X39Y53         FDRE                                         r  MEM_WB/data_out_reg[0]/C
                         clock pessimism             -0.334     2.091    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.092     2.183    MEM_WB/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 EX_MEM/mem_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.195%)  route 0.114ns (44.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.562     1.824    EX_MEM/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  EX_MEM/mem_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  EX_MEM/mem_data_reg[13]/Q
                         net (fo=16, routed)          0.114     2.079    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/D
    SLICE_X42Y50         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.832     2.427    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/WCLK
    SLICE_X42Y50         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/SP.LOW/CLK
                         clock pessimism             -0.588     1.840    
    SLICE_X42Y50         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.984    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 EX_MEM/mem_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_3_3/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.562     1.824    EX_MEM/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  EX_MEM/mem_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  EX_MEM/mem_data_reg[3]/Q
                         net (fo=16, routed)          0.120     2.084    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_3_3/D
    SLICE_X30Y50         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_3_3/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.830     2.426    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_3_3/WCLK
    SLICE_X30Y50         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_3_3/SP.LOW/CLK
                         clock pessimism             -0.590     1.837    
    SLICE_X30Y50         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.981    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_3_3/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 EX_MEM/mem_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_6_6/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.563     1.824    EX_MEM/clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  EX_MEM/mem_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  EX_MEM/mem_data_reg[6]/Q
                         net (fo=16, routed)          0.120     2.085    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_6_6/D
    SLICE_X38Y43         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_6_6/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.832     2.427    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_6_6/WCLK
    SLICE_X38Y43         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_6_6/SP.LOW/CLK
                         clock pessimism             -0.590     1.837    
    SLICE_X38Y43         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.981    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_6_6/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/DP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.467%)  route 0.293ns (67.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.562     1.824    EX_MEM/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  EX_MEM/mem_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  EX_MEM/mem_addra_reg[0]/Q
                         net (fo=384, routed)         0.293     2.258    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/A0
    SLICE_X42Y50         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/DP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.832     2.427    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/WCLK
    SLICE_X42Y50         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/DP.HIGH/CLK
                         clock pessimism             -0.588     1.840    
    SLICE_X42Y50         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.150    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/DP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.467%)  route 0.293ns (67.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.562     1.824    EX_MEM/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  EX_MEM/mem_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  EX_MEM/mem_addra_reg[0]/Q
                         net (fo=384, routed)         0.293     2.258    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/A0
    SLICE_X42Y50         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/DP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.832     2.427    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/WCLK
    SLICE_X42Y50         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/DP.LOW/CLK
                         clock pessimism             -0.588     1.840    
    SLICE_X42Y50         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.150    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/SP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.467%)  route 0.293ns (67.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.562     1.824    EX_MEM/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  EX_MEM/mem_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  EX_MEM/mem_addra_reg[0]/Q
                         net (fo=384, routed)         0.293     2.258    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/A0
    SLICE_X42Y50         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/SP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.832     2.427    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/WCLK
    SLICE_X42Y50         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/SP.HIGH/CLK
                         clock pessimism             -0.588     1.840    
    SLICE_X42Y50         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.150    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/SP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.467%)  route 0.293ns (67.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.562     1.824    EX_MEM/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  EX_MEM/mem_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  EX_MEM/mem_addra_reg[0]/Q
                         net (fo=384, routed)         0.293     2.258    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/A0
    SLICE_X42Y50         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/SP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.832     2.427    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/WCLK
    SLICE_X42Y50         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/SP.LOW/CLK
                         clock pessimism             -0.588     1.840    
    SLICE_X42Y50         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.150    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_10_10/DP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.035%)  route 0.313ns (68.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.562     1.824    EX_MEM/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  EX_MEM/mem_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  EX_MEM/mem_addra_reg[0]/Q
                         net (fo=384, routed)         0.313     2.278    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_10_10/A0
    SLICE_X38Y52         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_10_10/DP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.830     2.426    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_10_10/WCLK
    SLICE_X38Y52         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_10_10/DP.HIGH/CLK
                         clock pessimism             -0.568     1.859    
    SLICE_X38Y52         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.169    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_10_10/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_10_10/DP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.035%)  route 0.313ns (68.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.562     1.824    EX_MEM/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  EX_MEM/mem_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  EX_MEM/mem_addra_reg[0]/Q
                         net (fo=384, routed)         0.313     2.278    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_10_10/A0
    SLICE_X38Y52         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_10_10/DP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.830     2.426    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_10_10/WCLK
    SLICE_X38Y52         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_10_10/DP.LOW/CLK
                         clock pessimism             -0.568     1.859    
    SLICE_X38Y52         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.169    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_10_10/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y55   reg/reg_file_reg[7][7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y57   reg/reg_file_reg[7][8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y60   reg/reg_file_reg[7][9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y49   EX_MEM/alu_result_out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y48   EX_MEM/alu_result_out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y48   EX_MEM/alu_result_out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y50   EX_MEM/alu_result_out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y48   EX_MEM/alu_result_out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y49   EX_MEM/alu_result_out_reg[14]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y54   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y54   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y54   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y54   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y53   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_13_13/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y53   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_13_13/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y53   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_13_13/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y53   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_13_13/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y54   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y54   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y53   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_13_13/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y53   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_13_13/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y53   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_13_13/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y53   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_13_13/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y54   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y54   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y54   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y54   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y48   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_5_5/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y48   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_5_5/DP.LOW/CLK



