{
  "name": "core_arch::x86::f16c::_mm256_cvtph_ps",
  "safe": false,
  "callees": {
    "intrinsics::simd::simd_cast": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Numerically casts a vector, elementwise.\n\n `T` and `U` must be vectors of integers or floats, and must have the same length.\n\n When casting floats to integers, the result is truncated. Out-of-bounds result lead to UB.\n When casting integers to floats, the result is rounded.\n Otherwise, truncates or extends the value, maintaining the sign for signed integers.\n\n # Safety\n Casting from integer types is always safe.\n Casting between two float types is also always safe.\n\n Casting floats to integers truncates, following the same rules as `to_int_unchecked`.\n Specifically, each element must:\n * Not be `NaN`\n * Not be infinite\n * Be representable in the return type, after truncating off its fractional part\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::simd::f16x8": [
      "Plain"
    ],
    "core_arch::x86::__m128i": [
      "Plain"
    ],
    "core_arch::x86::__m256": [
      "Plain"
    ]
  },
  "path": 11436,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/f16c.rs:44:1: 49:2",
  "src": "pub fn _mm256_cvtph_ps(a: __m128i) -> __m256 {\n    unsafe {\n        let a: f16x8 = transmute(a);\n        simd_cast(a)\n    }\n}",
  "mir": "fn core_arch::x86::f16c::_mm256_cvtph_ps(_1: core_arch::x86::__m128i) -> core_arch::x86::__m256 {\n    let mut _0: core_arch::x86::__m256;\n    let  _2: core_arch::simd::f16x8;\n    debug a => _1;\n    debug a => _2;\n    bb0: {\n        _2 = _1 as core_arch::simd::f16x8;\n        _0 = intrinsics::simd::simd_cast::<core_arch::simd::f16x8, core_arch::x86::__m256>(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Converts the 8 x 16-bit half-precision float values in the 128-bit vector\n `a` into 8 x 32-bit float values stored in a 256-bit wide vector.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtph_ps)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}