// Seed: 1709047912
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output tri id_2,
    output supply1 module_1,
    output tri id_4,
    input wor id_5,
    input supply1 id_6
);
  assign #(id_6) id_2 = {id_5 == 1, 'b0};
  wire [-1 'b0 : 1] id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
  wire id_9;
endmodule
