Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aa8403436e8e4ff49a2c0ebfd93f24ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_unidad_control_behav xil_defaultlib.tb_unidad_control -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.unidad_control [unidad_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_unidad_control
Built simulation snapshot tb_unidad_control_behav
