Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 30 14:04:26 2021
| Host         : DESKTOP-KNQBTDF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wrapper_system_control_sets_placed.rpt
| Design       : wrapper_system
| Device       : xc7z007s
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              40 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------+------------------+------------------+----------------+--------------+
|     Clock Signal    |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+-------------------+------------------+------------------+----------------+--------------+
|  CUT2/CUT3/CLK      |                   | rst_IBUF         |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG      | CUT1/count_out_20 | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG      | CUT1/count_out_30 | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG      | CUT1/count_out_40 | rst_IBUF         |                1 |              4 |         4.00 |
|  CUT3/clk_div_reg_0 |                   | rst_IBUF         |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG      |                   | rst_IBUF         |                6 |             21 |         3.50 |
+---------------------+-------------------+------------------+------------------+----------------+--------------+


