Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May  6 14:07:24 2025
| Host         : LAPTOP-6I7OJEUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    24          
TIMING-18  Warning           Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: c0/clk_div_reg[17]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.079        0.000                      0                   46        0.139        0.000                      0                   46        4.600        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHZ  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHZ           7.079        0.000                      0                   46        0.139        0.000                      0                   46        4.600        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk100MHZ                   
(none)                      clk100MHZ     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHZ
  To Clock:  clk100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        7.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 c0/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.787ns (26.800%)  route 2.150ns (73.200%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 14.461 - 10.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.392     4.821    c0/CLK
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     5.090 r  c0/clk_div_reg[17]/Q
                         net (fo=9, routed)           0.625     5.715    clk_div[17]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     5.835 r  clk_div_BUFG[17]_inst/O
                         net (fo=25, routed)          1.525     7.360    c0/clk_div_reg[18]_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.398     7.758 r  c0/clk_div_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.758    c0/clk_div_reg[16]_i_1_n_5
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.281    14.461    c0/CLK
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[18]/C
                         clock pessimism              0.360    14.821    
                         clock uncertainty           -0.035    14.786    
    SLICE_X55Y148        FDRE (Setup_fdre_C_D)        0.051    14.837    c0/clk_div_reg[18]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  7.079    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 c0/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.575ns (21.104%)  route 2.150ns (78.896%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 14.461 - 10.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.392     4.821    c0/CLK
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     5.090 r  c0/clk_div_reg[17]/Q
                         net (fo=9, routed)           0.625     5.715    clk_div[17]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     5.835 r  clk_div_BUFG[17]_inst/O
                         net (fo=25, routed)          1.525     7.360    c0/clk_div_reg[18]_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.186     7.546 r  c0/clk_div_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.546    c0/clk_div_reg[16]_i_1_n_6
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.281    14.461    c0/CLK
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[17]/C
                         clock pessimism              0.360    14.821    
                         clock uncertainty           -0.035    14.786    
    SLICE_X55Y148        FDRE (Setup_fdre_C_D)        0.051    14.837    c0/clk_div_reg[17]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 RegC/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegA/OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.424ns (18.252%)  route 1.899ns (81.748%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.393     4.822    RegC/CLK
    SLICE_X50Y143        FDRE                                         r  RegC/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y143        FDRE (Prop_fdre_C_Q)         0.308     5.130 r  RegC/OUT_reg[1]/Q
                         net (fo=3, routed)           0.694     5.824    RegC/Q[1]
    SLICE_X52Y143        LUT6 (Prop_lut6_I3_O)        0.053     5.877 r  RegC/OUT[1]_i_2/O
                         net (fo=3, routed)           0.771     6.648    RegA/OUT_reg[1]_0
    SLICE_X53Y145        LUT5 (Prop_lut5_I4_O)        0.063     6.711 r  RegA/OUT[1]_i_1__0/O
                         net (fo=1, routed)           0.434     7.145    RegA/A_IN[1]
    SLICE_X53Y145        FDRE                                         r  RegA/OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.282    14.462    RegA/CLK
    SLICE_X53Y145        FDRE                                         r  RegA/OUT_reg[1]/C
                         clock pessimism              0.338    14.800    
                         clock uncertainty           -0.035    14.765    
    SLICE_X53Y145        FDRE (Setup_fdre_C_D)       -0.132    14.633    RegA/OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             8.077ns  (required time - arrival time)
  Source:                 RegB/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegC/OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.428ns (22.051%)  route 1.513ns (77.949%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.393     4.822    RegB/CLK
    SLICE_X51Y145        FDRE                                         r  RegB/OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y145        FDRE (Prop_fdre_C_Q)         0.269     5.091 r  RegB/OUT_reg[2]/Q
                         net (fo=8, routed)           0.477     5.568    RegC/OUT_reg[3]_1[1]
    SLICE_X52Y145        LUT6 (Prop_lut6_I4_O)        0.053     5.621 r  RegC/OUT[2]_i_2__0/O
                         net (fo=3, routed)           0.565     6.187    RegA/OUT_reg[2]_1
    SLICE_X51Y145        LUT6 (Prop_lut6_I1_O)        0.053     6.240 r  RegA/OUT[2]_i_2/O
                         net (fo=1, routed)           0.471     6.710    RegA/OUT[2]_i_2_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.053     6.763 r  RegA/OUT[2]_i_1__1/O
                         net (fo=1, routed)           0.000     6.763    RegC/D[2]
    SLICE_X50Y145        FDRE                                         r  RegC/OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.282    14.462    RegC/CLK
    SLICE_X50Y145        FDRE                                         r  RegC/OUT_reg[2]/C
                         clock pessimism              0.342    14.804    
                         clock uncertainty           -0.035    14.769    
    SLICE_X50Y145        FDRE (Setup_fdre_C_D)        0.071    14.840    RegC/OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -6.763    
  -------------------------------------------------------------------
                         slack                                  8.077    

Slack (MET) :             8.186ns  (required time - arrival time)
  Source:                 RegC/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegB/OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.414ns (23.111%)  route 1.377ns (76.889%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.393     4.822    RegC/CLK
    SLICE_X50Y143        FDRE                                         r  RegC/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y143        FDRE (Prop_fdre_C_Q)         0.308     5.130 r  RegC/OUT_reg[1]/Q
                         net (fo=3, routed)           0.694     5.824    RegC/Q[1]
    SLICE_X52Y143        LUT6 (Prop_lut6_I3_O)        0.053     5.877 r  RegC/OUT[1]_i_2/O
                         net (fo=3, routed)           0.684     6.561    RegB/OUT_reg[1]_0
    SLICE_X51Y145        LUT5 (Prop_lut5_I4_O)        0.053     6.614 r  RegB/OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     6.614    RegB/B_IN[1]
    SLICE_X51Y145        FDRE                                         r  RegB/OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.282    14.462    RegB/CLK
    SLICE_X51Y145        FDRE                                         r  RegB/OUT_reg[1]/C
                         clock pessimism              0.338    14.800    
                         clock uncertainty           -0.035    14.765    
    SLICE_X51Y145        FDRE (Setup_fdre_C_D)        0.035    14.800    RegB/OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                  8.186    

Slack (MET) :             8.361ns  (required time - arrival time)
  Source:                 RegC/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegC/OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.414ns (24.725%)  route 1.260ns (75.275%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.393     4.822    RegC/CLK
    SLICE_X50Y143        FDRE                                         r  RegC/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y143        FDRE (Prop_fdre_C_Q)         0.308     5.130 r  RegC/OUT_reg[1]/Q
                         net (fo=3, routed)           0.694     5.824    RegC/Q[1]
    SLICE_X52Y143        LUT6 (Prop_lut6_I3_O)        0.053     5.877 r  RegC/OUT[1]_i_2/O
                         net (fo=3, routed)           0.567     6.444    RegA/OUT_reg[1]_0
    SLICE_X50Y143        LUT6 (Prop_lut6_I0_O)        0.053     6.497 r  RegA/OUT[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.497    RegC/D[1]
    SLICE_X50Y143        FDRE                                         r  RegC/OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.282    14.462    RegC/CLK
    SLICE_X50Y143        FDRE                                         r  RegC/OUT_reg[1]/C
                         clock pessimism              0.360    14.822    
                         clock uncertainty           -0.035    14.787    
    SLICE_X50Y143        FDRE (Setup_fdre_C_D)        0.071    14.858    RegC/OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -6.497    
  -------------------------------------------------------------------
                         slack                                  8.361    

Slack (MET) :             8.461ns  (required time - arrival time)
  Source:                 RegB/OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegC/OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.428ns (27.488%)  route 1.129ns (72.512%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.393     4.822    RegB/CLK
    SLICE_X51Y146        FDRE                                         r  RegB/OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     5.091 r  RegB/OUT_reg[3]/Q
                         net (fo=6, routed)           0.496     5.587    RegC/OUT_reg[3]_1[2]
    SLICE_X51Y146        LUT6 (Prop_lut6_I4_O)        0.053     5.640 r  RegC/OUT[3]_i_3__0/O
                         net (fo=3, routed)           0.495     6.135    RegB/OUT_reg[3]_1
    SLICE_X50Y146        LUT6 (Prop_lut6_I1_O)        0.053     6.188 r  RegB/OUT[3]_i_3/O
                         net (fo=1, routed)           0.138     6.326    RegB/OUT[3]_i_3_n_0
    SLICE_X50Y146        LUT6 (Prop_lut6_I5_O)        0.053     6.379 r  RegB/OUT[3]_i_1__1/O
                         net (fo=1, routed)           0.000     6.379    RegC/D[3]
    SLICE_X50Y146        FDRE                                         r  RegC/OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.282    14.462    RegC/CLK
    SLICE_X50Y146        FDRE                                         r  RegC/OUT_reg[3]/C
                         clock pessimism              0.342    14.804    
                         clock uncertainty           -0.035    14.769    
    SLICE_X50Y146        FDRE (Setup_fdre_C_D)        0.071    14.840    RegC/OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -6.379    
  -------------------------------------------------------------------
                         slack                                  8.461    

Slack (MET) :             8.512ns  (required time - arrival time)
  Source:                 RegB/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegC/OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.375ns (25.582%)  route 1.091ns (74.418%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.393     4.822    RegB/CLK
    SLICE_X52Y145        FDRE                                         r  RegB/OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.269     5.091 r  RegB/OUT_reg[0]/Q
                         net (fo=10, routed)          0.621     5.712    RegA/SEGMENT_OBUF[6]_inst_i_4_0[0]
    SLICE_X52Y143        LUT5 (Prop_lut5_I1_O)        0.053     5.765 r  RegA/OUT[0]_i_2/O
                         net (fo=2, routed)           0.470     6.235    RegA/I1[0]
    SLICE_X52Y143        LUT6 (Prop_lut6_I0_O)        0.053     6.288 r  RegA/OUT[0]_i_1__1/O
                         net (fo=1, routed)           0.000     6.288    RegC/D[0]
    SLICE_X52Y143        FDRE                                         r  RegC/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.282    14.462    RegC/CLK
    SLICE_X52Y143        FDRE                                         r  RegC/OUT_reg[0]/C
                         clock pessimism              0.338    14.800    
                         clock uncertainty           -0.035    14.765    
    SLICE_X52Y143        FDRE (Setup_fdre_C_D)        0.035    14.800    RegC/OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  8.512    

Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 RegB/OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegB/OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.375ns (25.632%)  route 1.088ns (74.368%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.393     4.822    RegB/CLK
    SLICE_X51Y146        FDRE                                         r  RegB/OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     5.091 r  RegB/OUT_reg[3]/Q
                         net (fo=6, routed)           0.496     5.587    RegC/OUT_reg[3]_1[2]
    SLICE_X51Y146        LUT6 (Prop_lut6_I4_O)        0.053     5.640 r  RegC/OUT[3]_i_3__0/O
                         net (fo=3, routed)           0.592     6.232    RegB/OUT_reg[3]_1
    SLICE_X51Y146        LUT6 (Prop_lut6_I5_O)        0.053     6.285 r  RegB/OUT[3]_i_1/O
                         net (fo=1, routed)           0.000     6.285    RegB/B_IN[3]
    SLICE_X51Y146        FDRE                                         r  RegB/OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.282    14.462    RegB/CLK
    SLICE_X51Y146        FDRE                                         r  RegB/OUT_reg[3]/C
                         clock pessimism              0.360    14.822    
                         clock uncertainty           -0.035    14.787    
    SLICE_X51Y146        FDRE (Setup_fdre_C_D)        0.035    14.822    RegB/OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  8.537    

Slack (MET) :             8.646ns  (required time - arrival time)
  Source:                 c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.975ns (72.302%)  route 0.374ns (27.698%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 14.461 - 10.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.391     4.820    c0/CLK
    SLICE_X55Y144        FDRE                                         r  c0/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y144        FDRE (Prop_fdre_C_Q)         0.269     5.089 r  c0/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.374     5.463    c0/clk_div_reg_n_0_[1]
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     5.840 r  c0/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.840    c0/clk_div_reg[0]_i_1_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.898 r  c0/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.898    c0/clk_div_reg[4]_i_1_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.956 r  c0/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.956    c0/clk_div_reg[8]_i_1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.169 r  c0/clk_div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.169    c0/clk_div_reg[12]_i_1_n_6
    SLICE_X55Y147        FDRE                                         r  c0/clk_div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.281    14.461    c0/CLK
    SLICE_X55Y147        FDRE                                         r  c0/clk_div_reg[13]/C
                         clock pessimism              0.338    14.799    
                         clock uncertainty           -0.035    14.764    
    SLICE_X55Y147        FDRE (Setup_fdre_C_D)        0.051    14.815    c0/clk_div_reg[13]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  8.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 LA/old_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LA/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.171ns (75.627%)  route 0.055ns (24.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.541     1.787    LA/CLK
    SLICE_X54Y144        FDRE                                         r  LA/old_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y144        FDRE (Prop_fdre_C_Q)         0.107     1.894 f  LA/old_btn_reg/Q
                         net (fo=1, routed)           0.055     1.949    LA/p0/old_btn
    SLICE_X54Y144        LUT2 (Prop_lut2_I1_O)        0.064     2.013 r  LA/p0/Load_out_i_1/O
                         net (fo=1, routed)           0.000     2.013    LA/p0_n_1
    SLICE_X54Y144        FDRE                                         r  LA/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.740     2.225    LA/CLK
    SLICE_X54Y144        FDRE                                         r  LA/Load_out_reg/C
                         clock pessimism             -0.438     1.787    
    SLICE_X54Y144        FDRE (Hold_fdre_C_D)         0.087     1.874    LA/Load_out_reg
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 LB/old_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LB/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.157ns (74.772%)  route 0.053ns (25.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.543     1.789    LB/CLK
    SLICE_X53Y144        FDRE                                         r  LB/old_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y144        FDRE (Prop_fdre_C_Q)         0.091     1.880 f  LB/old_btn_reg/Q
                         net (fo=1, routed)           0.053     1.933    LB/p0/old_btn
    SLICE_X53Y144        LUT2 (Prop_lut2_I1_O)        0.066     1.999 r  LB/p0/Load_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.999    LB/p0_n_1
    SLICE_X53Y144        FDRE                                         r  LB/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.742     2.227    LB/CLK
    SLICE_X53Y144        FDRE                                         r  LB/Load_out_reg/C
                         clock pessimism             -0.438     1.789    
    SLICE_X53Y144        FDRE (Hold_fdre_C_D)         0.060     1.849    LB/Load_out_reg
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 RegA/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegA/OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.157ns (64.940%)  route 0.085ns (35.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.543     1.789    RegA/CLK
    SLICE_X53Y145        FDRE                                         r  RegA/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDRE (Prop_fdre_C_Q)         0.091     1.880 r  RegA/OUT_reg[1]/Q
                         net (fo=9, routed)           0.085     1.965    RegA/Q[1]
    SLICE_X53Y145        LUT6 (Prop_lut6_I2_O)        0.066     2.031 r  RegA/OUT[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.031    RegA/A_IN[2]
    SLICE_X53Y145        FDRE                                         r  RegA/OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.742     2.227    RegA/CLK
    SLICE_X53Y145        FDRE                                         r  RegA/OUT_reg[2]/C
                         clock pessimism             -0.438     1.789    
    SLICE_X53Y145        FDRE (Hold_fdre_C_D)         0.060     1.849    RegA/OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 c0/clk_div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.168%)  route 0.099ns (35.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.541     1.787    c0/CLK
    SLICE_X55Y146        FDRE                                         r  c0/clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.887 r  c0/clk_div_reg[11]/Q
                         net (fo=1, routed)           0.099     1.986    c0/clk_div_reg_n_0_[11]
    SLICE_X55Y146        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.063 r  c0/clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.063    c0/clk_div_reg[8]_i_1_n_4
    SLICE_X55Y146        FDRE                                         r  c0/clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.740     2.225    c0/CLK
    SLICE_X55Y146        FDRE                                         r  c0/clk_div_reg[11]/C
                         clock pessimism             -0.438     1.787    
    SLICE_X55Y146        FDRE (Hold_fdre_C_D)         0.071     1.858    c0/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 c0/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.168%)  route 0.099ns (35.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.542     1.788    c0/CLK
    SLICE_X55Y147        FDRE                                         r  c0/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y147        FDRE (Prop_fdre_C_Q)         0.100     1.888 r  c0/clk_div_reg[15]/Q
                         net (fo=1, routed)           0.099     1.987    c0/clk_div_reg_n_0_[15]
    SLICE_X55Y147        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.064 r  c0/clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.064    c0/clk_div_reg[12]_i_1_n_4
    SLICE_X55Y147        FDRE                                         r  c0/clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.741     2.226    c0/CLK
    SLICE_X55Y147        FDRE                                         r  c0/clk_div_reg[15]/C
                         clock pessimism             -0.438     1.788    
    SLICE_X55Y147        FDRE (Hold_fdre_C_D)         0.071     1.859    c0/clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 c0/clk_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.168%)  route 0.099ns (35.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.541     1.787    c0/CLK
    SLICE_X55Y144        FDRE                                         r  c0/clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y144        FDRE (Prop_fdre_C_Q)         0.100     1.887 r  c0/clk_div_reg[3]/Q
                         net (fo=1, routed)           0.099     1.986    c0/clk_div_reg_n_0_[3]
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.063 r  c0/clk_div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.063    c0/clk_div_reg[0]_i_1_n_4
    SLICE_X55Y144        FDRE                                         r  c0/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.740     2.225    c0/CLK
    SLICE_X55Y144        FDRE                                         r  c0/clk_div_reg[3]/C
                         clock pessimism             -0.438     1.787    
    SLICE_X55Y144        FDRE (Hold_fdre_C_D)         0.071     1.858    c0/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 c0/clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.168%)  route 0.099ns (35.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.541     1.787    c0/CLK
    SLICE_X55Y145        FDRE                                         r  c0/clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.100     1.887 r  c0/clk_div_reg[7]/Q
                         net (fo=1, routed)           0.099     1.986    c0/clk_div_reg_n_0_[7]
    SLICE_X55Y145        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.063 r  c0/clk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.063    c0/clk_div_reg[4]_i_1_n_4
    SLICE_X55Y145        FDRE                                         r  c0/clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.740     2.225    c0/CLK
    SLICE_X55Y145        FDRE                                         r  c0/clk_div_reg[7]/C
                         clock pessimism             -0.438     1.787    
    SLICE_X55Y145        FDRE (Hold_fdre_C_D)         0.071     1.858    c0/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 LC/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegC/OUT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.118ns (47.405%)  route 0.131ns (52.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.541     1.787    LC/CLK
    SLICE_X54Y144        FDRE                                         r  LC/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y144        FDRE (Prop_fdre_C_Q)         0.118     1.905 r  LC/Load_out_reg/Q
                         net (fo=4, routed)           0.131     2.036    RegC/E[0]
    SLICE_X52Y143        FDRE                                         r  RegC/OUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.742     2.227    RegC/CLK
    SLICE_X52Y143        FDRE                                         r  RegC/OUT_reg[0]/C
                         clock pessimism             -0.407     1.820    
    SLICE_X52Y143        FDRE (Hold_fdre_C_CE)        0.010     1.830    RegC/OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 c0/clk_div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.931%)  route 0.099ns (35.069%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.542     1.788    c0/CLK
    SLICE_X55Y147        FDRE                                         r  c0/clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y147        FDRE (Prop_fdre_C_Q)         0.100     1.888 r  c0/clk_div_reg[12]/Q
                         net (fo=1, routed)           0.099     1.987    c0/clk_div_reg_n_0_[12]
    SLICE_X55Y147        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.070 r  c0/clk_div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.070    c0/clk_div_reg[12]_i_1_n_7
    SLICE_X55Y147        FDRE                                         r  c0/clk_div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.741     2.226    c0/CLK
    SLICE_X55Y147        FDRE                                         r  c0/clk_div_reg[12]/C
                         clock pessimism             -0.438     1.788    
    SLICE_X55Y147        FDRE (Hold_fdre_C_D)         0.071     1.859    c0/clk_div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 c0/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.931%)  route 0.099ns (35.069%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.542     1.788    c0/CLK
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.100     1.888 r  c0/clk_div_reg[16]/Q
                         net (fo=1, routed)           0.099     1.987    c0/clk_div_reg_n_0_[16]
    SLICE_X55Y148        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.070 r  c0/clk_div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.070    c0/clk_div_reg[16]_i_1_n_7
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.741     2.226    c0/CLK
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[16]/C
                         clock pessimism             -0.438     1.788    
    SLICE_X55Y148        FDRE (Hold_fdre_C_D)         0.071     1.859    c0/clk_div_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X54Y144  LA/old_btn_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X53Y144  LB/old_btn_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X54Y144  LC/old_btn_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X53Y145  RegA/OUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X54Y144  LA/Load_out_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X53Y144  LB/Load_out_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X54Y144  LC/Load_out_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X53Y145  RegA/OUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X53Y145  RegA/OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X54Y144  LA/old_btn_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X54Y144  LA/old_btn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X53Y144  LB/old_btn_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X53Y144  LB/old_btn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X54Y144  LC/old_btn_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X54Y144  LC/old_btn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X53Y145  RegA/OUT_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X53Y145  RegA/OUT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X54Y144  LA/Load_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X54Y144  LA/Load_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X54Y144  LA/Load_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X54Y144  LA/Load_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X54Y144  LA/old_btn_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X54Y144  LA/old_btn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X53Y144  LB/Load_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X53Y144  LB/Load_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X53Y144  LB/old_btn_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X53Y144  LB/old_btn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X54Y144  LC/Load_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X54Y144  LC/Load_out_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.686ns  (logic 4.382ns (27.938%)  route 11.303ns (72.062%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  SW_IBUF[7]_inst/O
                         net (fo=9, routed)           4.448     5.298    RegA/SW_IBUF[3]
    SLICE_X52Y145        LUT5 (Prop_lut5_I4_O)        0.053     5.351 r  RegA/SEGMENT_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.408     5.759    RegA/I1[2]
    SLICE_X51Y145        LUT6 (Prop_lut6_I2_O)        0.053     5.812 r  RegA/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.761     6.573    RegA/D0/s8[2]
    SLICE_X50Y139        LUT4 (Prop_lut4_I0_O)        0.053     6.626 r  RegA/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.686    12.312    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.373    15.686 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.686    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.336ns  (logic 4.491ns (29.284%)  route 10.845ns (70.716%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  SW_IBUF[7]_inst/O
                         net (fo=9, routed)           4.448     5.298    RegA/SW_IBUF[3]
    SLICE_X52Y145        LUT5 (Prop_lut5_I4_O)        0.053     5.351 r  RegA/SEGMENT_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.408     5.759    RegA/I1[2]
    SLICE_X51Y145        LUT6 (Prop_lut6_I2_O)        0.053     5.812 r  RegA/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.636     6.448    RegA/D0/s8[2]
    SLICE_X50Y139        LUT4 (Prop_lut4_I2_O)        0.067     6.515 r  RegA/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.353    11.868    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.468    15.336 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.336    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.312ns  (logic 4.360ns (28.471%)  route 10.953ns (71.529%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  SW_IBUF[7]_inst/O
                         net (fo=9, routed)           4.448     5.298    RegA/SW_IBUF[3]
    SLICE_X52Y145        LUT5 (Prop_lut5_I4_O)        0.053     5.351 r  RegA/SEGMENT_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.408     5.759    RegA/I1[2]
    SLICE_X51Y145        LUT6 (Prop_lut6_I2_O)        0.053     5.812 r  RegA/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.748     6.560    RegA/D0/s8[2]
    SLICE_X50Y139        LUT4 (Prop_lut4_I3_O)        0.053     6.613 r  RegA/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.348    11.962    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.351    15.312 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.312    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.161ns  (logic 4.518ns (29.802%)  route 10.643ns (70.198%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  SW_IBUF[7]_inst/O
                         net (fo=9, routed)           4.448     5.298    RegA/SW_IBUF[3]
    SLICE_X52Y145        LUT5 (Prop_lut5_I4_O)        0.053     5.351 r  RegA/SEGMENT_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.408     5.759    RegA/I1[2]
    SLICE_X51Y145        LUT6 (Prop_lut6_I2_O)        0.053     5.812 r  RegA/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.634     6.446    RegA/D0/s8[2]
    SLICE_X50Y139        LUT4 (Prop_lut4_I0_O)        0.065     6.511 r  RegA/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.153    11.664    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.497    15.161 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.161    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.127ns  (logic 4.386ns (28.994%)  route 10.741ns (71.006%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  SW_IBUF[7]_inst/O
                         net (fo=9, routed)           4.448     5.298    RegA/SW_IBUF[3]
    SLICE_X52Y145        LUT5 (Prop_lut5_I4_O)        0.053     5.351 r  RegA/SEGMENT_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.408     5.759    RegA/I1[2]
    SLICE_X51Y145        LUT6 (Prop_lut6_I2_O)        0.053     5.812 r  RegA/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.636     6.448    RegA/D0/s8[2]
    SLICE_X50Y139        LUT4 (Prop_lut4_I1_O)        0.053     6.501 r  RegA/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.249    11.750    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.377    15.127 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.127    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.846ns  (logic 4.507ns (30.355%)  route 10.340ns (69.645%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  SW_IBUF[7]_inst/O
                         net (fo=9, routed)           4.448     5.298    RegA/SW_IBUF[3]
    SLICE_X52Y145        LUT5 (Prop_lut5_I4_O)        0.053     5.351 r  RegA/SEGMENT_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.408     5.759    RegA/I1[2]
    SLICE_X51Y145        LUT6 (Prop_lut6_I2_O)        0.053     5.812 r  RegA/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.748     6.560    RegA/D0/s8[2]
    SLICE_X50Y139        LUT4 (Prop_lut4_I1_O)        0.063     6.623 r  RegA/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.735    11.359    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.487    14.846 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.846    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.069ns  (logic 4.368ns (31.046%)  route 9.701ns (68.954%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  SW_IBUF[7]_inst/O
                         net (fo=9, routed)           4.448     5.298    RegA/SW_IBUF[3]
    SLICE_X52Y145        LUT5 (Prop_lut5_I4_O)        0.053     5.351 r  RegA/SEGMENT_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.408     5.759    RegA/I1[2]
    SLICE_X51Y145        LUT6 (Prop_lut6_I2_O)        0.053     5.812 r  RegA/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.634     6.446    RegA/D0/s8[2]
    SLICE_X50Y139        LUT4 (Prop_lut4_I1_O)        0.053     6.499 r  RegA/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.211    10.710    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.359    14.069 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.069    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            LB/p0/pbreg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.845ns  (logic 1.011ns (14.774%)  route 5.833ns (85.226%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    V19                  IBUF (Prop_ibuf_I_O)         0.724     0.724 r  BTN_IBUF[2]_inst/O
                         net (fo=3, routed)           4.855     5.579    LB/p0/D[0]
    SLICE_X56Y146        LUT4 (Prop_lut4_I2_O)        0.064     5.643 r  LB/p0/pbreg_i_4__0/O
                         net (fo=1, routed)           0.676     6.319    LB/p0/pbreg_i_4__0_n_0
    SLICE_X53Y146        LUT6 (Prop_lut6_I1_O)        0.170     6.489 r  LB/p0/pbreg_i_2__0/O
                         net (fo=1, routed)           0.302     6.792    LB/p0/pbreg_i_2__0_n_0
    SLICE_X53Y146        LUT6 (Prop_lut6_I0_O)        0.053     6.845 r  LB/p0/pbreg_i_1__0/O
                         net (fo=1, routed)           0.000     6.845    LB/p0/pbreg_i_1__0_n_0
    SLICE_X53Y146        FDRE                                         r  LB/p0/pbreg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            LC/p0/pbreg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.568ns  (logic 1.000ns (15.223%)  route 5.568ns (84.777%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.716     0.716 r  BTN_IBUF[1]_inst/O
                         net (fo=3, routed)           4.484     5.200    LC/p0/D[0]
    SLICE_X56Y146        LUT4 (Prop_lut4_I2_O)        0.062     5.262 r  LC/p0/pbreg_i_4__1/O
                         net (fo=1, routed)           0.765     6.027    LC/p0/pbreg_i_4__1_n_0
    SLICE_X54Y147        LUT6 (Prop_lut6_I1_O)        0.169     6.196 r  LC/p0/pbreg_i_2__1/O
                         net (fo=1, routed)           0.319     6.515    LC/p0/pbreg_i_2__1_n_0
    SLICE_X54Y147        LUT6 (Prop_lut6_I0_O)        0.053     6.568 r  LC/p0/pbreg_i_1__1/O
                         net (fo=1, routed)           0.000     6.568    LC/p0/pbreg_i_1__1_n_0
    SLICE_X54Y147        FDRE                                         r  LC/p0/pbreg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            LA/p0/pbreg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.692ns  (logic 0.881ns (15.474%)  route 4.811ns (84.526%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    V18                  IBUF (Prop_ibuf_I_O)         0.722     0.722 r  BTN_IBUF[3]_inst/O
                         net (fo=3, routed)           3.935     4.656    LA/p0/D[0]
    SLICE_X56Y145        LUT4 (Prop_lut4_I2_O)        0.053     4.709 r  LA/p0/pbreg_i_4/O
                         net (fo=1, routed)           0.558     5.267    LA/p0/pbreg_i_4_n_0
    SLICE_X54Y145        LUT6 (Prop_lut6_I1_O)        0.053     5.320 r  LA/p0/pbreg_i_2/O
                         net (fo=1, routed)           0.319     5.639    LA/p0/pbreg_i_2_n_0
    SLICE_X54Y145        LUT6 (Prop_lut6_I0_O)        0.053     5.692 r  LA/p0/pbreg_i_1/O
                         net (fo=1, routed)           0.000     5.692    LA/p0/pbreg_i_1_n_0
    SLICE_X54Y145        FDRE                                         r  LA/p0/pbreg_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LB/p0/pbshift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LB/p0/pbshift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.091ns (41.551%)  route 0.128ns (58.449%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE                         0.000     0.000 r  LB/p0/pbshift_reg[5]/C
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  LB/p0/pbshift_reg[5]/Q
                         net (fo=3, routed)           0.128     0.219    LB/p0/sel0__0[6]
    SLICE_X53Y146        FDRE                                         r  LB/p0/pbshift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LB/p0/pbshift_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LB/p0/pbshift_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.100ns (44.931%)  route 0.123ns (55.069%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y146        FDRE                         0.000     0.000 r  LB/p0/pbshift_reg[1]/C
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  LB/p0/pbshift_reg[1]/Q
                         net (fo=3, routed)           0.123     0.223    LB/p0/sel0__0[2]
    SLICE_X56Y146        FDRE                                         r  LB/p0/pbshift_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC/p0/pbshift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LC/p0/pbshift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.107ns (47.810%)  route 0.117ns (52.190%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y147        FDRE                         0.000     0.000 r  LC/p0/pbshift_reg[5]/C
    SLICE_X54Y147        FDRE (Prop_fdre_C_Q)         0.107     0.107 r  LC/p0/pbshift_reg[5]/Q
                         net (fo=3, routed)           0.117     0.224    LC/p0/sel0__1[6]
    SLICE_X54Y147        FDRE                                         r  LC/p0/pbshift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC/p0/pbshift_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LC/p0/pbshift_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.118ns (52.648%)  route 0.106ns (47.352%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE                         0.000     0.000 r  LC/p0/pbshift_reg[4]/C
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  LC/p0/pbshift_reg[4]/Q
                         net (fo=3, routed)           0.106     0.224    LC/p0/sel0__1[5]
    SLICE_X54Y147        FDRE                                         r  LC/p0/pbshift_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LA/p0/pbshift_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LA/p0/pbshift_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.107ns (45.697%)  route 0.127ns (54.303%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y145        FDRE                         0.000     0.000 r  LA/p0/pbshift_reg[4]/C
    SLICE_X54Y145        FDRE (Prop_fdre_C_Q)         0.107     0.107 r  LA/p0/pbshift_reg[4]/Q
                         net (fo=3, routed)           0.127     0.234    LA/p0/sel0[5]
    SLICE_X54Y145        FDRE                                         r  LA/p0/pbshift_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LB/p0/pbshift_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LB/p0/pbshift_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.100ns (39.469%)  route 0.153ns (60.531%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDRE                         0.000     0.000 r  LB/p0/pbshift_reg[3]/C
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  LB/p0/pbshift_reg[3]/Q
                         net (fo=3, routed)           0.153     0.253    LB/p0/sel0__0[4]
    SLICE_X54Y146        FDRE                                         r  LB/p0/pbshift_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC/p0/pbshift_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LC/p0/pbshift_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.100ns (38.326%)  route 0.161ns (61.674%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y147        FDRE                         0.000     0.000 r  LC/p0/pbshift_reg[2]/C
    SLICE_X56Y147        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  LC/p0/pbshift_reg[2]/Q
                         net (fo=3, routed)           0.161     0.261    LC/p0/sel0__1[3]
    SLICE_X54Y146        FDRE                                         r  LC/p0/pbshift_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LB/p0/pbshift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LB/p0/pbshift_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.100ns (37.775%)  route 0.165ns (62.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y146        FDRE                         0.000     0.000 r  LB/p0/pbshift_reg[0]/C
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  LB/p0/pbshift_reg[0]/Q
                         net (fo=3, routed)           0.165     0.265    LB/p0/sel0__0[1]
    SLICE_X57Y146        FDRE                                         r  LB/p0/pbshift_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LA/p0/pbshift_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LA/p0/pbshift_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.100ns (37.741%)  route 0.165ns (62.259%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDRE                         0.000     0.000 r  LA/p0/pbshift_reg[1]/C
    SLICE_X56Y145        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  LA/p0/pbshift_reg[1]/Q
                         net (fo=3, routed)           0.165     0.265    LA/p0/sel0[2]
    SLICE_X56Y145        FDRE                                         r  LA/p0/pbshift_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LA/p0/pbshift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LA/p0/pbshift_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.100ns (37.464%)  route 0.167ns (62.536%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDRE                         0.000     0.000 r  LA/p0/pbshift_reg[0]/C
    SLICE_X56Y145        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  LA/p0/pbshift_reg[0]/Q
                         net (fo=3, routed)           0.167     0.267    LA/p0/sel0[1]
    SLICE_X56Y145        FDRE                                         r  LA/p0/pbshift_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHZ
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c0/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.378ns  (logic 3.748ns (32.943%)  route 7.629ns (67.057%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.392     4.821    c0/CLK
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     5.090 r  c0/clk_div_reg[18]/Q
                         net (fo=9, routed)           1.209     6.299    RegA/clk_div__0[0]
    SLICE_X52Y143        LUT6 (Prop_lut6_I4_O)        0.053     6.352 r  RegA/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.734     7.087    RegA/D0/s8[0]
    SLICE_X50Y139        LUT4 (Prop_lut4_I3_O)        0.053     7.140 r  RegA/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.686    12.826    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.373    16.199 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.199    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.297ns  (logic 3.858ns (34.150%)  route 7.439ns (65.850%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.392     4.821    c0/CLK
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     5.090 r  c0/clk_div_reg[18]/Q
                         net (fo=9, routed)           1.209     6.299    RegA/clk_div__0[0]
    SLICE_X52Y143        LUT6 (Prop_lut6_I4_O)        0.053     6.352 r  RegA/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.877     7.229    RegA/D0/s8[0]
    SLICE_X50Y139        LUT4 (Prop_lut4_I1_O)        0.068     7.297 r  RegA/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.353    12.650    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.468    16.118 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.118    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.125ns  (logic 3.885ns (34.923%)  route 7.240ns (65.077%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.392     4.821    c0/CLK
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     5.090 r  c0/clk_div_reg[18]/Q
                         net (fo=9, routed)           1.209     6.299    RegA/clk_div__0[0]
    SLICE_X52Y143        LUT6 (Prop_lut6_I4_O)        0.053     6.352 r  RegA/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.878     7.230    RegA/D0/s8[0]
    SLICE_X50Y139        LUT4 (Prop_lut4_I3_O)        0.066     7.296 r  RegA/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.153    12.449    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.497    15.946 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.946    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.087ns  (logic 3.752ns (33.841%)  route 7.335ns (66.159%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.392     4.821    c0/CLK
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     5.090 r  c0/clk_div_reg[18]/Q
                         net (fo=9, routed)           1.209     6.299    RegA/clk_div__0[0]
    SLICE_X52Y143        LUT6 (Prop_lut6_I4_O)        0.053     6.352 f  RegA/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.877     7.229    RegA/D0/s8[0]
    SLICE_X50Y139        LUT4 (Prop_lut4_I3_O)        0.053     7.282 r  RegA/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.249    12.531    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.377    15.908 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.908    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.022ns  (logic 3.811ns (34.578%)  route 7.211ns (65.422%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.392     4.821    c0/CLK
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     5.090 f  c0/clk_div_reg[17]/Q
                         net (fo=9, routed)           1.833     6.923    c0/clk_div[17]
    SLICE_X48Y136        LUT2 (Prop_lut2_I1_O)        0.063     6.986 r  c0/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.378    12.364    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         3.479    15.844 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.844    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.007ns  (logic 3.726ns (33.846%)  route 7.282ns (66.154%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.392     4.821    c0/CLK
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     5.090 r  c0/clk_div_reg[18]/Q
                         net (fo=9, routed)           1.209     6.299    RegA/clk_div__0[0]
    SLICE_X52Y143        LUT6 (Prop_lut6_I4_O)        0.053     6.352 r  RegA/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.724     7.077    RegA/D0/s8[0]
    SLICE_X50Y139        LUT4 (Prop_lut4_I0_O)        0.053     7.130 r  RegA/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.348    12.478    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.351    15.828 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.828    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.768ns  (logic 3.809ns (35.370%)  route 6.959ns (64.630%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.392     4.821    c0/CLK
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     5.090 f  c0/clk_div_reg[18]/Q
                         net (fo=9, routed)           1.581     6.671    c0/clk_div__0[0]
    SLICE_X48Y135        LUT2 (Prop_lut2_I1_O)        0.067     6.738 r  c0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.378    12.116    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.473    15.589 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.589    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.542ns  (logic 3.873ns (36.742%)  route 6.669ns (63.258%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.392     4.821    c0/CLK
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     5.090 r  c0/clk_div_reg[18]/Q
                         net (fo=9, routed)           1.209     6.299    RegA/clk_div__0[0]
    SLICE_X52Y143        LUT6 (Prop_lut6_I4_O)        0.053     6.352 r  RegA/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.724     7.077    RegA/D0/s8[0]
    SLICE_X50Y139        LUT4 (Prop_lut4_I3_O)        0.064     7.141 r  RegA/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.735    11.876    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.487    15.364 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.364    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.248ns  (logic 3.675ns (35.864%)  route 6.573ns (64.136%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.392     4.821    c0/CLK
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     5.090 f  c0/clk_div_reg[17]/Q
                         net (fo=9, routed)           1.833     6.923    c0/clk_div[17]
    SLICE_X48Y136        LUT2 (Prop_lut2_I1_O)        0.053     6.976 r  c0/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.740    11.716    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         3.353    15.069 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.069    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.032ns  (logic 3.734ns (37.219%)  route 6.298ns (62.781%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.392     4.821    c0/CLK
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     5.090 r  c0/clk_div_reg[18]/Q
                         net (fo=9, routed)           1.209     6.299    RegA/clk_div__0[0]
    SLICE_X52Y143        LUT6 (Prop_lut6_I4_O)        0.053     6.352 r  RegA/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.878     7.230    RegA/D0/s8[0]
    SLICE_X50Y139        LUT4 (Prop_lut4_I3_O)        0.053     7.283 r  RegA/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.211    11.495    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.359    14.853 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.853    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RegB/OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.644ns  (logic 1.529ns (41.961%)  route 2.115ns (58.039%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.543     1.789    RegB/CLK
    SLICE_X51Y146        FDRE                                         r  RegB/OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.889 r  RegB/OUT_reg[3]/Q
                         net (fo=6, routed)           0.093     1.982    RegA/SEGMENT_OBUF[6]_inst_i_4_0[3]
    SLICE_X50Y146        LUT6 (Prop_lut6_I5_O)        0.028     2.010 r  RegA/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.266     2.276    RegA/D0/s8[3]
    SLICE_X50Y139        LUT4 (Prop_lut4_I2_O)        0.028     2.304 r  RegA/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.755     4.060    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         1.373     5.433 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.433    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegB/OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.969ns  (logic 1.584ns (39.925%)  route 2.384ns (60.075%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.543     1.789    RegB/CLK
    SLICE_X51Y146        FDRE                                         r  RegB/OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.889 r  RegB/OUT_reg[3]/Q
                         net (fo=6, routed)           0.093     1.982    RegA/SEGMENT_OBUF[6]_inst_i_4_0[3]
    SLICE_X50Y146        LUT6 (Prop_lut6_I5_O)        0.028     2.010 r  RegA/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.272     2.283    RegA/D0/s8[3]
    SLICE_X50Y139        LUT4 (Prop_lut4_I2_O)        0.026     2.309 r  RegA/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.018     4.327    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         1.430     5.757 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.757    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.201ns  (logic 1.512ns (35.989%)  route 2.689ns (64.011%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.542     1.788    c0/CLK
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.100     1.888 r  c0/clk_div_reg[17]/Q
                         net (fo=9, routed)           0.674     2.561    c0/clk_div[17]
    SLICE_X48Y135        LUT2 (Prop_lut2_I1_O)        0.028     2.589 r  c0/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.015     4.605    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         1.384     5.988 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.988    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.222ns  (logic 1.496ns (35.425%)  route 2.726ns (64.575%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.542     1.788    c0/CLK
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.100     1.888 r  c0/clk_div_reg[18]/Q
                         net (fo=9, routed)           0.711     2.599    c0/clk_div__0[0]
    SLICE_X48Y136        LUT2 (Prop_lut2_I0_O)        0.028     2.627 r  c0/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.015     4.642    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         1.368     6.010 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.010    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegB/OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.239ns  (logic 1.593ns (37.578%)  route 2.646ns (62.422%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.543     1.789    RegB/CLK
    SLICE_X51Y146        FDRE                                         r  RegB/OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.889 r  RegB/OUT_reg[3]/Q
                         net (fo=6, routed)           0.093     1.982    RegA/SEGMENT_OBUF[6]_inst_i_4_0[3]
    SLICE_X50Y146        LUT6 (Prop_lut6_I5_O)        0.028     2.010 r  RegA/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.266     2.276    RegA/D0/s8[3]
    SLICE_X50Y139        LUT4 (Prop_lut4_I2_O)        0.029     2.305 r  RegA/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.287     4.592    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         1.436     6.028 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.028    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegB/OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.276ns  (logic 1.547ns (36.172%)  route 2.730ns (63.828%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.543     1.789    RegB/CLK
    SLICE_X51Y146        FDRE                                         r  RegB/OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.889 r  RegB/OUT_reg[3]/Q
                         net (fo=6, routed)           0.093     1.982    RegA/SEGMENT_OBUF[6]_inst_i_4_0[3]
    SLICE_X50Y146        LUT6 (Prop_lut6_I5_O)        0.028     2.010 r  RegA/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.266     2.276    RegA/D0/s8[3]
    SLICE_X50Y139        LUT4 (Prop_lut4_I0_O)        0.028     2.304 r  RegA/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.370     4.674    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         1.391     6.065 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.065    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegB/OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.295ns  (logic 1.521ns (35.410%)  route 2.774ns (64.590%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.543     1.789    RegB/CLK
    SLICE_X51Y146        FDRE                                         r  RegB/OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.889 f  RegB/OUT_reg[3]/Q
                         net (fo=6, routed)           0.093     1.982    RegA/SEGMENT_OBUF[6]_inst_i_4_0[3]
    SLICE_X50Y146        LUT6 (Prop_lut6_I5_O)        0.028     2.010 f  RegA/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.272     2.283    RegA/D0/s8[3]
    SLICE_X50Y139        LUT4 (Prop_lut4_I1_O)        0.028     2.311 r  RegA/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.408     4.719    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         1.365     6.084 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.084    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegB/OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.340ns  (logic 1.566ns (36.088%)  route 2.774ns (63.912%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.543     1.789    RegB/CLK
    SLICE_X51Y146        FDRE                                         r  RegB/OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.889 r  RegB/OUT_reg[3]/Q
                         net (fo=6, routed)           0.093     1.982    RegA/SEGMENT_OBUF[6]_inst_i_4_0[3]
    SLICE_X50Y146        LUT6 (Prop_lut6_I5_O)        0.028     2.010 r  RegA/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.266     2.276    RegA/D0/s8[3]
    SLICE_X50Y139        LUT4 (Prop_lut4_I0_O)        0.032     2.308 r  RegA/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.414     4.723    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         1.406     6.129 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.129    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegB/OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.410ns  (logic 1.543ns (34.995%)  route 2.866ns (65.005%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.543     1.789    RegB/CLK
    SLICE_X51Y146        FDRE                                         r  RegB/OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.889 r  RegB/OUT_reg[3]/Q
                         net (fo=6, routed)           0.093     1.982    RegA/SEGMENT_OBUF[6]_inst_i_4_0[3]
    SLICE_X50Y146        LUT6 (Prop_lut6_I5_O)        0.028     2.010 r  RegA/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.198     2.208    RegA/D0/s8[3]
    SLICE_X50Y139        LUT4 (Prop_lut4_I2_O)        0.028     2.236 r  RegA/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.575     4.811    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         1.387     6.198 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.198    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.633ns  (logic 1.542ns (33.279%)  route 3.091ns (66.721%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.542     1.788    c0/CLK
    SLICE_X55Y148        FDRE                                         r  c0/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.100     1.888 r  c0/clk_div_reg[17]/Q
                         net (fo=9, routed)           0.674     2.561    c0/clk_div[17]
    SLICE_X48Y135        LUT2 (Prop_lut2_I0_O)        0.031     2.592 r  c0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.417     5.010    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         1.411     6.421 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.421    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHZ

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            RegC/OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.452ns  (logic 1.009ns (15.638%)  route 5.443ns (84.362%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  SW_IBUF[7]_inst/O
                         net (fo=9, routed)           4.407     5.257    RegC/SW_IBUF[1]
    SLICE_X52Y145        LUT6 (Prop_lut6_I1_O)        0.053     5.310 r  RegC/OUT[2]_i_2__0/O
                         net (fo=3, routed)           0.565     5.876    RegA/OUT_reg[2]_1
    SLICE_X51Y145        LUT6 (Prop_lut6_I1_O)        0.053     5.929 r  RegA/OUT[2]_i_2/O
                         net (fo=1, routed)           0.471     6.399    RegA/OUT[2]_i_2_n_0
    SLICE_X50Y145        LUT6 (Prop_lut6_I0_O)        0.053     6.452 r  RegA/OUT[2]_i_1__1/O
                         net (fo=1, routed)           0.000     6.452    RegC/D[2]
    SLICE_X50Y145        FDRE                                         r  RegC/OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.282     4.462    RegC/CLK
    SLICE_X50Y145        FDRE                                         r  RegC/OUT_reg[2]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            RegA/OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.451ns  (logic 0.966ns (14.976%)  route 5.485ns (85.024%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  SW_IBUF[7]_inst/O
                         net (fo=9, routed)           4.279     5.129    RegC/SW_IBUF[1]
    SLICE_X52Y143        LUT6 (Prop_lut6_I1_O)        0.053     5.182 r  RegC/OUT[1]_i_2/O
                         net (fo=3, routed)           0.771     5.953    RegA/OUT_reg[1]_0
    SLICE_X53Y145        LUT5 (Prop_lut5_I4_O)        0.063     6.016 r  RegA/OUT[1]_i_1__0/O
                         net (fo=1, routed)           0.434     6.451    RegA/A_IN[1]
    SLICE_X53Y145        FDRE                                         r  RegA/OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.282     4.462    RegA/CLK
    SLICE_X53Y145        FDRE                                         r  RegA/OUT_reg[1]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            RegC/OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.256ns  (logic 1.009ns (16.129%)  route 5.247ns (83.871%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  SW_IBUF[7]_inst/O
                         net (fo=9, routed)           4.614     5.464    RegC/SW_IBUF[1]
    SLICE_X51Y146        LUT6 (Prop_lut6_I1_O)        0.053     5.517 r  RegC/OUT[3]_i_3__0/O
                         net (fo=3, routed)           0.495     6.012    RegB/OUT_reg[3]_1
    SLICE_X50Y146        LUT6 (Prop_lut6_I1_O)        0.053     6.065 r  RegB/OUT[3]_i_3/O
                         net (fo=1, routed)           0.138     6.203    RegB/OUT[3]_i_3_n_0
    SLICE_X50Y146        LUT6 (Prop_lut6_I5_O)        0.053     6.256 r  RegB/OUT[3]_i_1__1/O
                         net (fo=1, routed)           0.000     6.256    RegC/D[3]
    SLICE_X50Y146        FDRE                                         r  RegC/OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.282     4.462    RegC/CLK
    SLICE_X50Y146        FDRE                                         r  RegC/OUT_reg[3]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            RegB/OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.162ns  (logic 0.956ns (15.515%)  route 5.206ns (84.485%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  SW_IBUF[7]_inst/O
                         net (fo=9, routed)           4.614     5.464    RegC/SW_IBUF[1]
    SLICE_X51Y146        LUT6 (Prop_lut6_I1_O)        0.053     5.517 r  RegC/OUT[3]_i_3__0/O
                         net (fo=3, routed)           0.592     6.109    RegB/OUT_reg[3]_1
    SLICE_X51Y146        LUT6 (Prop_lut6_I5_O)        0.053     6.162 r  RegB/OUT[3]_i_1/O
                         net (fo=1, routed)           0.000     6.162    RegB/B_IN[3]
    SLICE_X51Y146        FDRE                                         r  RegB/OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.282     4.462    RegB/CLK
    SLICE_X51Y146        FDRE                                         r  RegB/OUT_reg[3]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            RegA/OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.996ns  (logic 0.956ns (15.944%)  route 5.040ns (84.056%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  SW_IBUF[7]_inst/O
                         net (fo=9, routed)           4.614     5.464    RegC/SW_IBUF[1]
    SLICE_X51Y146        LUT6 (Prop_lut6_I1_O)        0.053     5.517 r  RegC/OUT[3]_i_3__0/O
                         net (fo=3, routed)           0.426     5.943    RegA/OUT_reg[3]_0
    SLICE_X53Y145        LUT6 (Prop_lut6_I5_O)        0.053     5.996 r  RegA/OUT[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.996    RegA/A_IN[3]
    SLICE_X53Y145        FDRE                                         r  RegA/OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.282     4.462    RegA/CLK
    SLICE_X53Y145        FDRE                                         r  RegA/OUT_reg[3]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            RegB/OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.919ns  (logic 0.956ns (16.152%)  route 4.963ns (83.848%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  SW_IBUF[7]_inst/O
                         net (fo=9, routed)           4.279     5.129    RegC/SW_IBUF[1]
    SLICE_X52Y143        LUT6 (Prop_lut6_I1_O)        0.053     5.182 r  RegC/OUT[1]_i_2/O
                         net (fo=3, routed)           0.684     5.866    RegB/OUT_reg[1]_0
    SLICE_X51Y145        LUT5 (Prop_lut5_I4_O)        0.053     5.919 r  RegB/OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     5.919    RegB/B_IN[1]
    SLICE_X51Y145        FDRE                                         r  RegB/OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.282     4.462    RegB/CLK
    SLICE_X51Y145        FDRE                                         r  RegB/OUT_reg[1]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            RegA/OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.829ns  (logic 0.956ns (16.403%)  route 4.872ns (83.597%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  SW_IBUF[7]_inst/O
                         net (fo=9, routed)           4.407     5.257    RegC/SW_IBUF[1]
    SLICE_X52Y145        LUT6 (Prop_lut6_I1_O)        0.053     5.310 r  RegC/OUT[2]_i_2__0/O
                         net (fo=3, routed)           0.465     5.776    RegA/OUT_reg[2]_1
    SLICE_X53Y145        LUT6 (Prop_lut6_I5_O)        0.053     5.829 r  RegA/OUT[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.829    RegA/A_IN[2]
    SLICE_X53Y145        FDRE                                         r  RegA/OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.282     4.462    RegA/CLK
    SLICE_X53Y145        FDRE                                         r  RegA/OUT_reg[2]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            RegC/OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.802ns  (logic 0.956ns (16.478%)  route 4.846ns (83.522%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  SW_IBUF[7]_inst/O
                         net (fo=9, routed)           4.279     5.129    RegC/SW_IBUF[1]
    SLICE_X52Y143        LUT6 (Prop_lut6_I1_O)        0.053     5.182 r  RegC/OUT[1]_i_2/O
                         net (fo=3, routed)           0.567     5.749    RegA/OUT_reg[1]_0
    SLICE_X50Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.802 r  RegA/OUT[1]_i_1__1/O
                         net (fo=1, routed)           0.000     5.802    RegC/D[1]
    SLICE_X50Y143        FDRE                                         r  RegC/OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.282     4.462    RegC/CLK
    SLICE_X50Y143        FDRE                                         r  RegC/OUT_reg[1]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            RegB/OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.801ns  (logic 0.956ns (16.482%)  route 4.845ns (83.518%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  SW_IBUF[7]_inst/O
                         net (fo=9, routed)           4.407     5.257    RegC/SW_IBUF[1]
    SLICE_X52Y145        LUT6 (Prop_lut6_I1_O)        0.053     5.310 r  RegC/OUT[2]_i_2__0/O
                         net (fo=3, routed)           0.437     5.748    RegB/OUT_reg[2]_0
    SLICE_X51Y145        LUT6 (Prop_lut6_I5_O)        0.053     5.801 r  RegB/OUT[2]_i_1/O
                         net (fo=1, routed)           0.000     5.801    RegB/B_IN[2]
    SLICE_X51Y145        FDRE                                         r  RegB/OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.282     4.462    RegB/CLK
    SLICE_X51Y145        FDRE                                         r  RegB/OUT_reg[2]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            RegC/OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.381ns  (logic 0.956ns (17.768%)  route 4.425ns (82.232%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  SW_IBUF[7]_inst/O
                         net (fo=9, routed)           3.954     4.804    RegA/SW_IBUF[3]
    SLICE_X52Y143        LUT5 (Prop_lut5_I4_O)        0.053     4.857 r  RegA/OUT[0]_i_2/O
                         net (fo=2, routed)           0.470     5.328    RegA/I1[0]
    SLICE_X52Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.381 r  RegA/OUT[0]_i_1__1/O
                         net (fo=1, routed)           0.000     5.381    RegC/D[0]
    SLICE_X52Y143        FDRE                                         r  RegC/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.282     4.462    RegC/CLK
    SLICE_X52Y143        FDRE                                         r  RegC/OUT_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LB/p0/pbreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LB/old_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.100ns (44.954%)  route 0.122ns (55.046%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE                         0.000     0.000 r  LB/p0/pbreg_reg/C
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  LB/p0/pbreg_reg/Q
                         net (fo=3, routed)           0.122     0.222    LB/btn_out
    SLICE_X53Y144        FDRE                                         r  LB/old_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.742     2.227    LB/CLK
    SLICE_X53Y144        FDRE                                         r  LB/old_btn_reg/C

Slack:                    inf
  Source:                 LA/p0/pbreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LA/old_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.118ns (50.339%)  route 0.116ns (49.661%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y145        FDRE                         0.000     0.000 r  LA/p0/pbreg_reg/C
    SLICE_X54Y145        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  LA/p0/pbreg_reg/Q
                         net (fo=3, routed)           0.116     0.234    LA/btn_out
    SLICE_X54Y144        FDRE                                         r  LA/old_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.740     2.225    LA/CLK
    SLICE_X54Y144        FDRE                                         r  LA/old_btn_reg/C

Slack:                    inf
  Source:                 LB/p0/pbreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LB/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.230%)  route 0.182ns (58.770%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE                         0.000     0.000 r  LB/p0/pbreg_reg/C
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  LB/p0/pbreg_reg/Q
                         net (fo=3, routed)           0.182     0.282    LB/p0/btn_out
    SLICE_X53Y144        LUT2 (Prop_lut2_I0_O)        0.028     0.310 r  LB/p0/Load_out_i_1__0/O
                         net (fo=1, routed)           0.000     0.310    LB/p0_n_1
    SLICE_X53Y144        FDRE                                         r  LB/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.742     2.227    LB/CLK
    SLICE_X53Y144        FDRE                                         r  LB/Load_out_reg/C

Slack:                    inf
  Source:                 LC/p0/pbreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LC/old_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.118ns (36.416%)  route 0.206ns (63.584%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y147        FDRE                         0.000     0.000 r  LC/p0/pbreg_reg/C
    SLICE_X54Y147        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  LC/p0/pbreg_reg/Q
                         net (fo=3, routed)           0.206     0.324    LC/btn_out
    SLICE_X54Y144        FDRE                                         r  LC/old_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.740     2.225    LC/CLK
    SLICE_X54Y144        FDRE                                         r  LC/old_btn_reg/C

Slack:                    inf
  Source:                 LA/p0/pbreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LA/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.146ns (42.146%)  route 0.200ns (57.854%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y145        FDRE                         0.000     0.000 r  LA/p0/pbreg_reg/C
    SLICE_X54Y145        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  LA/p0/pbreg_reg/Q
                         net (fo=3, routed)           0.200     0.318    LA/p0/btn_out
    SLICE_X54Y144        LUT2 (Prop_lut2_I0_O)        0.028     0.346 r  LA/p0/Load_out_i_1/O
                         net (fo=1, routed)           0.000     0.346    LA/p0_n_1
    SLICE_X54Y144        FDRE                                         r  LA/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.740     2.225    LA/CLK
    SLICE_X54Y144        FDRE                                         r  LA/Load_out_reg/C

Slack:                    inf
  Source:                 LC/p0/pbreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LC/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.146ns (36.706%)  route 0.252ns (63.294%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y147        FDRE                         0.000     0.000 r  LC/p0/pbreg_reg/C
    SLICE_X54Y147        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  LC/p0/pbreg_reg/Q
                         net (fo=3, routed)           0.252     0.370    LC/p0/btn_out
    SLICE_X54Y144        LUT2 (Prop_lut2_I0_O)        0.028     0.398 r  LC/p0/Load_out_i_1__1/O
                         net (fo=1, routed)           0.000     0.398    LC/p0_n_1
    SLICE_X54Y144        FDRE                                         r  LC/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.740     2.225    LC/CLK
    SLICE_X54Y144        FDRE                                         r  LC/Load_out_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            RegA/OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.771ns  (logic 0.180ns (10.142%)  route 1.591ns (89.858%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           1.591     1.743    RegA/SW_IBUF[0]
    SLICE_X53Y145        LUT6 (Prop_lut6_I4_O)        0.028     1.771 r  RegA/OUT[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.771    RegA/A_IN[2]
    SLICE_X53Y145        FDRE                                         r  RegA/OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.742     2.227    RegA/CLK
    SLICE_X53Y145        FDRE                                         r  RegA/OUT_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            RegA/OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.772ns  (logic 0.180ns (10.137%)  route 1.592ns (89.863%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           1.592     1.744    RegA/SW_IBUF[0]
    SLICE_X53Y145        LUT6 (Prop_lut6_I4_O)        0.028     1.772 r  RegA/OUT[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.772    RegA/A_IN[3]
    SLICE_X53Y145        FDRE                                         r  RegA/OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.742     2.227    RegA/CLK
    SLICE_X53Y145        FDRE                                         r  RegA/OUT_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            RegC/OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.814ns  (logic 0.155ns (8.523%)  route 1.659ns (91.477%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  SW_IBUF[15]_inst/O
                         net (fo=17, routed)          1.659     1.786    RegA/SW_IBUF[5]
    SLICE_X52Y143        LUT6 (Prop_lut6_I2_O)        0.028     1.814 r  RegA/OUT[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.814    RegC/D[0]
    SLICE_X52Y143        FDRE                                         r  RegC/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.742     2.227    RegC/CLK
    SLICE_X52Y143        FDRE                                         r  RegC/OUT_reg[0]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            RegB/OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.876ns  (logic 0.155ns (8.238%)  route 1.722ns (91.762%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  SW_IBUF[15]_inst/O
                         net (fo=17, routed)          1.722     1.848    RegA/SW_IBUF[5]
    SLICE_X52Y145        LUT6 (Prop_lut6_I4_O)        0.028     1.876 r  RegA/OUT[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.876    RegB/D[0]
    SLICE_X52Y145        FDRE                                         r  RegB/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.742     2.227    RegB/CLK
    SLICE_X52Y145        FDRE                                         r  RegB/OUT_reg[0]/C





