<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware Abstraction Layer (HAL)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Hardware Abstraction Layer (HAL)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__group__hal__impl__pin__package__psc3__vqfn__48.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">PSC3 VQFN-48<div class="ingroups"><a class="el" href="group__group__hal__impl.html">CAT1 Implementation Specific</a> &raquo; <a class="el" href="group__group__hal__impl__pin__package.html">Pins</a></div></div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<p >Pin definitions and connections specific to the PSC3 VQFN-48 package. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcyhal__resource__pin__mapping__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a></td></tr>
<tr class="memdesc:structcyhal__resource__pin__mapping__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents an association between a pin and a resource.  <a href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">More...</a><br /></td></tr>
<tr class="separator:structcyhal__resource__pin__mapping__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memItemLeft" align="right" valign="top"><a id="gadbcb21726bedc8b2e4f1bb2e0235035d" name="gadbcb21726bedc8b2e4f1bb2e0235035d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_GET_GPIO</b>(port,  pin)&#160;&#160;&#160;((((uint8_t)(port)) &lt;&lt; 3U) + ((uint8_t)(pin)))</td></tr>
<tr class="memdesc:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a pin definition from the provided port and pin numbers. <br /></td></tr>
<tr class="separator:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memItemLeft" align="right" valign="top"><a id="gae0af2ee8c5a2a2e6661962b368d1f2ba" name="gae0af2ee8c5a2a2e6661962b368d1f2ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_GET_PIN</b>(pin)&#160;&#160;&#160;((uint8_t)(((uint8_t)pin) &amp; 0x07U))</td></tr>
<tr class="memdesc:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the pin number. <br /></td></tr>
<tr class="separator:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015f256578abd5638668ff19b9dc89d5"><td class="memItemLeft" align="right" valign="top"><a id="ga015f256578abd5638668ff19b9dc89d5" name="ga015f256578abd5638668ff19b9dc89d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_GET_PORT</b>(pin)&#160;&#160;&#160;((uint8_t)(((uint8_t)pin) &gt;&gt; 3U))</td></tr>
<tr class="memdesc:ga015f256578abd5638668ff19b9dc89d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the port number. <br /></td></tr>
<tr class="separator:ga015f256578abd5638668ff19b9dc89d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd43fc956862ad59f73e28719951c5b"><td class="memItemLeft" align="right" valign="top"><a id="ga3cd43fc956862ad59f73e28719951c5b" name="ga3cd43fc956862ad59f73e28719951c5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CANFD_TTCAN_RX</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga3cd43fc956862ad59f73e28719951c5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for canfd_ttcan_rx. <br /></td></tr>
<tr class="separator:ga3cd43fc956862ad59f73e28719951c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa204ca86ffbc1b1425ff244251415b6d"><td class="memItemLeft" align="right" valign="top"><a id="gaa204ca86ffbc1b1425ff244251415b6d" name="gaa204ca86ffbc1b1425ff244251415b6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CANFD_TTCAN_TX</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa204ca86ffbc1b1425ff244251415b6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for canfd_ttcan_tx. <br /></td></tr>
<tr class="separator:gaa204ca86ffbc1b1425ff244251415b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc31eb11c55a0a3a4a3dea5241fdb1f"><td class="memItemLeft" align="right" valign="top"><a id="ga0bc31eb11c55a0a3a4a3dea5241fdb1f" name="ga0bc31eb11c55a0a3a4a3dea5241fdb1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_CLK_FM_PUMP</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga0bc31eb11c55a0a3a4a3dea5241fdb1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_clk_fm_pump. <br /></td></tr>
<tr class="separator:ga0bc31eb11c55a0a3a4a3dea5241fdb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf00aea94afcd0bf3499df3b09d626a0"><td class="memItemLeft" align="right" valign="top"><a id="gacf00aea94afcd0bf3499df3b09d626a0" name="gacf00aea94afcd0bf3499df3b09d626a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_FAULT</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gacf00aea94afcd0bf3499df3b09d626a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_fault. <br /></td></tr>
<tr class="separator:gacf00aea94afcd0bf3499df3b09d626a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad509308e895b73e90a7a5b6e576dde85"><td class="memItemLeft" align="right" valign="top"><a id="gad509308e895b73e90a7a5b6e576dde85" name="gad509308e895b73e90a7a5b6e576dde85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_DEBUG600_CLK_SWJ_SWCLK_TCLK</b>&#160;&#160;&#160;(CY_GPIO_DM_PULLDOWN)</td></tr>
<tr class="memdesc:gad509308e895b73e90a7a5b6e576dde85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for debug600_clk_swj_swclk_tclk. <br /></td></tr>
<tr class="separator:gad509308e895b73e90a7a5b6e576dde85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92579e3cc1e2dbf11a7e6c9cfb6d207f"><td class="memItemLeft" align="right" valign="top"><a id="ga92579e3cc1e2dbf11a7e6c9cfb6d207f" name="ga92579e3cc1e2dbf11a7e6c9cfb6d207f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_DEBUG600_RST_SWJ_TRSTN</b>&#160;&#160;&#160;(CY_GPIO_DM_PULLDOWN)</td></tr>
<tr class="memdesc:ga92579e3cc1e2dbf11a7e6c9cfb6d207f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for debug600_rst_swj_trstn. <br /></td></tr>
<tr class="separator:ga92579e3cc1e2dbf11a7e6c9cfb6d207f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4233c325146018e35e1cf89c0c5fecca"><td class="memItemLeft" align="right" valign="top"><a id="ga4233c325146018e35e1cf89c0c5fecca" name="ga4233c325146018e35e1cf89c0c5fecca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_DEBUG600_SWJ_SWDIO_TMS</b>&#160;&#160;&#160;(CY_GPIO_DM_PULLUP)</td></tr>
<tr class="memdesc:ga4233c325146018e35e1cf89c0c5fecca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for debug600_swj_swdio_tms. <br /></td></tr>
<tr class="separator:ga4233c325146018e35e1cf89c0c5fecca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc84a3e8ba09f830c3e104fd16ed1379"><td class="memItemLeft" align="right" valign="top"><a id="gabc84a3e8ba09f830c3e104fd16ed1379" name="gabc84a3e8ba09f830c3e104fd16ed1379"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_DEBUG600_SWJ_SWDOE_TDI</b>&#160;&#160;&#160;(CY_GPIO_DM_PULLUP)</td></tr>
<tr class="memdesc:gabc84a3e8ba09f830c3e104fd16ed1379"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for debug600_swj_swdoe_tdi. <br /></td></tr>
<tr class="separator:gabc84a3e8ba09f830c3e104fd16ed1379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ddbc9f90dcf6b4123db8a01bd07d7ed"><td class="memItemLeft" align="right" valign="top"><a id="ga7ddbc9f90dcf6b4123db8a01bd07d7ed" name="ga7ddbc9f90dcf6b4123db8a01bd07d7ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_DEBUG600_SWJ_SWO_TDO</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga7ddbc9f90dcf6b4123db8a01bd07d7ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for debug600_swj_swo_tdo. <br /></td></tr>
<tr class="separator:ga7ddbc9f90dcf6b4123db8a01bd07d7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbf005824b5511d813d6b777e275d10c"><td class="memItemLeft" align="right" valign="top"><a id="gafbf005824b5511d813d6b777e275d10c" name="gafbf005824b5511d813d6b777e275d10c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_DEBUG600_TRACE_CLOCK</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gafbf005824b5511d813d6b777e275d10c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for debug600_trace_clock. <br /></td></tr>
<tr class="separator:gafbf005824b5511d813d6b777e275d10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadba5730bdbea0ad24df7199f7bfed75"><td class="memItemLeft" align="right" valign="top"><a id="gaadba5730bdbea0ad24df7199f7bfed75" name="gaadba5730bdbea0ad24df7199f7bfed75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_DEBUG600_TRACE_DATA</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaadba5730bdbea0ad24df7199f7bfed75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for debug600_trace_data. <br /></td></tr>
<tr class="separator:gaadba5730bdbea0ad24df7199f7bfed75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c548a21e0aa045fef1970d1b597958c"><td class="memItemLeft" align="right" valign="top"><a id="ga6c548a21e0aa045fef1970d1b597958c" name="ga6c548a21e0aa045fef1970d1b597958c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_LPCOMP_INN_COMP</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga6c548a21e0aa045fef1970d1b597958c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_inn_comp. <br /></td></tr>
<tr class="separator:ga6c548a21e0aa045fef1970d1b597958c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128ae519fb6ccf752abe226b3be3982b"><td class="memItemLeft" align="right" valign="top"><a id="ga128ae519fb6ccf752abe226b3be3982b" name="ga128ae519fb6ccf752abe226b3be3982b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_LPCOMP_INP_COMP</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga128ae519fb6ccf752abe226b3be3982b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_inp_comp. <br /></td></tr>
<tr class="separator:ga128ae519fb6ccf752abe226b3be3982b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1542b29b5496ce879cade06d4bcd2117"><td class="memItemLeft" align="right" valign="top"><a id="ga1542b29b5496ce879cade06d4bcd2117" name="ga1542b29b5496ce879cade06d4bcd2117"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_PASS_AN_A_PAD_AIO</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga1542b29b5496ce879cade06d4bcd2117"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_an_a_pad_aio. <br /></td></tr>
<tr class="separator:ga1542b29b5496ce879cade06d4bcd2117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac03481854337aaf5a7b50d1f86a5775a"><td class="memItemLeft" align="right" valign="top"><a id="gac03481854337aaf5a7b50d1f86a5775a" name="gac03481854337aaf5a7b50d1f86a5775a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_PASS_AN_B_PAD_AIO</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gac03481854337aaf5a7b50d1f86a5775a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_an_b_pad_aio. <br /></td></tr>
<tr class="separator:gac03481854337aaf5a7b50d1f86a5775a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b82c20602d996d558f005d9384ef8a8"><td class="memItemLeft" align="right" valign="top"><a id="ga8b82c20602d996d558f005d9384ef8a8" name="ga8b82c20602d996d558f005d9384ef8a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_PASS_GPIO_00_AIO</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga8b82c20602d996d558f005d9384ef8a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_gpio_00_aio. <br /></td></tr>
<tr class="separator:ga8b82c20602d996d558f005d9384ef8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc5073d5630099887091aedb3754952e"><td class="memItemLeft" align="right" valign="top"><a id="gafc5073d5630099887091aedb3754952e" name="gafc5073d5630099887091aedb3754952e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_PASS_GPIO_01_AIO</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:gafc5073d5630099887091aedb3754952e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_gpio_01_aio. <br /></td></tr>
<tr class="separator:gafc5073d5630099887091aedb3754952e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga069abbcbfd63d870b4165746955233d2"><td class="memItemLeft" align="right" valign="top"><a id="ga069abbcbfd63d870b4165746955233d2" name="ga069abbcbfd63d870b4165746955233d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_PASS_MCPASS_DCLK</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga069abbcbfd63d870b4165746955233d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_mcpass_dclk. <br /></td></tr>
<tr class="separator:ga069abbcbfd63d870b4165746955233d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1dddca7890b408d5f7a792d00933f7"><td class="memItemLeft" align="right" valign="top"><a id="ga3d1dddca7890b408d5f7a792d00933f7" name="ga3d1dddca7890b408d5f7a792d00933f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_PASS_MCPASS_DOUT</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga3d1dddca7890b408d5f7a792d00933f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_mcpass_dout. <br /></td></tr>
<tr class="separator:ga3d1dddca7890b408d5f7a792d00933f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02bf919af595cef48bee3cd806aa34d2"><td class="memItemLeft" align="right" valign="top"><a id="ga02bf919af595cef48bee3cd806aa34d2" name="ga02bf919af595cef48bee3cd806aa34d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_PERI_TR_IO_INPUT</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga02bf919af595cef48bee3cd806aa34d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for peri_tr_io_input. <br /></td></tr>
<tr class="separator:ga02bf919af595cef48bee3cd806aa34d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398974f343b22b299471dc52c29a1c37"><td class="memItemLeft" align="right" valign="top"><a id="ga398974f343b22b299471dc52c29a1c37" name="ga398974f343b22b299471dc52c29a1c37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_PERI_TR_IO_OUTPUT</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga398974f343b22b299471dc52c29a1c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for peri_tr_io_output. <br /></td></tr>
<tr class="separator:ga398974f343b22b299471dc52c29a1c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memItemLeft" align="right" valign="top"><a id="gaa02073e8f6e8a250aeb851a5976eb92c" name="gaa02073e8f6e8a250aeb851a5976eb92c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SCL</b>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_scl. <br /></td></tr>
<tr class="separator:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36de7401e064efcc2b803c835bbd94f"><td class="memItemLeft" align="right" valign="top"><a id="gaf36de7401e064efcc2b803c835bbd94f" name="gaf36de7401e064efcc2b803c835bbd94f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SDA</b>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaf36de7401e064efcc2b803c835bbd94f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_sda. <br /></td></tr>
<tr class="separator:gaf36de7401e064efcc2b803c835bbd94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74b19db04790a5988f287e7b343f599"><td class="memItemLeft" align="right" valign="top"><a id="gaa74b19db04790a5988f287e7b343f599" name="gaa74b19db04790a5988f287e7b343f599"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_CLK</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa74b19db04790a5988f287e7b343f599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_clk. <br /></td></tr>
<tr class="separator:gaa74b19db04790a5988f287e7b343f599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd51be129e3d547477caa66ba0c6bf66"><td class="memItemLeft" align="right" valign="top"><a id="gafd51be129e3d547477caa66ba0c6bf66" name="gafd51be129e3d547477caa66ba0c6bf66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MISO</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gafd51be129e3d547477caa66ba0c6bf66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_miso. <br /></td></tr>
<tr class="separator:gafd51be129e3d547477caa66ba0c6bf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ca1d04c27a976fa5941c416473b20b"><td class="memItemLeft" align="right" valign="top"><a id="ga55ca1d04c27a976fa5941c416473b20b" name="ga55ca1d04c27a976fa5941c416473b20b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MOSI</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga55ca1d04c27a976fa5941c416473b20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_mosi. <br /></td></tr>
<tr class="separator:ga55ca1d04c27a976fa5941c416473b20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memItemLeft" align="right" valign="top"><a id="ga86eeebaf595ecbf4d449c74122dd8b42" name="ga86eeebaf595ecbf4d449c74122dd8b42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT0</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select0. <br /></td></tr>
<tr class="separator:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga318ce843790a53d67e48f4a313f816c1"><td class="memItemLeft" align="right" valign="top"><a id="ga318ce843790a53d67e48f4a313f816c1" name="ga318ce843790a53d67e48f4a313f816c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT1</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga318ce843790a53d67e48f4a313f816c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select1. <br /></td></tr>
<tr class="separator:ga318ce843790a53d67e48f4a313f816c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803b92e83981ec41e43631ef1053d394"><td class="memItemLeft" align="right" valign="top"><a id="ga803b92e83981ec41e43631ef1053d394" name="ga803b92e83981ec41e43631ef1053d394"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT2</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga803b92e83981ec41e43631ef1053d394"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select2. <br /></td></tr>
<tr class="separator:ga803b92e83981ec41e43631ef1053d394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4063871044d7a566b58b5b0955b56d55"><td class="memItemLeft" align="right" valign="top"><a id="ga4063871044d7a566b58b5b0955b56d55" name="ga4063871044d7a566b58b5b0955b56d55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_CLK</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga4063871044d7a566b58b5b0955b56d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_clk. <br /></td></tr>
<tr class="separator:ga4063871044d7a566b58b5b0955b56d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memItemLeft" align="right" valign="top"><a id="ga2b6f3b9a4229f16e16191644d7a021ec" name="ga2b6f3b9a4229f16e16191644d7a021ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MISO</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_miso. <br /></td></tr>
<tr class="separator:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memItemLeft" align="right" valign="top"><a id="gac8e3a1c1ca5ed736ce59dbf11547e6ce" name="gac8e3a1c1ca5ed736ce59dbf11547e6ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MOSI</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_mosi. <br /></td></tr>
<tr class="separator:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9574bec687f52f612c85880c0285787c"><td class="memItemLeft" align="right" valign="top"><a id="ga9574bec687f52f612c85880c0285787c" name="ga9574bec687f52f612c85880c0285787c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT0</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga9574bec687f52f612c85880c0285787c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select0. <br /></td></tr>
<tr class="separator:ga9574bec687f52f612c85880c0285787c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b36390a895539ae18d8e5a661642ef"><td class="memItemLeft" align="right" valign="top"><a id="gaf2b36390a895539ae18d8e5a661642ef" name="gaf2b36390a895539ae18d8e5a661642ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT1</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gaf2b36390a895539ae18d8e5a661642ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select1. <br /></td></tr>
<tr class="separator:gaf2b36390a895539ae18d8e5a661642ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f130fdc79bade0b25b31d39bab151c"><td class="memItemLeft" align="right" valign="top"><a id="gae6f130fdc79bade0b25b31d39bab151c" name="gae6f130fdc79bade0b25b31d39bab151c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT2</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gae6f130fdc79bade0b25b31d39bab151c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select2. <br /></td></tr>
<tr class="separator:gae6f130fdc79bade0b25b31d39bab151c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memItemLeft" align="right" valign="top"><a id="ga25dd33bcc5f3fba5b23fb4d5d056e476" name="ga25dd33bcc5f3fba5b23fb4d5d056e476"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_CTS</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_cts. <br /></td></tr>
<tr class="separator:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memItemLeft" align="right" valign="top"><a id="ga9bfa51d83fd3fd131ff45de5d68c5c9e" name="ga9bfa51d83fd3fd131ff45de5d68c5c9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RTS</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rts. <br /></td></tr>
<tr class="separator:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memItemLeft" align="right" valign="top"><a id="ga54e48d58c2a0ca7b205fa0868a41844c" name="ga54e48d58c2a0ca7b205fa0868a41844c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RX</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rx. <br /></td></tr>
<tr class="separator:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memItemLeft" align="right" valign="top"><a id="ga90d6cd790e46fac220149ced8a6cf67d" name="ga90d6cd790e46fac220149ced8a6cf67d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_TX</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga90d6cd790e46fac220149ced8a6cf67d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_tx. <br /></td></tr>
<tr class="separator:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae412e083c2cc451e231e97921df65207"><td class="memItemLeft" align="right" valign="top"><a id="gae412e083c2cc451e231e97921df65207" name="gae412e083c2cc451e231e97921df65207"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_LINE</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gae412e083c2cc451e231e97921df65207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line. <br /></td></tr>
<tr class="separator:gae412e083c2cc451e231e97921df65207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f39d579dedec1f490b827cda147add"><td class="memItemLeft" align="right" valign="top"><a id="ga26f39d579dedec1f490b827cda147add" name="ga26f39d579dedec1f490b827cda147add"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_LINE_COMPL</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga26f39d579dedec1f490b827cda147add"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line_compl. <br /></td></tr>
<tr class="separator:ga26f39d579dedec1f490b827cda147add"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaeb8e98bae9b38e74d818c87459126983"><td class="memItemLeft" align="right" valign="top"><a id="gaeb8e98bae9b38e74d818c87459126983" name="gaeb8e98bae9b38e74d818c87459126983"></a>
typedef <a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#ga32b72cc538e1e50f80f249b475699296">cyhal_gpio_psc3_vqfn_48_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_gpio_t</b></td></tr>
<tr class="memdesc:gaeb8e98bae9b38e74d818c87459126983"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create generic name for the series/package specific type. <br /></td></tr>
<tr class="separator:gaeb8e98bae9b38e74d818c87459126983"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga32b72cc538e1e50f80f249b475699296"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#ga32b72cc538e1e50f80f249b475699296">cyhal_gpio_psc3_vqfn_48_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a3dbd1016ea99d087d747530418b89a01">NC</a> = 0xFF
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a23d505c049c81443b12e53d5b00b1be9">P0_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a12c69ba58f68ac9252a9e84170e354c7">P1_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296ac964ac363209c16f9e842d139f1821df">P1_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296aeeaaeb6232b5bd27b3d18c1699737e31">P2_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a33daef487e90b1d8ee897624249d060e">P2_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a10b4a9ccdcdec6c07ceedf09708bed1a">P2_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296ae1949ab941c558f0c66b48e8463bbada">P2_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296ab85e0c3af8cd4b57398754081786a201">P4_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296abd2abcc9f0b2483ad5a64032a1edf2f4">P4_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a1e48c9ef12a350ebab7de78ec4dfcb87">P4_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a76f6cddc146fd4886c8d1eb1099bcc54">P4_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296af63d6c0524b1c205fd59dbb1d3b7ba8e">P4_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 4)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a1ff8a55df2b4ae48feb5b1b7bf918605">P4_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 5)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a08e19d7fbc468ee5b85f72bd5b8ea52f">P4_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 6)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296aeda29bd945e3177aa5d34ffe23459682">P4_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 7)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a651caedfece9cfdc1054b06bdb19ef5c">P6_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a3e0cb355dfc40a09ddbcb3e2a646e186">P6_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a314f040c789cfa222f71ac693d4634b3">P6_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296ab8284593b459e295b454e59c33e16325">P6_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a5501c381b48783a8f77a78093edc1549">P7_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a9818bf8780ec2ee3c063663dc227b339">P7_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a2b42f6ebe228e231b10f05e2b9516000">P7_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a21e56d1f2d4d8b0b5e9c64479b91181b">P8_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a0db0c6042c3ddaa4549286faf95bed5a">P8_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a2f03e90ec98878f7c0550e1271d88c72">P8_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296ac541e7629d33ac2917e4b7f6a621fe9c">P8_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296ac556dc6692d40142383b444a0545fe6d">P9_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a39b31257ba13f758407bb87aa9d02526">P9_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a7219164e747c98cf7496d2cee556820e">P9_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a544416d11217d5b110f2cf47c5d115d8">AN_A0</a> = CYHAL_GET_GPIO(NC, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296af942f126202cc775eb905c2fb2ce40d2">AN_A1</a> = CYHAL_GET_GPIO(NC, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a1f058bb5553361262b288350d58c132d">AN_A2</a> = CYHAL_GET_GPIO(NC, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a74ae2fc3caf1855620021bb8ace62e73">AN_A3</a> = CYHAL_GET_GPIO(NC, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a50925ba627b855ccc9dc500a7e031d73">AN_A4</a> = CYHAL_GET_GPIO(NC, 4)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a9816ddb6c1ab53cdd286640866ee0f68">AN_A5</a> = CYHAL_GET_GPIO(NC, 5)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296aab54ceb6cdf70cf9981b8badd5be5d8c">AN_B1</a> = CYHAL_GET_GPIO(NC, 9)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a9901eaf22d59055503b3dc38fb66e577">AN_B2</a> = CYHAL_GET_GPIO(NC, 10)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a0e12b3028976db79a02eeab5798a1391">AN_B3</a> = CYHAL_GET_GPIO(NC, 11)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#gga32b72cc538e1e50f80f249b475699296a4a174a24e4b0a04cc7ee4ecd0f5c198f">AN_B4</a> = CYHAL_GET_GPIO(NC, 12)
<br />
 }</td></tr>
<tr class="memdesc:ga32b72cc538e1e50f80f249b475699296"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definitions for all of the pins that are bonded out on in the VQFN-48 package for the PSC3 series.  <a href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#ga32b72cc538e1e50f80f249b475699296">More...</a><br /></td></tr>
<tr class="separator:ga32b72cc538e1e50f80f249b475699296"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga64b837401cefe1774da85e84ef03d0d8"><td class="memItemLeft" align="right" valign="top"><a id="ga64b837401cefe1774da85e84ef03d0d8" name="ga64b837401cefe1774da85e84ef03d0d8"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_canfd_ttcan_rx</b> [3]</td></tr>
<tr class="memdesc:ga64b837401cefe1774da85e84ef03d0d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the canfd_ttcan_rx signal. <br /></td></tr>
<tr class="separator:ga64b837401cefe1774da85e84ef03d0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4387a4be34b65adf7ef1ce17e121dd"><td class="memItemLeft" align="right" valign="top"><a id="ga5a4387a4be34b65adf7ef1ce17e121dd" name="ga5a4387a4be34b65adf7ef1ce17e121dd"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_canfd_ttcan_tx</b> [3]</td></tr>
<tr class="memdesc:ga5a4387a4be34b65adf7ef1ce17e121dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the canfd_ttcan_tx signal. <br /></td></tr>
<tr class="separator:ga5a4387a4be34b65adf7ef1ce17e121dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec325a7be768ac96ff1dfecfdbce5e59"><td class="memItemLeft" align="right" valign="top"><a id="gaec325a7be768ac96ff1dfecfdbce5e59" name="gaec325a7be768ac96ff1dfecfdbce5e59"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_clk_fm_pump</b> [1]</td></tr>
<tr class="memdesc:gaec325a7be768ac96ff1dfecfdbce5e59"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_clk_fm_pump signal. <br /></td></tr>
<tr class="separator:gaec325a7be768ac96ff1dfecfdbce5e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ecdc76f0c1a95949b48d4f369cc5f68"><td class="memItemLeft" align="right" valign="top"><a id="ga4ecdc76f0c1a95949b48d4f369cc5f68" name="ga4ecdc76f0c1a95949b48d4f369cc5f68"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_fault</b> [2]</td></tr>
<tr class="memdesc:ga4ecdc76f0c1a95949b48d4f369cc5f68"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_fault signal. <br /></td></tr>
<tr class="separator:ga4ecdc76f0c1a95949b48d4f369cc5f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a2b91e46f4d9a474dd638004ee79a4"><td class="memItemLeft" align="right" valign="top"><a id="ga93a2b91e46f4d9a474dd638004ee79a4" name="ga93a2b91e46f4d9a474dd638004ee79a4"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_debug600_clk_swj_swclk_tclk</b> [1]</td></tr>
<tr class="memdesc:ga93a2b91e46f4d9a474dd638004ee79a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the debug600_clk_swj_swclk_tclk signal. <br /></td></tr>
<tr class="separator:ga93a2b91e46f4d9a474dd638004ee79a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac316011d286215d85064d9ca0c72442"><td class="memItemLeft" align="right" valign="top"><a id="gaac316011d286215d85064d9ca0c72442" name="gaac316011d286215d85064d9ca0c72442"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_debug600_rst_swj_trstn</b> [1]</td></tr>
<tr class="memdesc:gaac316011d286215d85064d9ca0c72442"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the debug600_rst_swj_trstn signal. <br /></td></tr>
<tr class="separator:gaac316011d286215d85064d9ca0c72442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2b3c409523cfe68271c3224b866561"><td class="memItemLeft" align="right" valign="top"><a id="ga0e2b3c409523cfe68271c3224b866561" name="ga0e2b3c409523cfe68271c3224b866561"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_debug600_swj_swdio_tms</b> [1]</td></tr>
<tr class="memdesc:ga0e2b3c409523cfe68271c3224b866561"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the debug600_swj_swdio_tms signal. <br /></td></tr>
<tr class="separator:ga0e2b3c409523cfe68271c3224b866561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba3713c14d7e687febcdeb7c5d844ad6"><td class="memItemLeft" align="right" valign="top"><a id="gaba3713c14d7e687febcdeb7c5d844ad6" name="gaba3713c14d7e687febcdeb7c5d844ad6"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_debug600_swj_swdoe_tdi</b> [1]</td></tr>
<tr class="memdesc:gaba3713c14d7e687febcdeb7c5d844ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the debug600_swj_swdoe_tdi signal. <br /></td></tr>
<tr class="separator:gaba3713c14d7e687febcdeb7c5d844ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51ab9ea7cb656dd05016a3c568a68df"><td class="memItemLeft" align="right" valign="top"><a id="gad51ab9ea7cb656dd05016a3c568a68df" name="gad51ab9ea7cb656dd05016a3c568a68df"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_debug600_swj_swo_tdo</b> [1]</td></tr>
<tr class="memdesc:gad51ab9ea7cb656dd05016a3c568a68df"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the debug600_swj_swo_tdo signal. <br /></td></tr>
<tr class="separator:gad51ab9ea7cb656dd05016a3c568a68df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58a6ccfa57e6f857d1b5825aea807d1e"><td class="memItemLeft" align="right" valign="top"><a id="ga58a6ccfa57e6f857d1b5825aea807d1e" name="ga58a6ccfa57e6f857d1b5825aea807d1e"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_debug600_trace_clock</b> [1]</td></tr>
<tr class="memdesc:ga58a6ccfa57e6f857d1b5825aea807d1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the debug600_trace_clock signal. <br /></td></tr>
<tr class="separator:ga58a6ccfa57e6f857d1b5825aea807d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48d3e4fe0ad2d4c61ed2ac80e81d832"><td class="memItemLeft" align="right" valign="top"><a id="gac48d3e4fe0ad2d4c61ed2ac80e81d832" name="gac48d3e4fe0ad2d4c61ed2ac80e81d832"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_debug600_trace_data</b> [7]</td></tr>
<tr class="memdesc:gac48d3e4fe0ad2d4c61ed2ac80e81d832"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the debug600_trace_data signal. <br /></td></tr>
<tr class="separator:gac48d3e4fe0ad2d4c61ed2ac80e81d832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9867472e2b3ff245eaed06a736836e"><td class="memItemLeft" align="right" valign="top"><a id="ga7a9867472e2b3ff245eaed06a736836e" name="ga7a9867472e2b3ff245eaed06a736836e"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_lpcomp_inn_comp</b> [2]</td></tr>
<tr class="memdesc:ga7a9867472e2b3ff245eaed06a736836e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_inn_comp signal. <br /></td></tr>
<tr class="separator:ga7a9867472e2b3ff245eaed06a736836e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8cc77365deff1072796431c5a4dc299"><td class="memItemLeft" align="right" valign="top"><a id="gad8cc77365deff1072796431c5a4dc299" name="gad8cc77365deff1072796431c5a4dc299"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_lpcomp_inp_comp</b> [2]</td></tr>
<tr class="memdesc:gad8cc77365deff1072796431c5a4dc299"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_inp_comp signal. <br /></td></tr>
<tr class="separator:gad8cc77365deff1072796431c5a4dc299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901ce1a1f5d8726437af0ce94ff635b3"><td class="memItemLeft" align="right" valign="top"><a id="ga901ce1a1f5d8726437af0ce94ff635b3" name="ga901ce1a1f5d8726437af0ce94ff635b3"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_pass_an_a_pad_aio</b> [6]</td></tr>
<tr class="memdesc:ga901ce1a1f5d8726437af0ce94ff635b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_an_a_pad_aio signal. <br /></td></tr>
<tr class="separator:ga901ce1a1f5d8726437af0ce94ff635b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7baf1a123baa51e8d6063f604a14d1a"><td class="memItemLeft" align="right" valign="top"><a id="gae7baf1a123baa51e8d6063f604a14d1a" name="gae7baf1a123baa51e8d6063f604a14d1a"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_pass_an_b_pad_aio</b> [4]</td></tr>
<tr class="memdesc:gae7baf1a123baa51e8d6063f604a14d1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_an_b_pad_aio signal. <br /></td></tr>
<tr class="separator:gae7baf1a123baa51e8d6063f604a14d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb240b9ce4d67e7acfd3e8110c4629ae"><td class="memItemLeft" align="right" valign="top"><a id="gafb240b9ce4d67e7acfd3e8110c4629ae" name="gafb240b9ce4d67e7acfd3e8110c4629ae"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_pass_gpio_00_aio</b> [1]</td></tr>
<tr class="memdesc:gafb240b9ce4d67e7acfd3e8110c4629ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_gpio_00_aio signal. <br /></td></tr>
<tr class="separator:gafb240b9ce4d67e7acfd3e8110c4629ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc126f989be23d13cfe7545fa484b60"><td class="memItemLeft" align="right" valign="top"><a id="gadbc126f989be23d13cfe7545fa484b60" name="gadbc126f989be23d13cfe7545fa484b60"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_pass_gpio_01_aio</b> [1]</td></tr>
<tr class="memdesc:gadbc126f989be23d13cfe7545fa484b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_gpio_01_aio signal. <br /></td></tr>
<tr class="separator:gadbc126f989be23d13cfe7545fa484b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5152af9ecae7416b53b87a3f140a6a"><td class="memItemLeft" align="right" valign="top"><a id="gaab5152af9ecae7416b53b87a3f140a6a" name="gaab5152af9ecae7416b53b87a3f140a6a"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_pass_mcpass_dclk</b> [1]</td></tr>
<tr class="memdesc:gaab5152af9ecae7416b53b87a3f140a6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_mcpass_dclk signal. <br /></td></tr>
<tr class="separator:gaab5152af9ecae7416b53b87a3f140a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab97d9038108cf967995023d00e67bc42"><td class="memItemLeft" align="right" valign="top"><a id="gab97d9038108cf967995023d00e67bc42" name="gab97d9038108cf967995023d00e67bc42"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_pass_mcpass_dout</b> [7]</td></tr>
<tr class="memdesc:gab97d9038108cf967995023d00e67bc42"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_mcpass_dout signal. <br /></td></tr>
<tr class="separator:gab97d9038108cf967995023d00e67bc42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2290c8052c6d64eb8bf425095b1567d0"><td class="memItemLeft" align="right" valign="top"><a id="ga2290c8052c6d64eb8bf425095b1567d0" name="ga2290c8052c6d64eb8bf425095b1567d0"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_peri_tr_io_input</b> [29]</td></tr>
<tr class="memdesc:ga2290c8052c6d64eb8bf425095b1567d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the peri_tr_io_input signal. <br /></td></tr>
<tr class="separator:ga2290c8052c6d64eb8bf425095b1567d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bda768f6bfc0ba9bebd7628cc0e353a"><td class="memItemLeft" align="right" valign="top"><a id="ga5bda768f6bfc0ba9bebd7628cc0e353a" name="ga5bda768f6bfc0ba9bebd7628cc0e353a"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_peri_tr_io_output</b> [59]</td></tr>
<tr class="memdesc:ga5bda768f6bfc0ba9bebd7628cc0e353a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the peri_tr_io_output signal. <br /></td></tr>
<tr class="separator:ga5bda768f6bfc0ba9bebd7628cc0e353a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6debdb8d370ad19aa8cc8849d0e7b350"><td class="memItemLeft" align="right" valign="top"><a id="ga6debdb8d370ad19aa8cc8849d0e7b350" name="ga6debdb8d370ad19aa8cc8849d0e7b350"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_i2c_scl</b> [7]</td></tr>
<tr class="memdesc:ga6debdb8d370ad19aa8cc8849d0e7b350"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_scl signal. <br /></td></tr>
<tr class="separator:ga6debdb8d370ad19aa8cc8849d0e7b350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab014833a17bff29b53e8b237b6a6061b"><td class="memItemLeft" align="right" valign="top"><a id="gab014833a17bff29b53e8b237b6a6061b" name="gab014833a17bff29b53e8b237b6a6061b"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_i2c_sda</b> [7]</td></tr>
<tr class="memdesc:gab014833a17bff29b53e8b237b6a6061b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_sda signal. <br /></td></tr>
<tr class="separator:gab014833a17bff29b53e8b237b6a6061b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc07ac505c7ef6df1cce392cab77ba7f"><td class="memItemLeft" align="right" valign="top"><a id="gacc07ac505c7ef6df1cce392cab77ba7f" name="gacc07ac505c7ef6df1cce392cab77ba7f"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_clk</b> [6]</td></tr>
<tr class="memdesc:gacc07ac505c7ef6df1cce392cab77ba7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_clk signal. <br /></td></tr>
<tr class="separator:gacc07ac505c7ef6df1cce392cab77ba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade57139db92743c2e3d5e90aac331d73"><td class="memItemLeft" align="right" valign="top"><a id="gade57139db92743c2e3d5e90aac331d73" name="gade57139db92743c2e3d5e90aac331d73"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_miso</b> [7]</td></tr>
<tr class="memdesc:gade57139db92743c2e3d5e90aac331d73"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_miso signal. <br /></td></tr>
<tr class="separator:gade57139db92743c2e3d5e90aac331d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga041c730b90d7f405946debd2677104c3"><td class="memItemLeft" align="right" valign="top"><a id="ga041c730b90d7f405946debd2677104c3" name="ga041c730b90d7f405946debd2677104c3"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_mosi</b> [7]</td></tr>
<tr class="memdesc:ga041c730b90d7f405946debd2677104c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_mosi signal. <br /></td></tr>
<tr class="separator:ga041c730b90d7f405946debd2677104c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe598c65957d42f295d97744e1f96827"><td class="memItemLeft" align="right" valign="top"><a id="gafe598c65957d42f295d97744e1f96827" name="gafe598c65957d42f295d97744e1f96827"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_select0</b> [4]</td></tr>
<tr class="memdesc:gafe598c65957d42f295d97744e1f96827"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select0 signal. <br /></td></tr>
<tr class="separator:gafe598c65957d42f295d97744e1f96827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f8249bef212df6308296c485fce2d7b"><td class="memItemLeft" align="right" valign="top"><a id="ga2f8249bef212df6308296c485fce2d7b" name="ga2f8249bef212df6308296c485fce2d7b"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_select1</b> [1]</td></tr>
<tr class="memdesc:ga2f8249bef212df6308296c485fce2d7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select1 signal. <br /></td></tr>
<tr class="separator:ga2f8249bef212df6308296c485fce2d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6612569e815c238b02340222fef2867"><td class="memItemLeft" align="right" valign="top"><a id="gaa6612569e815c238b02340222fef2867" name="gaa6612569e815c238b02340222fef2867"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_select2</b> [1]</td></tr>
<tr class="memdesc:gaa6612569e815c238b02340222fef2867"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select2 signal. <br /></td></tr>
<tr class="separator:gaa6612569e815c238b02340222fef2867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d27f7a1370334611ac7967afa4d5f15"><td class="memItemLeft" align="right" valign="top"><a id="ga7d27f7a1370334611ac7967afa4d5f15" name="ga7d27f7a1370334611ac7967afa4d5f15"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_clk</b> [6]</td></tr>
<tr class="memdesc:ga7d27f7a1370334611ac7967afa4d5f15"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_clk signal. <br /></td></tr>
<tr class="separator:ga7d27f7a1370334611ac7967afa4d5f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6244ff0fb6688b13655d5d0a953c497"><td class="memItemLeft" align="right" valign="top"><a id="gaa6244ff0fb6688b13655d5d0a953c497" name="gaa6244ff0fb6688b13655d5d0a953c497"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_miso</b> [7]</td></tr>
<tr class="memdesc:gaa6244ff0fb6688b13655d5d0a953c497"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_miso signal. <br /></td></tr>
<tr class="separator:gaa6244ff0fb6688b13655d5d0a953c497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e9e2f14a0eea38e8c933aefb2f9693"><td class="memItemLeft" align="right" valign="top"><a id="gaa7e9e2f14a0eea38e8c933aefb2f9693" name="gaa7e9e2f14a0eea38e8c933aefb2f9693"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_mosi</b> [7]</td></tr>
<tr class="memdesc:gaa7e9e2f14a0eea38e8c933aefb2f9693"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_mosi signal. <br /></td></tr>
<tr class="separator:gaa7e9e2f14a0eea38e8c933aefb2f9693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9cb643781d46cf384664aa6f3a59dc"><td class="memItemLeft" align="right" valign="top"><a id="ga4f9cb643781d46cf384664aa6f3a59dc" name="ga4f9cb643781d46cf384664aa6f3a59dc"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_select0</b> [4]</td></tr>
<tr class="memdesc:ga4f9cb643781d46cf384664aa6f3a59dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select0 signal. <br /></td></tr>
<tr class="separator:ga4f9cb643781d46cf384664aa6f3a59dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ff70327d1813e2c44fd1d98c5f94b93"><td class="memItemLeft" align="right" valign="top"><a id="ga6ff70327d1813e2c44fd1d98c5f94b93" name="ga6ff70327d1813e2c44fd1d98c5f94b93"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_select1</b> [1]</td></tr>
<tr class="memdesc:ga6ff70327d1813e2c44fd1d98c5f94b93"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select1 signal. <br /></td></tr>
<tr class="separator:ga6ff70327d1813e2c44fd1d98c5f94b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45bf35cc2c005041ddcd8215cc5064e0"><td class="memItemLeft" align="right" valign="top"><a id="ga45bf35cc2c005041ddcd8215cc5064e0" name="ga45bf35cc2c005041ddcd8215cc5064e0"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_select2</b> [1]</td></tr>
<tr class="memdesc:ga45bf35cc2c005041ddcd8215cc5064e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select2 signal. <br /></td></tr>
<tr class="separator:ga45bf35cc2c005041ddcd8215cc5064e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7dd0d3b213b68c419c783e9c015e11f"><td class="memItemLeft" align="right" valign="top"><a id="gad7dd0d3b213b68c419c783e9c015e11f" name="gad7dd0d3b213b68c419c783e9c015e11f"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_uart_cts</b> [6]</td></tr>
<tr class="memdesc:gad7dd0d3b213b68c419c783e9c015e11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_cts signal. <br /></td></tr>
<tr class="separator:gad7dd0d3b213b68c419c783e9c015e11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb958e8a22ca82ac7d50ce7fa4538c12"><td class="memItemLeft" align="right" valign="top"><a id="gacb958e8a22ca82ac7d50ce7fa4538c12" name="gacb958e8a22ca82ac7d50ce7fa4538c12"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_uart_rts</b> [4]</td></tr>
<tr class="memdesc:gacb958e8a22ca82ac7d50ce7fa4538c12"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rts signal. <br /></td></tr>
<tr class="separator:gacb958e8a22ca82ac7d50ce7fa4538c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1458c3948ff42ad2b367dabe8444e2f"><td class="memItemLeft" align="right" valign="top"><a id="gaf1458c3948ff42ad2b367dabe8444e2f" name="gaf1458c3948ff42ad2b367dabe8444e2f"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_uart_rx</b> [7]</td></tr>
<tr class="memdesc:gaf1458c3948ff42ad2b367dabe8444e2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rx signal. <br /></td></tr>
<tr class="separator:gaf1458c3948ff42ad2b367dabe8444e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabba34c938890f345c794b02e4b3b19dc"><td class="memItemLeft" align="right" valign="top"><a id="gabba34c938890f345c794b02e4b3b19dc" name="gabba34c938890f345c794b02e4b3b19dc"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_uart_tx</b> [7]</td></tr>
<tr class="memdesc:gabba34c938890f345c794b02e4b3b19dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_tx signal. <br /></td></tr>
<tr class="separator:gabba34c938890f345c794b02e4b3b19dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33c99576a3ddf06999ea65980bf644a2"><td class="memItemLeft" align="right" valign="top"><a id="ga33c99576a3ddf06999ea65980bf644a2" name="ga33c99576a3ddf06999ea65980bf644a2"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_tcpwm_line</b> [14]</td></tr>
<tr class="memdesc:ga33c99576a3ddf06999ea65980bf644a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line signal. <br /></td></tr>
<tr class="separator:ga33c99576a3ddf06999ea65980bf644a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a1e7f4fdee232541f7311e08cac462"><td class="memItemLeft" align="right" valign="top"><a id="gad6a1e7f4fdee232541f7311e08cac462" name="gad6a1e7f4fdee232541f7311e08cac462"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_tcpwm_line_compl</b> [12]</td></tr>
<tr class="memdesc:gad6a1e7f4fdee232541f7311e08cac462"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line_compl signal. <br /></td></tr>
<tr class="separator:gad6a1e7f4fdee232541f7311e08cac462"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcyhal__resource__pin__mapping__t" id="structcyhal__resource__pin__mapping__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcyhal__resource__pin__mapping__t">&#9670;&nbsp;</a></span>cyhal_resource_pin_mapping_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cyhal_resource_pin_mapping_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4fa13cb0d2ae96aeeb50c0c0c63e3b91" name="a4fa13cb0d2ae96aeeb50c0c0c63e3b91"></a>uint8_t</td>
<td class="fieldname">
block_num</td>
<td class="fielddoc">
The block number of the resource with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a023ce9599d5a2fe07f82dd3cf5a7570b" name="a023ce9599d5a2fe07f82dd3cf5a7570b"></a>uint8_t</td>
<td class="fieldname">
channel_num</td>
<td class="fielddoc">
The channel number of the block with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a61f6033fdaae54a06ac8e63656b2a37a" name="a61f6033fdaae54a06ac8e63656b2a37a"></a><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#ga707195ce0627016bf371643bdd9caa51">cyhal_gpio_t</a></td>
<td class="fieldname">
pin</td>
<td class="fielddoc">
The GPIO pin the connection is with. </td></tr>
<tr><td class="fieldtype">
<a id="ad4514be01ab83c7248c320b3232145c1" name="ad4514be01ab83c7248c320b3232145c1"></a>en_hsiom_sel_t</td>
<td class="fieldname">
hsiom</td>
<td class="fielddoc">
The HSIOM configuration value. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga32b72cc538e1e50f80f249b475699296" name="ga32b72cc538e1e50f80f249b475699296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32b72cc538e1e50f80f249b475699296">&#9670;&nbsp;</a></span>cyhal_gpio_psc3_vqfn_48_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__hal__impl__pin__package__psc3__vqfn__48.html#ga32b72cc538e1e50f80f249b475699296">cyhal_gpio_psc3_vqfn_48_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definitions for all of the pins that are bonded out on in the VQFN-48 package for the PSC3 series. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a3dbd1016ea99d087d747530418b89a01" name="gga32b72cc538e1e50f80f249b475699296a3dbd1016ea99d087d747530418b89a01"></a>NC&#160;</td><td class="fielddoc"><p >No Connect/Invalid Pin. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a23d505c049c81443b12e53d5b00b1be9" name="gga32b72cc538e1e50f80f249b475699296a23d505c049c81443b12e53d5b00b1be9"></a>P0_0&#160;</td><td class="fielddoc"><p >Port 0 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a12c69ba58f68ac9252a9e84170e354c7" name="gga32b72cc538e1e50f80f249b475699296a12c69ba58f68ac9252a9e84170e354c7"></a>P1_2&#160;</td><td class="fielddoc"><p >Port 1 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296ac964ac363209c16f9e842d139f1821df" name="gga32b72cc538e1e50f80f249b475699296ac964ac363209c16f9e842d139f1821df"></a>P1_3&#160;</td><td class="fielddoc"><p >Port 1 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296aeeaaeb6232b5bd27b3d18c1699737e31" name="gga32b72cc538e1e50f80f249b475699296aeeaaeb6232b5bd27b3d18c1699737e31"></a>P2_0&#160;</td><td class="fielddoc"><p >Port 2 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a33daef487e90b1d8ee897624249d060e" name="gga32b72cc538e1e50f80f249b475699296a33daef487e90b1d8ee897624249d060e"></a>P2_1&#160;</td><td class="fielddoc"><p >Port 2 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a10b4a9ccdcdec6c07ceedf09708bed1a" name="gga32b72cc538e1e50f80f249b475699296a10b4a9ccdcdec6c07ceedf09708bed1a"></a>P2_2&#160;</td><td class="fielddoc"><p >Port 2 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296ae1949ab941c558f0c66b48e8463bbada" name="gga32b72cc538e1e50f80f249b475699296ae1949ab941c558f0c66b48e8463bbada"></a>P2_3&#160;</td><td class="fielddoc"><p >Port 2 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296ab85e0c3af8cd4b57398754081786a201" name="gga32b72cc538e1e50f80f249b475699296ab85e0c3af8cd4b57398754081786a201"></a>P4_0&#160;</td><td class="fielddoc"><p >Port 4 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296abd2abcc9f0b2483ad5a64032a1edf2f4" name="gga32b72cc538e1e50f80f249b475699296abd2abcc9f0b2483ad5a64032a1edf2f4"></a>P4_1&#160;</td><td class="fielddoc"><p >Port 4 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a1e48c9ef12a350ebab7de78ec4dfcb87" name="gga32b72cc538e1e50f80f249b475699296a1e48c9ef12a350ebab7de78ec4dfcb87"></a>P4_2&#160;</td><td class="fielddoc"><p >Port 4 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a76f6cddc146fd4886c8d1eb1099bcc54" name="gga32b72cc538e1e50f80f249b475699296a76f6cddc146fd4886c8d1eb1099bcc54"></a>P4_3&#160;</td><td class="fielddoc"><p >Port 4 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296af63d6c0524b1c205fd59dbb1d3b7ba8e" name="gga32b72cc538e1e50f80f249b475699296af63d6c0524b1c205fd59dbb1d3b7ba8e"></a>P4_4&#160;</td><td class="fielddoc"><p >Port 4 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a1ff8a55df2b4ae48feb5b1b7bf918605" name="gga32b72cc538e1e50f80f249b475699296a1ff8a55df2b4ae48feb5b1b7bf918605"></a>P4_5&#160;</td><td class="fielddoc"><p >Port 4 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a08e19d7fbc468ee5b85f72bd5b8ea52f" name="gga32b72cc538e1e50f80f249b475699296a08e19d7fbc468ee5b85f72bd5b8ea52f"></a>P4_6&#160;</td><td class="fielddoc"><p >Port 4 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296aeda29bd945e3177aa5d34ffe23459682" name="gga32b72cc538e1e50f80f249b475699296aeda29bd945e3177aa5d34ffe23459682"></a>P4_7&#160;</td><td class="fielddoc"><p >Port 4 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a651caedfece9cfdc1054b06bdb19ef5c" name="gga32b72cc538e1e50f80f249b475699296a651caedfece9cfdc1054b06bdb19ef5c"></a>P6_0&#160;</td><td class="fielddoc"><p >Port 6 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a3e0cb355dfc40a09ddbcb3e2a646e186" name="gga32b72cc538e1e50f80f249b475699296a3e0cb355dfc40a09ddbcb3e2a646e186"></a>P6_1&#160;</td><td class="fielddoc"><p >Port 6 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a314f040c789cfa222f71ac693d4634b3" name="gga32b72cc538e1e50f80f249b475699296a314f040c789cfa222f71ac693d4634b3"></a>P6_2&#160;</td><td class="fielddoc"><p >Port 6 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296ab8284593b459e295b454e59c33e16325" name="gga32b72cc538e1e50f80f249b475699296ab8284593b459e295b454e59c33e16325"></a>P6_3&#160;</td><td class="fielddoc"><p >Port 6 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a5501c381b48783a8f77a78093edc1549" name="gga32b72cc538e1e50f80f249b475699296a5501c381b48783a8f77a78093edc1549"></a>P7_0&#160;</td><td class="fielddoc"><p >Port 7 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a9818bf8780ec2ee3c063663dc227b339" name="gga32b72cc538e1e50f80f249b475699296a9818bf8780ec2ee3c063663dc227b339"></a>P7_1&#160;</td><td class="fielddoc"><p >Port 7 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a2b42f6ebe228e231b10f05e2b9516000" name="gga32b72cc538e1e50f80f249b475699296a2b42f6ebe228e231b10f05e2b9516000"></a>P7_2&#160;</td><td class="fielddoc"><p >Port 7 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a21e56d1f2d4d8b0b5e9c64479b91181b" name="gga32b72cc538e1e50f80f249b475699296a21e56d1f2d4d8b0b5e9c64479b91181b"></a>P8_0&#160;</td><td class="fielddoc"><p >Port 8 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a0db0c6042c3ddaa4549286faf95bed5a" name="gga32b72cc538e1e50f80f249b475699296a0db0c6042c3ddaa4549286faf95bed5a"></a>P8_1&#160;</td><td class="fielddoc"><p >Port 8 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a2f03e90ec98878f7c0550e1271d88c72" name="gga32b72cc538e1e50f80f249b475699296a2f03e90ec98878f7c0550e1271d88c72"></a>P8_2&#160;</td><td class="fielddoc"><p >Port 8 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296ac541e7629d33ac2917e4b7f6a621fe9c" name="gga32b72cc538e1e50f80f249b475699296ac541e7629d33ac2917e4b7f6a621fe9c"></a>P8_3&#160;</td><td class="fielddoc"><p >Port 8 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296ac556dc6692d40142383b444a0545fe6d" name="gga32b72cc538e1e50f80f249b475699296ac556dc6692d40142383b444a0545fe6d"></a>P9_0&#160;</td><td class="fielddoc"><p >Port 9 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a39b31257ba13f758407bb87aa9d02526" name="gga32b72cc538e1e50f80f249b475699296a39b31257ba13f758407bb87aa9d02526"></a>P9_2&#160;</td><td class="fielddoc"><p >Port 9 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a7219164e747c98cf7496d2cee556820e" name="gga32b72cc538e1e50f80f249b475699296a7219164e747c98cf7496d2cee556820e"></a>P9_3&#160;</td><td class="fielddoc"><p >Port 9 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a544416d11217d5b110f2cf47c5d115d8" name="gga32b72cc538e1e50f80f249b475699296a544416d11217d5b110f2cf47c5d115d8"></a>AN_A0&#160;</td><td class="fielddoc"><p >AN_A Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296af942f126202cc775eb905c2fb2ce40d2" name="gga32b72cc538e1e50f80f249b475699296af942f126202cc775eb905c2fb2ce40d2"></a>AN_A1&#160;</td><td class="fielddoc"><p >AN_A Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a1f058bb5553361262b288350d58c132d" name="gga32b72cc538e1e50f80f249b475699296a1f058bb5553361262b288350d58c132d"></a>AN_A2&#160;</td><td class="fielddoc"><p >AN_A Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a74ae2fc3caf1855620021bb8ace62e73" name="gga32b72cc538e1e50f80f249b475699296a74ae2fc3caf1855620021bb8ace62e73"></a>AN_A3&#160;</td><td class="fielddoc"><p >AN_A Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a50925ba627b855ccc9dc500a7e031d73" name="gga32b72cc538e1e50f80f249b475699296a50925ba627b855ccc9dc500a7e031d73"></a>AN_A4&#160;</td><td class="fielddoc"><p >AN_A Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a9816ddb6c1ab53cdd286640866ee0f68" name="gga32b72cc538e1e50f80f249b475699296a9816ddb6c1ab53cdd286640866ee0f68"></a>AN_A5&#160;</td><td class="fielddoc"><p >AN_A Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296aab54ceb6cdf70cf9981b8badd5be5d8c" name="gga32b72cc538e1e50f80f249b475699296aab54ceb6cdf70cf9981b8badd5be5d8c"></a>AN_B1&#160;</td><td class="fielddoc"><p >AN_B Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a9901eaf22d59055503b3dc38fb66e577" name="gga32b72cc538e1e50f80f249b475699296a9901eaf22d59055503b3dc38fb66e577"></a>AN_B2&#160;</td><td class="fielddoc"><p >AN_B Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a0e12b3028976db79a02eeab5798a1391" name="gga32b72cc538e1e50f80f249b475699296a0e12b3028976db79a02eeab5798a1391"></a>AN_B3&#160;</td><td class="fielddoc"><p >AN_B Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga32b72cc538e1e50f80f249b475699296a4a174a24e4b0a04cc7ee4ecd0f5c198f" name="gga32b72cc538e1e50f80f249b475699296a4a174a24e4b0a04cc7ee4ecd0f5c198f"></a>AN_B4&#160;</td><td class="fielddoc"><p >AN_B Pin 4. </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>Hardware Abstraction Layer (HAL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
