Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/PCC-CS492/BIT4_ADDER_SUBTRACTOR/bit4_adder_subtractor_test_isim_beh.exe -prj /home/ise/PCC-CS492/BIT4_ADDER_SUBTRACTOR/bit4_adder_subtractor_test_beh.prj work.bit4_adder_subtractor_test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/PCC-CS492/BIT4_ADDER_SUBTRACTOR/../XOR/xor_rtl.vhd" into library work
Parsing VHDL file "/home/ise/PCC-CS492/BIT4_ADDER_SUBTRACTOR/../FULL_ADDER/full_adder_rtl.vhd" into library work
Parsing VHDL file "/home/ise/PCC-CS492/BIT4_ADDER_SUBTRACTOR/bit4_adder_subtractor_rtl.vhd" into library work
Parsing VHDL file "/home/ise/PCC-CS492/BIT4_ADDER_SUBTRACTOR/bit4_adder_subtractor_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95440 KB
Fuse CPU Usage: 8450 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity xor_rtl [xor_rtl_default]
Compiling architecture behavioral of entity full_adder_rtl [full_adder_rtl_default]
Compiling architecture behavioral of entity bit4_adder_subtractor [bit4_adder_subtractor_default]
Compiling architecture behavior of entity bit4_adder_subtractor_test
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable /home/ise/PCC-CS492/BIT4_ADDER_SUBTRACTOR/bit4_adder_subtractor_test_isim_beh.exe
Fuse Memory Usage: 921204 KB
Fuse CPU Usage: 8810 ms
GCC CPU Usage: 2090 ms
