# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {D:/Documenten/AA Electrical Engineering/de0_fpga_projects/startup_fsm/startup_fsm_top_tb.vhd} 
# Loading project startup_fsm
# Compile of gen25mhz.vhd was successful.
# Compile of startup.vhd was successful.
# Compile of startup_fsm_top.vhd was successful.
# Compile of startup_fsm_top_tb.vhd was successful.
# 4 compiles, 0 failed with no errors. 
# Compile of startup_fsm_top.vhd was successful.
vsim -novopt work.write_fsm_top_tb
# vsim -novopt work.write_fsm_top_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.write_fsm_top_tb(structural)
# Loading work.startup_fsm_top(structural)
# Loading ieee.numeric_std(body)
# Loading work.gen25mhz(bhv)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.startup_fsm(behavioural)
add wave sim:/write_fsm_top_tb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: 11565  Hostname: DESKTOP-8NGK91G  ProcessID: 17360
# 
#           Attempting to use alternate WLF file "./wlftesg6n2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftesg6n2
# 
run 200 ms
