module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  id_7 id_8 (
      .id_4(id_5),
      .id_6(id_4)
  );
  id_9 id_10 (
      .id_6(id_5 < id_6),
      .id_5(id_5),
      .id_2(id_4),
      .id_6(id_4),
      .id_5(id_1),
      .id_3(id_2)
  );
  id_11 id_12 (
      .id_1(id_1),
      .id_5(1)
  );
  logic id_13 (
      id_3,
      id_5,
      id_1
  );
  id_14 id_15 (
      .id_4 (id_1),
      .id_10(id_4),
      .id_2 (id_4),
      .id_3 (id_12),
      .id_1 (id_4)
  );
  assign id_1 = id_8;
  id_16 id_17 (
      .id_1 (id_4),
      .id_15(id_13),
      .id_4 (id_1),
      .id_6 (id_8)
  );
  id_18 id_19 (
      .id_2 (id_12),
      .id_15(id_13),
      .id_2 (id_8)
  );
  id_20 id_21 (
      .id_6 (id_15),
      .id_5 (id_1),
      .id_13(id_12),
      .id_4 (id_12)
  );
  id_22 id_23 (
      .id_21(id_6),
      .id_2 (id_19),
      .id_6 (id_3)
  );
endmodule
