# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 4
attribute \src "dut.sv:1.1-20.10"
attribute \cells_not_processed 1
module \simple_memory_noreset
  wire width 4 $memwr$\memory$addr$1
  wire width 8 $memwr$\memory$data$2
  wire $memwr$\memory$en$3
  attribute \src "dut.sv:4.24-4.28"
  wire width 4 input 3 \addr
  attribute \src "dut.sv:2.24-2.27"
  wire input 1 \clk
  attribute \src "dut.sv:5.24-5.31"
  wire width 8 input 4 \data_in
  attribute \src "dut.sv:6.24-6.32"
  wire width 8 output 5 \data_out
  wire width 8 \memrd_memory_DATA
  attribute \src "dut.sv:3.24-3.26"
  wire input 2 \we
  attribute \src "dut.sv:10.17-10.23"
  memory width 8 size 16 \memory
  attribute \src "dut.sv:17.28-17.32"
  cell $memrd \memrd_memory
    parameter \ABITS 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 8
    connect \ADDR \addr
    connect \CLK 1'x
    connect \DATA \memrd_memory_DATA
    connect \EN 1'1
  end
  attribute \always_ff 1
  attribute \src "dut.sv:13.5-18.8"
  process $proc$dut.sv:13$1
    assign $memwr$\memory$en$3 1'0
    assign \data_out \memrd_memory_DATA
    attribute \src "dut.sv:14.9-16.12"
    switch \we
      attribute \src "dut.sv:14.9-16.12"
      case 1'1
        assign $memwr$\memory$addr$1 \addr
        assign $memwr$\memory$data$2 \data_in
        assign $memwr$\memory$en$3 1'1
      attribute \src "dut.sv:14.9-16.12"
      case 
    end
    sync posedge \clk
      memwr \memory $memwr$\memory$addr$1 $memwr$\memory$data$2 { $memwr$\memory$en$3 $memwr$\memory$en$3 $memwr$\memory$en$3 $memwr$\memory$en$3 $memwr$\memory$en$3 $memwr$\memory$en$3 $memwr$\memory$en$3 $memwr$\memory$en$3 } 0'x
  end
end
