{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699546882911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699546882911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 21:51:22 2023 " "Processing started: Thu Nov 09 21:51:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699546882911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699546882911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAC_32 -c MAC_32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAC_32 -c MAC_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699546882911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699546883594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699546883594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple gates with trivial architectures.vhd 12 6 " "Found 12 design units, including 6 entities, in source file simple gates with trivial architectures.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andgate-trivial " "Found design unit 1: andgate-trivial" {  } { { "simple gates with trivial architectures.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/simple gates with trivial architectures.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699546889794 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 xorgate-trivial " "Found design unit 2: xorgate-trivial" {  } { { "simple gates with trivial architectures.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/simple gates with trivial architectures.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699546889794 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 abcgate-trivial " "Found design unit 3: abcgate-trivial" {  } { { "simple gates with trivial architectures.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/simple gates with trivial architectures.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699546889794 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Cin_map_G-trivial " "Found design unit 4: Cin_map_G-trivial" {  } { { "simple gates with trivial architectures.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/simple gates with trivial architectures.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699546889794 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 FA-trivial " "Found design unit 5: FA-trivial" {  } { { "simple gates with trivial architectures.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/simple gates with trivial architectures.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699546889794 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 HA-trivial " "Found design unit 6: HA-trivial" {  } { { "simple gates with trivial architectures.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/simple gates with trivial architectures.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699546889794 ""} { "Info" "ISGN_ENTITY_NAME" "1 andgate " "Found entity 1: andgate" {  } { { "simple gates with trivial architectures.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/simple gates with trivial architectures.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699546889794 ""} { "Info" "ISGN_ENTITY_NAME" "2 xorgate " "Found entity 2: xorgate" {  } { { "simple gates with trivial architectures.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/simple gates with trivial architectures.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699546889794 ""} { "Info" "ISGN_ENTITY_NAME" "3 abcgate " "Found entity 3: abcgate" {  } { { "simple gates with trivial architectures.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/simple gates with trivial architectures.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699546889794 ""} { "Info" "ISGN_ENTITY_NAME" "4 Cin_map_G " "Found entity 4: Cin_map_G" {  } { { "simple gates with trivial architectures.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/simple gates with trivial architectures.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699546889794 ""} { "Info" "ISGN_ENTITY_NAME" "5 FA " "Found entity 5: FA" {  } { { "simple gates with trivial architectures.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/simple gates with trivial architectures.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699546889794 ""} { "Info" "ISGN_ENTITY_NAME" "6 HA " "Found entity 6: HA" {  } { { "simple gates with trivial architectures.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/simple gates with trivial architectures.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699546889794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699546889794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_32.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mac_32.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC_32-a1 " "Found design unit 1: MAC_32-a1" {  } { { "MAC_32.vhdl" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/MAC_32.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699546889794 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAC_32 " "Found entity 1: MAC_32" {  } { { "MAC_32.vhdl" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/MAC_32.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699546889794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699546889794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brent_kung_adder_32.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file brent_kung_adder_32.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brent_kung-rtl " "Found design unit 1: brent_kung-rtl" {  } { { "brent_kung_adder_32.vhdl" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/brent_kung_adder_32.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699546889794 ""} { "Info" "ISGN_ENTITY_NAME" "1 brent_kung " "Found entity 1: brent_kung" {  } { { "brent_kung_adder_32.vhdl" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/brent_kung_adder_32.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699546889794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699546889794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_org.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench_org.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "testbench_org.vhdl" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/testbench_org.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699546889888 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "testbench_org.vhdl" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/testbench_org.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699546889888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699546889888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/DUT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699546889888 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/DUT.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699546889888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699546889888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699546889920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC_32 MAC_32:MAC_instance " "Elaborating entity \"MAC_32\" for hierarchy \"MAC_32:MAC_instance\"" {  } { { "DUT.vhdl" "MAC_instance" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/DUT.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699546889951 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cin MAC_32.vhdl(12) " "VHDL Signal Declaration warning at MAC_32.vhdl(12): used explicit default value for signal \"cin\" because signal was never assigned a value" {  } { { "MAC_32.vhdl" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/MAC_32.vhdl" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699546889987 "|DUT|MAC_32:MAC_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andgate MAC_32:MAC_instance\|andgate:\\g1:0:r1 " "Elaborating entity \"andgate\" for hierarchy \"MAC_32:MAC_instance\|andgate:\\g1:0:r1\"" {  } { { "MAC_32.vhdl" "\\g1:0:r1" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/MAC_32.vhdl" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699546889987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA MAC_32:MAC_instance\|HA:s2 " "Elaborating entity \"HA\" for hierarchy \"MAC_32:MAC_instance\|HA:s2\"" {  } { { "MAC_32.vhdl" "s2" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/MAC_32.vhdl" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699546890034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorgate MAC_32:MAC_instance\|HA:s2\|xorgate:HA_sum " "Elaborating entity \"xorgate\" for hierarchy \"MAC_32:MAC_instance\|HA:s2\|xorgate:HA_sum\"" {  } { { "simple gates with trivial architectures.vhd" "HA_sum" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/simple gates with trivial architectures.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699546890066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA MAC_32:MAC_instance\|FA:s4 " "Elaborating entity \"FA\" for hierarchy \"MAC_32:MAC_instance\|FA:s4\"" {  } { { "MAC_32.vhdl" "s4" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/MAC_32.vhdl" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699546890081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cin_map_G MAC_32:MAC_instance\|FA:s4\|Cin_map_G:FA_carryout " "Elaborating entity \"Cin_map_G\" for hierarchy \"MAC_32:MAC_instance\|FA:s4\|Cin_map_G:FA_carryout\"" {  } { { "simple gates with trivial architectures.vhd" "FA_carryout" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/simple gates with trivial architectures.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699546890113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brent_kung MAC_32:MAC_instance\|brent_kung:brent_kung_inst " "Elaborating entity \"brent_kung\" for hierarchy \"MAC_32:MAC_instance\|brent_kung:brent_kung_inst\"" {  } { { "MAC_32.vhdl" "brent_kung_inst" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/MAC_32.vhdl" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699546890289 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p6 brent_kung_adder_32.vhdl(41) " "Verilog HDL or VHDL warning at brent_kung_adder_32.vhdl(41): object \"p6\" assigned a value but never read" {  } { { "brent_kung_adder_32.vhdl" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/brent_kung_adder_32.vhdl" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699546890308 "|DUT|MAC_32:MAC_instance|brent_kung:brent_kung_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abcgate MAC_32:MAC_instance\|brent_kung:brent_kung_inst\|abcgate:\\order_2:0:G_2 " "Elaborating entity \"abcgate\" for hierarchy \"MAC_32:MAC_instance\|brent_kung:brent_kung_inst\|abcgate:\\order_2:0:G_2\"" {  } { { "brent_kung_adder_32.vhdl" "\\order_2:0:G_2" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/brent_kung_adder_32.vhdl" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699546890321 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699546891926 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699546892908 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699546892908 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "625 " "Implemented 625 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699546892956 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699546892956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "528 " "Implemented 528 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699546892956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699546892956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699546892971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 21:51:32 2023 " "Processing ended: Thu Nov 09 21:51:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699546892971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699546892971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699546892971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699546892971 ""}
