/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  reg [8:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = in_data[156] | celloutsig_1_2z;
  assign celloutsig_1_12z = celloutsig_1_7z | celloutsig_1_11z;
  assign celloutsig_1_18z = { celloutsig_1_13z[10:6], celloutsig_1_11z } + { celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_11z };
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 9'h000;
    else _01_ <= { in_data[44:37], celloutsig_0_1z };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 13'h0000;
    else _00_ <= { in_data[65:55], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_6z = { in_data[34:28], celloutsig_0_3z } == { in_data[8:3], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_1z, _01_ } == { _00_[12:1], celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_1_6z = { in_data[135:131], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z } == { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z } == { in_data[120], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_10z } >= { celloutsig_1_13z[9:8], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_0_7z = { in_data[86], _01_, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z } >= { _00_[12:10], celloutsig_0_5z, _01_ };
  assign celloutsig_0_8z = { in_data[87:86], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z } >= { in_data[10:7], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_9z = { _01_[4:1], celloutsig_0_1z, celloutsig_0_1z } >= _00_[10:5];
  assign celloutsig_0_10z = { in_data[90:89], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z } >= { _01_[8:6], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_14z = { in_data[54:47], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_9z } >= { _00_[11:1], celloutsig_0_9z };
  assign celloutsig_1_13z = - { celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_1_14z = celloutsig_1_13z[10:3] !== celloutsig_1_13z[7:0];
  assign celloutsig_1_2z = in_data[152:144] !== { in_data[112:111], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = | { in_data[133:132], celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_5z = | { in_data[171:165], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_5z = ^ { _00_[7:0], celloutsig_0_1z };
  assign celloutsig_0_0z = ~((in_data[2] & in_data[84]) | in_data[8]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | in_data[75]);
  assign celloutsig_1_0z = ~((in_data[156] & in_data[139]) | in_data[139]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_1_4z = ~((celloutsig_1_1z & celloutsig_1_2z) | celloutsig_1_1z);
  assign celloutsig_1_8z = ~((in_data[98] & in_data[136]) | celloutsig_1_1z);
  assign celloutsig_1_11z = ~((celloutsig_1_6z & celloutsig_1_10z) | celloutsig_1_8z);
  assign celloutsig_0_3z = ~((_00_[10] & _00_[11]) | (celloutsig_0_1z & celloutsig_0_1z));
  assign celloutsig_1_7z = ~((celloutsig_1_6z & celloutsig_1_3z) | (celloutsig_1_4z & celloutsig_1_2z));
  assign celloutsig_1_10z = ~((celloutsig_1_6z & celloutsig_1_0z) | (celloutsig_1_5z & celloutsig_1_2z));
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
