{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1685242939955 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1685242939955 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Basic_Organ_Solution 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Basic_Organ_Solution\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685242940002 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685242940049 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685242940049 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1685242940480 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1685242940496 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685242940696 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1685242940811 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1685242954281 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1523 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1523 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1685242954802 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1685242954802 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685242954802 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685242954953 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685242954972 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685242955017 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685242955042 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685242955042 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685242955062 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685242957570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685242957570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685242957570 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685242957570 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1685242957570 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1685242957663 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Clk_divider:Generate_LCD_scope_Clk\|outclk Clk_divider:Generate_LCD_scope_Clk\|outclk " "create_clock -period 40.000 -name Clk_divider:Generate_LCD_scope_Clk\|outclk Clk_divider:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685242957682 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685242957682 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685242957682 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Clk_divider:Gen_1KHz_clk\|outclk Clk_divider:Gen_1KHz_clk\|outclk " "create_clock -period 40.000 -name Clk_divider:Gen_1KHz_clk\|outclk Clk_divider:Gen_1KHz_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685242957682 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685242957682 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Clock_1Hz Clock_1Hz " "create_clock -period 40.000 -name Clock_1Hz Clock_1Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685242957682 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Clk_divider:Gen_2Hz_clk\|outclk Clk_divider:Gen_2Hz_clk\|outclk " "create_clock -period 40.000 -name Clk_divider:Gen_2Hz_clk\|outclk Clk_divider:Gen_2Hz_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685242957682 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685242957682 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685242957682 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685242957682 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685242957682 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685242957682 ""}  } {  } 0 332105 "%1!s!" 0 0 "Fitter" 0 -1 1685242957682 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1685242957682 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1685242957860 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1685242957871 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 14 clocks " "Found 14 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685242957871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685242957871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685242957871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "  40.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685242957871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "  40.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685242957871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "  40.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685242957871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685242957871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685242957871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Clk_divider:Gen_1KHz_clk\|outclk " "  40.000 Clk_divider:Gen_1KHz_clk\|outclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685242957871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Clk_divider:Gen_2Hz_clk\|outclk " "  40.000 Clk_divider:Gen_2Hz_clk\|outclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685242957871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Clk_divider:Generate_LCD_scope_Clk\|outclk " "  40.000 Clk_divider:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685242957871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000    Clock_1Hz " "  40.000    Clock_1Hz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685242957871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685242957871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 doublesync:key2_doublsync\|reg2 " "  40.000 doublesync:key2_doublsync\|reg2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685242957871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 speed_down_event_trigger " "  40.000 speed_down_event_trigger" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685242957871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 speed_up_event_trigger " "  40.000 speed_up_event_trigger" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685242957871 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1685242957871 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685242958717 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 Block RAM " "Packed 18 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1685242958734 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685242958734 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1685242958967 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1685242960535 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 535 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 535 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1685242965472 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:09 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:09" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1685242967802 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685242968242 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685242968345 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685242968345 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685242968372 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685242969512 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1685242969536 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685242969536 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685242970020 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1685242970020 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:30 " "Fitter preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685242970031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685242977751 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1685242980420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:18 " "Fitter placement preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685242995884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685243010402 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685243027511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685243027511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685243031837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.6% " "3e+03 ns of routing delay (approximately 1.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1685243047683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "53 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 1 { 0 "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1685243050254 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685243050254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:26 " "Fitter routing operations ending: elapsed time is 00:00:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685243064083 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 23.73 " "Total time spent on timing analysis during the Fitter is 23.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1685243076300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685243076444 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685243079911 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685243079921 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685243083696 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:06 " "Fitter post-fit operations ending: elapsed time is 00:01:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685243142623 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1685243143451 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "67 " "Following 67 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 511 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 447 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 448 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 449 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 450 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 451 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 452 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 453 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 454 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 455 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 456 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 457 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 458 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 459 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 460 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 461 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 462 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 463 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 464 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 465 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 466 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 467 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 468 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 469 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 470 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 471 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 472 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 473 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 474 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 475 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 476 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 477 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 478 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 479 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 480 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 481 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 482 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 483 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 484 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 485 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 486 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 487 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 488 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 489 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 490 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 491 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 492 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 493 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 494 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 495 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 496 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 497 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 498 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 499 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 500 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 501 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 502 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 503 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 504 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 505 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 510 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 513 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 376 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 446 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 377 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 378 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus_prime/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus_prime/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "Basic_Organ_Solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/" { { 0 { 0 ""} 0 379 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685243143572 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1685243143572 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.fit.smsg " "Generated suppressed messages file D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab 1/template/lab1_template_de1soc/Basic_Organ_Solution.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685243144629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 117 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6713 " "Peak virtual memory: 6713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685243149708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 20:05:49 2023 " "Processing ended: Sat May 27 20:05:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685243149708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:30 " "Elapsed time: 00:03:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685243149708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:15 " "Total CPU time (on all processors): 00:03:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685243149708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685243149708 ""}
