### RISC-V based
 - [RISC-V Cores](https://riscv.org/risc-v-cores/)
   - Various cores and SoCs that endeavor to implement the RISC-V specification
 - [OpenCelerity](http://opencelerity.org/)
   - Open-Source RISC-V Tiered Accelerator Fabric SoC

### Non RISC-V
 - [8051](https://www.oreganosystems.at/products/ip-cores/8051-ip-core) (Oregano Systems, Vienna University of Technology)
   - A parameterizable, synthesizable circuit description (VHDL) under LGPL license
 - [Arm DesignStart](https://developer.arm.com/ip-products/designstart) ($0 license fee and success-based royalty model)
   - Fast access to a select mix of Arm IP, including Cortex-M0, Cortex-M3 and Cortex-A5 processors and supporting IP, software and resources for custom silicon designs
 - [Octavo](http://fpgacpu.ca/octavo/)
   - A soft-processor aimed at building FPGA overlay architectures
 - [VESPA](http://www.eecg.toronto.edu/VESPA/) (University of Toronto)
   - A parameterized soft vector processor fully implemented on a DE3 FPGA board
