git clone --depth 1 --no-tags https://github.com/KleberAraujoo/MicroWave_Project.git f:/verilog_sva_gh_scraper/data/full_repos/775455623
git clone --depth 1 --no-tags https://github.com/hisham-haris/Nano-Jpeg.git f:/verilog_sva_gh_scraper/data/full_repos/775543838
git clone --depth 1 --no-tags https://github.com/Meow-pilli/Artificial-Neural-Networks.git f:/verilog_sva_gh_scraper/data/full_repos/775892236
git clone --depth 1 --no-tags https://github.com/RobinWilkins/Verilog-8bit-Microcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/775694594
git clone --depth 1 --no-tags https://github.com/yewentai/Multi-Precision-Adder-Design-for-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/776021829
git clone --depth 1 --no-tags https://github.com/Lee-Yu-Chen/PRBS_Generator_and_Checker_on_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/775818836
git clone --depth 1 --no-tags https://github.com/Yusufabdulsttar/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/775694619
git clone --depth 1 --no-tags https://github.com/VijayN53/Parity_Generator.git f:/verilog_sva_gh_scraper/data/full_repos/775249222
git clone --depth 1 --no-tags https://github.com/yihsintsai1003/ASOC_Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/776453686
git clone --depth 1 --no-tags https://github.com/JubranK/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/776542753
git clone --depth 1 --no-tags https://github.com/p81sunshine/fft.git f:/verilog_sva_gh_scraper/data/full_repos/775839601
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_abm_gen.git f:/verilog_sva_gh_scraper/data/full_repos/776659015
git clone --depth 1 --no-tags https://github.com/Rohan7Gupta/neilit_course.git f:/verilog_sva_gh_scraper/data/full_repos/776804516
git clone --depth 1 --no-tags https://github.com/chaousfaiaz/EECS2021-Labs-2024.git f:/verilog_sva_gh_scraper/data/full_repos/776185729
git clone --depth 1 --no-tags https://github.com/yiboliu94/pulseSCMAC.git f:/verilog_sva_gh_scraper/data/full_repos/774167375
git clone --depth 1 --no-tags https://github.com/sang-ho-lee/Harman.git f:/verilog_sva_gh_scraper/data/full_repos/774101305
git clone --depth 1 --no-tags https://github.com/CleanerC/ComputerOrganization.git f:/verilog_sva_gh_scraper/data/full_repos/775779940
git clone --depth 1 --no-tags https://github.com/ochsnega/ECE289IntermediateArchitectureHardwareBadge.git f:/verilog_sva_gh_scraper/data/full_repos/774548752
git clone --depth 1 --no-tags https://github.com/sleeplessAlpaca/alsowork.git f:/verilog_sva_gh_scraper/data/full_repos/772889992
git clone --depth 1 --no-tags https://github.com/maslovk/tt06-spi-display.git f:/verilog_sva_gh_scraper/data/full_repos/773153050
git clone --depth 1 --no-tags https://github.com/JakeHamacher/hamacher-csci330-lab10.git f:/verilog_sva_gh_scraper/data/full_repos/773139839
git clone --depth 1 --no-tags https://github.com/blue67chillout/caravel_hi.git f:/verilog_sva_gh_scraper/data/full_repos/773246318
git clone --depth 1 --no-tags https://github.com/s100projects/T35_UART_TEST.git f:/verilog_sva_gh_scraper/data/full_repos/773204179
git clone --depth 1 --no-tags https://github.com/Chonghao0109/E_ICC2019_priliminary_univ_cell_based.git f:/verilog_sva_gh_scraper/data/full_repos/774396466
git clone --depth 1 --no-tags https://github.com/bugraisin/MyProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/774340888
git clone --depth 1 --no-tags https://github.com/cyh834/loongarch32r-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/775968991
git clone --depth 1 --no-tags https://github.com/Starbroaden/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/776145142
git clone --depth 1 --no-tags https://github.com/jzhang0502/3073_Project_116.git f:/verilog_sva_gh_scraper/data/full_repos/775149551
git clone --depth 1 --no-tags https://github.com/harsh3002/8-Byte-ROM.git f:/verilog_sva_gh_scraper/data/full_repos/776304985
git clone --depth 1 --no-tags https://github.com/narutozxp/MyCOFFE.git f:/verilog_sva_gh_scraper/data/full_repos/775764597
git clone --depth 1 --no-tags https://github.com/RamavathVenkateshNaik/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/775817482
git clone --depth 1 --no-tags https://github.com/harsh3002/dual-port-SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/775858557
git clone --depth 1 --no-tags https://github.com/SebastianVld/FSM-Hot_Chocolate.git f:/verilog_sva_gh_scraper/data/full_repos/776548374
git clone --depth 1 --no-tags https://github.com/DICyclee/IC_Contest.git f:/verilog_sva_gh_scraper/data/full_repos/773955619
git clone --depth 1 --no-tags https://github.com/Zhang-Yang-Sustech/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/775432694
git clone --depth 1 --no-tags https://github.com/nico1645/fpga-mips.git f:/verilog_sva_gh_scraper/data/full_repos/773112497
git clone --depth 1 --no-tags https://github.com/Lucaz97/tt06-RNG-tests2.git f:/verilog_sva_gh_scraper/data/full_repos/775071212
git clone --depth 1 --no-tags https://github.com/sukhada8184/DigiWare.git f:/verilog_sva_gh_scraper/data/full_repos/776297449
git clone --depth 1 --no-tags https://github.com/akielaries/core8.git f:/verilog_sva_gh_scraper/data/full_repos/775805793
git clone --depth 1 --no-tags https://github.com/zacharysfrazee/tt06-minibyte-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/772851141
git clone --depth 1 --no-tags https://github.com/mani14301617/UART.git f:/verilog_sva_gh_scraper/data/full_repos/776286292
git clone --depth 1 --no-tags https://github.com/Snigdha2005/Verilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/773564523
git clone --depth 1 --no-tags https://github.com/Mishra-0709/8bitProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/772963139
git clone --depth 1 --no-tags https://github.com/prokie/openlane2_adventures.git f:/verilog_sva_gh_scraper/data/full_repos/773954028
git clone --depth 1 --no-tags https://github.com/aniket007sp/CAD_Project.git f:/verilog_sva_gh_scraper/data/full_repos/775834670
git clone --depth 1 --no-tags https://github.com/himani2853/Y86-64-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/776497697
git clone --depth 1 --no-tags https://github.com/Malisha4065/RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/773283759
git clone --depth 1 --no-tags https://github.com/balbal1/Digital-IC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/776501390
git clone --depth 1 --no-tags https://github.com/misterRoshi22/Advanced-Digital-Design_Lab1-Build-Adders-Subtractors-and-Multipliers.git f:/verilog_sva_gh_scraper/data/full_repos/776212990
git clone --depth 1 --no-tags https://github.com/AnshChaudhary01/processing__unit.git f:/verilog_sva_gh_scraper/data/full_repos/774602116
git clone --depth 1 --no-tags https://github.com/lull21/XilinxRFsoc_Sivers-mmWave.git f:/verilog_sva_gh_scraper/data/full_repos/776649900
git clone --depth 1 --no-tags https://github.com/ReinstatedSamit/tt_um_I2C_to_SPI.git f:/verilog_sva_gh_scraper/data/full_repos/775584201
git clone --depth 1 --no-tags https://github.com/eugene-soongsil/UART.git f:/verilog_sva_gh_scraper/data/full_repos/775824074
git clone --depth 1 --no-tags https://github.com/PatriciaJRT/Instrumentation-Amplifier-for-Electrocardiogram-Signal-Adquisition.git f:/verilog_sva_gh_scraper/data/full_repos/776066757
git clone --depth 1 --no-tags https://github.com/duckduck8/IncheonHarman_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/773673044
git clone --depth 1 --no-tags https://github.com/immortalrover/riscvcpu.git f:/verilog_sva_gh_scraper/data/full_repos/775845355
git clone --depth 1 --no-tags https://github.com/karmokardhruv/DigitalSystemDesign-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/773997495
git clone --depth 1 --no-tags https://github.com/samatahkiran/2_to_1_multiplexer.git f:/verilog_sva_gh_scraper/data/full_repos/774281797
git clone --depth 1 --no-tags https://github.com/sanskrutidash/Voting-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/774508839
git clone --depth 1 --no-tags https://github.com/sasaovch/lab_2_fs.git f:/verilog_sva_gh_scraper/data/full_repos/773638352
git clone --depth 1 --no-tags https://github.com/SyedABJ/user_project.git f:/verilog_sva_gh_scraper/data/full_repos/775605807
git clone --depth 1 --no-tags https://github.com/RoTak00/verilog-24.git f:/verilog_sva_gh_scraper/data/full_repos/775368538
git clone --depth 1 --no-tags https://github.com/afkisch/BAMBI_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/776608758
git clone --depth 1 --no-tags https://github.com/Snhlysv/Digital-Safe-System-Using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/776618586
git clone --depth 1 --no-tags https://github.com/NullHeart12/pipeline-RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/776684932
git clone --depth 1 --no-tags https://github.com/lovejg/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/776295851
git clone --depth 1 --no-tags https://github.com/duvvu2005/CONVOLUTION.git f:/verilog_sva_gh_scraper/data/full_repos/776405395
git clone --depth 1 --no-tags https://github.com/xxyhust/-.git f:/verilog_sva_gh_scraper/data/full_repos/776416414
git clone --depth 1 --no-tags https://github.com/aimamovic6/Sigma-Delta-DAC.git f:/verilog_sva_gh_scraper/data/full_repos/775180650
git clone --depth 1 --no-tags https://github.com/pbing/CORDIC_BSV2.git f:/verilog_sva_gh_scraper/data/full_repos/776728061
git clone --depth 1 --no-tags https://github.com/zyx7k/Y86-64-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/776721481
git clone --depth 1 --no-tags https://github.com/Tarakaprabu/sequential.git f:/verilog_sva_gh_scraper/data/full_repos/776861318
git clone --depth 1 --no-tags https://github.com/nourselim/femtoRV32.git f:/verilog_sva_gh_scraper/data/full_repos/775994318
git clone --depth 1 --no-tags https://github.com/j0106223/I2C_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/776436261
git clone --depth 1 --no-tags https://github.com/doris92313/fsic-sim.git f:/verilog_sva_gh_scraper/data/full_repos/776616100
git clone --depth 1 --no-tags https://github.com/kdk1616/350Sonar.git f:/verilog_sva_gh_scraper/data/full_repos/774461467
git clone --depth 1 --no-tags https://github.com/KPK101/Triple-O-R10K.git f:/verilog_sva_gh_scraper/data/full_repos/775573931
git clone --depth 1 --no-tags https://github.com/RazvanGolan/ALU-CACHE.git f:/verilog_sva_gh_scraper/data/full_repos/774955170
git clone --depth 1 --no-tags https://github.com/Carlos-Jr/mycgp-v3.git f:/verilog_sva_gh_scraper/data/full_repos/776528395
git clone --depth 1 --no-tags https://github.com/nehranarendra/I2C_TEMP_SENSOR_ADT7420.git f:/verilog_sva_gh_scraper/data/full_repos/772992997
git clone --depth 1 --no-tags https://github.com/Chonghao0109/B_ICC2015_preliminary_grad_cell-based.git f:/verilog_sva_gh_scraper/data/full_repos/772964956
git clone --depth 1 --no-tags https://github.com/joerdsonsilva/tt06-multimode-modem.git f:/verilog_sva_gh_scraper/data/full_repos/773095666
git clone --depth 1 --no-tags https://github.com/LatchedMicrobe/ProjetosSD.git f:/verilog_sva_gh_scraper/data/full_repos/773114409
git clone --depth 1 --no-tags https://github.com/xninjax/caravel_aes_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/773235403
git clone --depth 1 --no-tags https://github.com/n6m6/FPGA_calculater.git f:/verilog_sva_gh_scraper/data/full_repos/773284702
git clone --depth 1 --no-tags https://github.com/princepavanm/expo_svg_timer.git f:/verilog_sva_gh_scraper/data/full_repos/773658081
git clone --depth 1 --no-tags https://github.com/malinsen123/Advanced-VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/772808293
git clone --depth 1 --no-tags https://github.com/aslak3/hub75-controller.git f:/verilog_sva_gh_scraper/data/full_repos/773529253
git clone --depth 1 --no-tags https://github.com/Bojorge/Arqui_de_computadores_1.git f:/verilog_sva_gh_scraper/data/full_repos/774787320
git clone --depth 1 --no-tags https://github.com/situ-xiao/AXI4-DMA.git f:/verilog_sva_gh_scraper/data/full_repos/774846927
git clone --depth 1 --no-tags https://github.com/amo890806/Computer_Aided_VLSI_System_Design.git f:/verilog_sva_gh_scraper/data/full_repos/774953204
git clone --depth 1 --no-tags https://github.com/bkwasny1/FPGA-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/775395886
git clone --depth 1 --no-tags https://github.com/anushaKankipati/Pipelined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/775173937
git clone --depth 1 --no-tags https://github.com/15936866194/AxiCrossbar_Study.git f:/verilog_sva_gh_scraper/data/full_repos/773558554
git clone --depth 1 --no-tags https://github.com/elliothha/pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/775330922
git clone --depth 1 --no-tags https://github.com/Betrayme/cpu-16bit.git f:/verilog_sva_gh_scraper/data/full_repos/774139870
git clone --depth 1 --no-tags https://github.com/MishalArif01/fpu_mul_add.git f:/verilog_sva_gh_scraper/data/full_repos/775604122
git clone --depth 1 --no-tags https://github.com/sumanthbs17/RISC-V_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/775424672
git clone --depth 1 --no-tags https://github.com/Vyniciux/InterfaceHardwareSoftware-Project.git f:/verilog_sva_gh_scraper/data/full_repos/775739512
git clone --depth 1 --no-tags https://github.com/akielaries/tangnano1k_hello.git f:/verilog_sva_gh_scraper/data/full_repos/774610353
