

================================================================
== Synthesis Summary Report of 'run'
================================================================
+ General Information: 
    * Date:           Wed Oct  5 22:50:39 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        detector_solid
    * Solution:       solution2 (Vitis Kernel Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+-----------+-----------+------------+-----+
    |                 Modules                 |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |           |           |           |            |     |
    |                 & Loops                 |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM    |    DSP    |     FF    |     LUT    | URAM|
    +-----------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+-----------+-----------+------------+-----+
    |+ run                                    |  Timing|  -0.00|    23444|  4.220e+05|         -|    23445|     -|        no|  112 (40%)|  141 (64%)|  7567 (7%)|  9861 (18%)|    -|
    | + runTestAfterInit*                     |  Timing|  -0.00|      656|  1.181e+04|         -|      584|     -|  dataflow|          -|          -|  3890 (3%)|   4358 (8%)|    -|
    |  + read_train                           |  Timing|  -0.00|       70|  1.260e+03|         -|       70|     -|        no|          -|          -|  356 (~0%)|   465 (~0%)|    -|
    |  + runTestAfterInit_Block_entry79_proc  |       -|   7.18|        1|     18.000|         -|        1|     -|        no|          -|          -|   31 (~0%)|    52 (~0%)|    -|
    |  + run_test                             |       -|   0.07|      583|  1.049e+04|         -|      583|     -|        no|          -|          -|  681 (~0%)|   1732 (3%)|    -|
    |   + run_test_Pipeline_is_valid_label2   |       -|   5.14|       19|    342.000|         -|       19|     -|        no|          -|          -|   16 (~0%)|   157 (~0%)|    -|
    |    o is_valid_label2                    |      II|  13.14|       17|    306.000|         2|        2|     8|       yes|          -|          -|          -|           -|    -|
    |   + run_test_Pipeline_VITIS_LOOP_72_1   |       -|   2.87|      562|  1.012e+04|         -|      562|     -|        no|          -|          -|  394 (~0%)|   1254 (2%)|    -|
    |    o VITIS_LOOP_72_1                    |      II|  13.14|      560|  1.008e+04|        33|       33|    16|       yes|          -|          -|          -|           -|    -|
    |  + writeOutcome                         |       -|   4.88|       17|    306.000|         -|       17|     -|        no|          -|          -|  528 (~0%)|   314 (~0%)|    -|
    |   + writeOutcome_Pipeline_1             |       -|   8.51|       10|    180.000|         -|       10|     -|        no|          -|          -|    6 (~0%)|    91 (~0%)|    -|
    |    o Loop 1                             |       -|  13.14|        8|    144.000|         1|        1|     8|       yes|          -|          -|          -|           -|    -|
    | o VITIS_LOOP_690_1                      |       -|  13.14|    22656|  4.078e+05|       354|        -|    64|        no|          -|          -|          -|           -|    -|
    |  o VITIS_LOOP_692_2                     |       -|  13.14|      352|  6.336e+03|        22|        -|    16|        no|          -|          -|          -|           -|    -|
    | o VITIS_LOOP_698_3                      |       -|  13.14|      128|  2.304e+03|         2|        -|    64|        no|          -|          -|          -|           -|    -|
    +-----------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+-----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 320 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 18            | 16     | 0        | BRAM=80           |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+--------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register     | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+--------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL         | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER         | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER       | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR       | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | inputAOV_1   | 0x20   | 32    | W      | Data signal of inputAOV          |                                                                                    |
| s_axi_control | inputAOV_2   | 0x24   | 32    | W      | Data signal of inputAOV          |                                                                                    |
| s_axi_control | readyForData | 0x2c   | 32    | W      | Data signal of readyForData      |                                                                                    |
| s_axi_control | copyInputAOV | 0x34   | 32    | W      | Data signal of copyInputAOV      |                                                                                    |
+---------------+--------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+-------------+
| Argument       | Direction | Datatype    |
+----------------+-----------+-------------+
| errorInTask    | out       | bool*       |
| outcomeInRam   | out       | OutcomeStr* |
| inputAOV       | in        | controlStr* |
| readyForData   | unused    | char*       |
| copyInputAOV   | unused    | char*       |
| trainedRegions | in        | REGION_T*   |
| n_regions_in   | in        | ap_uint<8>* |
+----------------+-----------+-------------+

* SW-to-HW Mapping
+----------------+---------------+-----------+----------+------------------------------------------------+
| Argument       | HW Interface  | HW Type   | HW Usage | HW Info                                        |
+----------------+---------------+-----------+----------+------------------------------------------------+
| errorInTask    | s_axi_control | memory    |          | name=errorInTask offset=16 range=16            |
| outcomeInRam   | s_axi_control | memory    |          | name=outcomeInRam offset=1024 range=1024       |
| inputAOV       | m_axi_gmem    | interface |          |                                                |
| inputAOV       | s_axi_control | register  | offset   | name=inputAOV_1 offset=0x20 range=32           |
| inputAOV       | s_axi_control | register  | offset   | name=inputAOV_2 offset=0x24 range=32           |
| readyForData   | s_axi_control | register  |          | name=readyForData offset=0x2c range=32         |
| copyInputAOV   | s_axi_control | register  |          | name=copyInputAOV offset=0x34 range=32         |
| trainedRegions | s_axi_control | memory    |          | name=trainedRegions offset=131072 range=131072 |
| n_regions_in   | s_axi_control | memory    |          | name=n_regions_in offset=64 range=64           |
+----------------+---------------+-----------+----------+------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+--------------------------------------------+-----+--------+---------------------------------------+------+--------+---------+
| Name                                       | DSP | Pragma | Variable                              | Op   | Impl   | Latency |
+--------------------------------------------+-----+--------+---------------------------------------+------+--------+---------+
| + run                                      | 141 |        |                                       |      |        |         |
|   add_ln690_fu_730_p2                      | -   |        | add_ln690                             | add  | fabric | 0       |
|   sub_ln694_fu_760_p2                      | -   |        | sub_ln694                             | sub  | fabric | 0       |
|   add_ln692_fu_781_p2                      | -   |        | add_ln692                             | add  | fabric | 0       |
|   sub_ln694_1_fu_811_p2                    | -   |        | sub_ln694_1                           | sub  | fabric | 0       |
|   add_ln694_fu_838_p2                      | -   |        | add_ln694                             | add  | fabric | 0       |
|   mul_64ns_66ns_81_1_1_U134                | 6   |        | mul_ln694                             | mul  | auto   | 0       |
|   add_ln694_1_fu_866_p2                    | -   |        | add_ln694_1                           | add  | fabric | 0       |
|   sub_ln694_2_fu_892_p2                    | -   |        | sub_ln694_2                           | sub  | fabric | 0       |
|   mul_64ns_66ns_129_1_1_U135               | 9   |        | mul_ln694_1                           | mul  | auto   | 0       |
|   sub_ln694_3_fu_958_p2                    | -   |        | sub_ln694_3                           | sub  | fabric | 0       |
|   mul_64ns_66ns_129_1_1_U136               | 9   |        | mul_ln694_2                           | mul  | auto   | 0       |
|   sub_ln694_4_fu_1030_p2                   | -   |        | sub_ln694_4                           | sub  | fabric | 0       |
|   mul_64ns_66ns_129_1_1_U137               | 9   |        | mul_ln694_3                           | mul  | auto   | 0       |
|   sub_ln694_5_fu_1102_p2                   | -   |        | sub_ln694_5                           | sub  | fabric | 0       |
|   mul_64ns_66ns_129_1_1_U138               | 9   |        | mul_ln694_4                           | mul  | auto   | 0       |
|   sub_ln694_6_fu_1174_p2                   | -   |        | sub_ln694_6                           | sub  | fabric | 0       |
|   mul_64ns_66ns_129_1_1_U139               | 9   |        | mul_ln694_5                           | mul  | auto   | 0       |
|   sub_ln694_7_fu_1246_p2                   | -   |        | sub_ln694_7                           | sub  | fabric | 0       |
|   mul_64ns_66ns_129_1_1_U140               | 9   |        | mul_ln694_6                           | mul  | auto   | 0       |
|   sub_ln694_8_fu_1318_p2                   | -   |        | sub_ln694_8                           | sub  | fabric | 0       |
|   mul_64ns_66ns_129_1_1_U141               | 9   |        | mul_ln694_7                           | mul  | auto   | 0       |
|   sub_ln694_9_fu_1395_p2                   | -   |        | sub_ln694_9                           | sub  | fabric | 0       |
|   add_ln694_2_fu_1374_p2                   | -   |        | add_ln694_2                           | add  | fabric | 0       |
|   mul_64ns_66ns_129_1_1_U142               | 9   |        | mul_ln694_8                           | mul  | auto   | 0       |
|   add_ln694_3_fu_1445_p2                   | -   |        | add_ln694_3                           | add  | fabric | 0       |
|   mul_64ns_66ns_129_1_1_U143               | 9   |        | mul_ln694_9                           | mul  | auto   | 0       |
|   add_ln694_4_fu_1516_p2                   | -   |        | add_ln694_4                           | add  | fabric | 0       |
|   mul_64ns_66ns_129_1_1_U144               | 9   |        | mul_ln694_10                          | mul  | auto   | 0       |
|   add_ln694_5_fu_1587_p2                   | -   |        | add_ln694_5                           | add  | fabric | 0       |
|   mul_64ns_66ns_129_1_1_U145               | 9   |        | mul_ln694_11                          | mul  | auto   | 0       |
|   add_ln694_6_fu_1658_p2                   | -   |        | add_ln694_6                           | add  | fabric | 0       |
|   mul_64ns_66ns_129_1_1_U146               | 9   |        | mul_ln694_12                          | mul  | auto   | 0       |
|   add_ln694_7_fu_1729_p2                   | -   |        | add_ln694_7                           | add  | fabric | 0       |
|   mul_64ns_66ns_129_1_1_U147               | 9   |        | mul_ln694_13                          | mul  | auto   | 0       |
|   add_ln694_8_fu_1800_p2                   | -   |        | add_ln694_8                           | add  | fabric | 0       |
|   mul_64ns_66ns_129_1_1_U148               | 9   |        | mul_ln694_14                          | mul  | auto   | 0       |
|   add_ln694_9_fu_1805_p2                   | -   |        | add_ln694_9                           | add  | fabric | 0       |
|   mul_64ns_66ns_129_1_1_U149               | 9   |        | mul_ln694_15                          | mul  | auto   | 0       |
|   add_ln698_fu_2159_p2                     | -   |        | add_ln698                             | add  | fabric | 0       |
|  + runTestAfterInit                        | 0   |        |                                       |      |        |         |
|    contr_checkId_V_U                       | -   |        | contr_checkId_V                       | fifo | srl    | 0       |
|    contr_taskId_V_U                        | -   |        | contr_taskId_V                        | fifo | srl    | 0       |
|    contr_uniId_V_U                         | -   |        | contr_uniId_V                         | fifo | srl    | 0       |
|    contr_AOV_c18_channel_U                 | -   |        | contr_AOV_c18_channel                 | fifo | srl    | 0       |
|    contr_AOV_1_c19_channel_U               | -   |        | contr_AOV_1_c19_channel               | fifo | srl    | 0       |
|    contr_AOV_2_c20_channel_U               | -   |        | contr_AOV_2_c20_channel               | fifo | srl    | 0       |
|    contr_AOV_3_c21_channel_U               | -   |        | contr_AOV_3_c21_channel               | fifo | srl    | 0       |
|    contr_AOV_4_c22_channel_U               | -   |        | contr_AOV_4_c22_channel               | fifo | srl    | 0       |
|    contr_AOV_5_c23_channel_U               | -   |        | contr_AOV_5_c23_channel               | fifo | srl    | 0       |
|    contr_AOV_6_c24_channel_U               | -   |        | contr_AOV_6_c24_channel               | fifo | srl    | 0       |
|    contr_AOV_7_c25_channel_U               | -   |        | contr_AOV_7_c25_channel               | fifo | srl    | 0       |
|    contr_checkId_V_load_loc_channel_U      | -   |        | contr_checkId_V_load_loc_channel      | fifo | srl    | 0       |
|    contr_checkId_V_load_cast_loc_channel_U | -   |        | contr_checkId_V_load_cast_loc_channel | fifo | srl    | 0       |
|    n_regions_V_load_loc_channel_U          | -   |        | n_regions_V_load_loc_channel          | fifo | srl    | 0       |
|    error_U                                 | -   |        | error                                 | fifo | srl    | 0       |
|   + run_test                               | 0   |        |                                       |      |        |         |
|     fcmp_32ns_32ns_1_2_no_dsp_1_U53        | -   |        | p_read_19                             | fifo | srl    | 0       |
|    + run_test_Pipeline_is_valid_label2     | 0   |        |                                       |      |        |         |
|      add_ln86_fu_161_p2                    | -   |        | add_ln86                              | add  | fabric | 0       |
|    + run_test_Pipeline_VITIS_LOOP_72_1     | 0   |        |                                       |      |        |         |
|      add_ln72_fu_644_p2                    | -   |        | add_ln72                              | add  | fabric | 0       |
|      add_ln76_fu_668_p2                    | -   |        | add_ln76                              | add  | fabric | 0       |
|   + writeOutcome                           | 0   |        |                                       |      |        |         |
|    + writeOutcome_Pipeline_1               | 0   |        |                                       |      |        |         |
|      empty_fu_123_p2                       | -   |        | empty                                 | add  | fabric | 0       |
+--------------------------------------------+-----+--------+---------------------------------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------+------+------+--------+---------------+---------+------+---------+
| Name                | BRAM | URAM | Pragma | Variable      | Storage | Impl | Latency |
+---------------------+------+------+--------+---------------+---------+------+---------+
| + run               | 112  | 0    |        |               |         |      |         |
|   regions_U         | 8    | -    |        | regions       | ram_t2p | auto | 1       |
|   regions_2_U       | 8    | -    |        | regions_2     | ram_t2p | auto | 1       |
|   regions_1_U       | 8    | -    |        | regions_1     | ram_t2p | auto | 1       |
|   regions_3_U       | 8    | -    |        | regions_3     | ram_t2p | auto | 1       |
|   n_regions_V_U     | -    | -    |        | n_regions_V   | ram_1p  | auto | 1       |
|  + runTestAfterInit | 0    | 0    |        |               |         |      |         |
|    contr_AOV_7_c_U  | -    | -    |        | contr_AOV_7_c | fifo    | srl  | 0       |
|    contr_AOV_6_c_U  | -    | -    |        | contr_AOV_6_c | fifo    | srl  | 0       |
|    contr_AOV_5_c_U  | -    | -    |        | contr_AOV_5_c | fifo    | srl  | 0       |
|    contr_AOV_4_c_U  | -    | -    |        | contr_AOV_4_c | fifo    | srl  | 0       |
|    contr_AOV_3_c_U  | -    | -    |        | contr_AOV_3_c | fifo    | srl  | 0       |
|    contr_AOV_2_c_U  | -    | -    |        | contr_AOV_2_c | fifo    | srl  | 0       |
|    contr_AOV_1_c_U  | -    | -    |        | contr_AOV_1_c | fifo    | srl  | 0       |
|    contr_AOV_c_U    | -    | -    |        | contr_AOV_c   | fifo    | srl  | 0       |
|   + writeOutcome    | 0    | 0    |        |               |         |      |         |
|     outcome_AOV_U   | -    | -    |        | outcome_AOV   | ram_s2p | auto | 1       |
+---------------------+------+------+--------+---------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+-------+----------------------+---------------------------------------------------------------+---------------------------------------------------------------------------------+
| Type  | Options              | Location                                                      | Messages                                                                        |
+-------+----------------------+---------------------------------------------------------------+---------------------------------------------------------------------------------+
| reset | variable=errorInTask | detector_solid/abs_solid_detector.cpp:657 in run, errorInTask | Invalid variable in '#pragma HLS reset': expect variable to be static or global |
| reset | variable=errorInTask | detector_solid/abs_solid_detector.cpp:659 in run, errorInTask | Invalid variable in '#pragma HLS reset': expect variable to be static or global |
+-------+----------------------+---------------------------------------------------------------+---------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+----------------------------------------+--------------------------------------------------------------------------+
| Type            | Options                                | Location                                                                 |
+-----------------+----------------------------------------+--------------------------------------------------------------------------+
| loop_tripcount  | min=0 max=16                           | detector_solid/abs_solid_detector.cpp:73 in hasregion                    |
| pipeline        | II=4                                   | detector_solid/abs_solid_detector.cpp:74 in hasregion                    |
| inline          |                                        | detector_solid/abs_solid_detector.cpp:95 in update_train_regions         |
| loop_tripcount  | min=0 max=136                          | detector_solid/abs_solid_detector.cpp:280 in insert_point                |
| pipeline        | II=8                                   | detector_solid/abs_solid_detector.cpp:281 in insert_point                |
| dataflow        |                                        | detector_solid/abs_solid_detector.cpp:557 in runtestafterinit            |
| array_partition | variable=contr.AOV complete            | detector_solid/abs_solid_detector.cpp:567 in runtestafterinit, contr.AOV |
| interface       | s_axilite port = copyInputAOV          | detector_solid/abs_solid_detector.cpp:646 in run                         |
| interface       | s_axilite port = readyForData          | detector_solid/abs_solid_detector.cpp:647 in run                         |
| interface       | m_axi port = inputAOV                  | detector_solid/abs_solid_detector.cpp:648 in run                         |
| interface       | s_axilite port = trainedRegions        | detector_solid/abs_solid_detector.cpp:649 in run                         |
| interface       | s_axilite port = n_regions_in          | detector_solid/abs_solid_detector.cpp:650 in run                         |
| interface       | s_axilite port = errorInTask           | detector_solid/abs_solid_detector.cpp:651 in run                         |
| interface       | s_axilite port=outcomeInRam            | detector_solid/abs_solid_detector.cpp:652 in run, outcomeInRam           |
| array_partition | variable=regions dim=2 cyclic factor=2 | detector_solid/abs_solid_detector.cpp:658 in run, regions                |
| pipeline        | off                                    | detector_solid/abs_solid_detector.cpp:693 in run                         |
| pipeline        | off                                    | detector_solid/abs_solid_detector.cpp:699 in run                         |
+-----------------+----------------------------------------+--------------------------------------------------------------------------+


