
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -2744 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/Project/Solar_tracking/pa.fromHdl.tcl
# create_project -name Solar_tracking -dir "/home/ise/Project/Solar_tracking/planAhead_run_1" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file '/home/ise/Project/Solar_tracking/main.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {INPUT_PROCESSOR.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {main.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top main $srcset
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/home/ise/Project/Solar_tracking/INPUT_PROCESSOR.vhd" into library work
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/ise/Project/Solar_tracking/main.ucf]
Finished Parsing UCF File [/home/ise/Project/Solar_tracking/main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 664467f8
open_rtl_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2802.496 ; gain = 144.652
update_compile_order -fileset sim_1
startgroup
set_property package_pin P5 [get_ports {SENSORXL[2]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {SENSORXL[1]}]
endgroup
startgroup
set_property package_pin P9 [get_ports {SENSORXL[0]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {SENSORXR[2]}]
endgroup
startgroup
set_property package_pin P14 [get_ports {SENSORXR[1]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {SENSORXR[0]}]
endgroup
startgroup
set_property package_pin P6 [get_ports {SENSORYL[2]}]
endgroup
startgroup
set_property package_pin P8 [get_ports {SENSORYL[1]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {SENSORYL[0]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {SENSORYR[2]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {SENSORYR[1]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {SENSORYR[0]}]
endgroup
startgroup
set_property package_pin P82 [get_ports L0_P82]
endgroup
startgroup
set_property package_pin P81 [get_ports L1_P81]
endgroup
startgroup
set_property package_pin P80 [get_ports L2_P80]
endgroup
startgroup
set_property package_pin P79 [get_ports L3_P79]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Nov  3 08:44:36 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
