
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002331                       # Number of seconds simulated
sim_ticks                                  2330802000                       # Number of ticks simulated
final_tick                                 2330802000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 171828                       # Simulator instruction rate (inst/s)
host_op_rate                                   171944                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               12502265                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665892                       # Number of bytes of host memory used
host_seconds                                   186.43                       # Real time elapsed on the host
sim_insts                                    32033948                       # Number of instructions simulated
sim_ops                                      32055577                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          33216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         311360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          33408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          33216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data          33216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             445952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        33216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34752                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            4865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data             522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data             519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data             519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6968                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          14250889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         133584921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            356959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          14333264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst            164750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          14250889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            137292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          14250889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             191329851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     14250889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       356959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst       164750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       137292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14909889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         14250889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        133584921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           356959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         14333264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst           164750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         14250889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           137292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         14250889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            191329851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        6968                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 445952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  445952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2330758500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6968                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    284.071611                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.785434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   339.348448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          219     14.00%     14.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1003     64.13%     78.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           34      2.17%     80.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      1.09%     81.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      0.70%     82.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      0.83%     82.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.51%     83.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      0.64%     84.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          249     15.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1564                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     63104250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               193754250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   34840000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9056.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27806.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       191.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    191.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5394                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     334494.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6410880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3498000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                29000400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            152059440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1204500915                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            340429500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1735899135                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            745.549452                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    558360750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      77740000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1692261750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5367600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2928750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                24967800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            152059440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1208172285                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            337209000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1730704875                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            743.318575                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    553130500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      77740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1697672000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                 589990                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           587619                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             5325                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              587848                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 584340                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.403247                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    800                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  64                       # Number of system calls
system.cpu0.numCycles                         4661605                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           1151052                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       8599643                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     589990                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            585140                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      3463114                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  10753                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                  1135223                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 2163                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           4619546                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.864048                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.845945                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 2944089     63.73%     63.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  156196      3.38%     67.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  171127      3.70%     70.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  151350      3.28%     74.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  178080      3.85%     77.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  156164      3.38%     81.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  165879      3.59%     84.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  403146      8.73%     93.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  293515      6.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             4619546                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.126564                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.844782                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  397095                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              3145362                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   100155                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               971869                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  5065                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1092                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  323                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               8457079                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1183                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  5065                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  709559                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 269060                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          9701                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   756290                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              2869871                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               8431886                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               2549150                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  1113                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                257534                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           11057885                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             41541417                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        13994383                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             10848626                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  209259                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               136                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           137                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  4903612                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             2156196                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              83602                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             8812                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             426                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   8408128                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                277                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  8792775                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            18190                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         141516                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       646880                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            85                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      4619546                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.903385                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.421234                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             208244      4.51%      4.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              29829      0.65%      5.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4381473     94.85%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        4619546                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              4471541     50.85%     50.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1605923     18.26%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.12% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2633231     29.95%     99.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              82077      0.93%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               8792775                       # Type of FU issued
system.cpu0.iq.rate                          1.886212                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          22223230                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          8549929                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      8276494                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               8792747                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              95                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        39451                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1887                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           34                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked       512136                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  5065                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  21402                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  330                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            8408412                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             1130                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              2156196                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               83602                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               127                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    40                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                   86                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            36                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          4506                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          544                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                5050                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              8789321                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              2630442                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             3454                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                     2712408                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  565258                       # Number of branches executed
system.cpu0.iew.exec_stores                     81966                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.885471                       # Inst execution rate
system.cpu0.iew.wb_sent                       8277391                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      8276522                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  7607092                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 12632768                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.775466                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.602171                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts         141526                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            192                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             5014                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      4599177                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.797471                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.403021                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1792952     38.98%     38.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      1166509     25.36%     64.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       553516     12.04%     76.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       386320      8.40%     84.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         4771      0.10%     84.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       180538      3.93%     88.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        48502      1.05%     89.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       106950      2.33%     92.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       359119      7.81%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      4599177                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             8258962                       # Number of instructions committed
system.cpu0.commit.committedOps               8266889                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       2198460                       # Number of memory references committed
system.cpu0.commit.loads                      2116745                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                    564614                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  7702786                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 294                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         4462766     53.98%     53.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1605660     19.42%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2116745     25.61%     99.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         81715      0.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          8266889                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               359119                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    12648173                       # The number of ROB reads
system.cpu0.rob.rob_writes                   16837209                       # The number of ROB writes
system.cpu0.timesIdled                            417                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    8258962                       # Number of Instructions Simulated
system.cpu0.committedOps                      8266889                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.564430                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.564430                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.771699                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.771699                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                14296843                       # number of integer regfile reads
system.cpu0.int_regfile_writes                7590961                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 32723423                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 3268272                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                2214394                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements           539036                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1005.739035                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1058342                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           540060                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.959675                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         72457250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1005.739035                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.982167                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.982167                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          239                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          785                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          4948536                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         4948536                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      1051894                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1051894                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         6332                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          6332                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      1058226                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1058226                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      1058229                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1058229                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      1070628                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1070628                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        75269                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        75269                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      1145897                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1145897                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      1145897                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1145897                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  14616180631                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14616180631                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   4626331709                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4626331709                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       189500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       189500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         4500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         4500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  19242512340                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19242512340                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  19242512340                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19242512340                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2122522                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2122522                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        81601                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        81601                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      2204123                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2204123                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      2204126                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2204126                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.504413                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.504413                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.922403                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.922403                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.519888                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.519888                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.519887                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.519887                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 13651.969340                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13651.969340                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 61463.972007                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61463.972007                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        47375                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        47375                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         4500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 16792.532261                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 16792.532261                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 16792.532261                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 16792.532261                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1110763                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           350105                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     3.172657                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       159139                       # number of writebacks
system.cpu0.dcache.writebacks::total           159139                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       538920                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       538920                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        66908                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        66908                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       605828                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       605828                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       605828                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       605828                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       531708                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       531708                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         8361                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         8361                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       540069                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       540069                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       540069                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       540069                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   6465703032                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6465703032                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    404614138                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    404614138                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         3000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         3000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   6870317170                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6870317170                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   6870317170                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6870317170                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.250508                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.250508                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.102462                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.102462                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.245027                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.245027                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.245026                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.245026                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12160.251552                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12160.251552                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 48393.031695                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48393.031695                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        45625                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45625                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         3000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 12721.184089                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12721.184089                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 12721.184089                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12721.184089                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              250                       # number of replacements
system.cpu0.icache.tags.tagsinuse          350.618284                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1134420                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              630                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1800.666667                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   350.618284                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.684801                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.684801                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2271076                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2271076                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      1134420                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1134420                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1134420                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1134420                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1134420                       # number of overall hits
system.cpu0.icache.overall_hits::total        1134420                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          803                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          803                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          803                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           803                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          803                       # number of overall misses
system.cpu0.icache.overall_misses::total          803                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     52706735                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     52706735                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     52706735                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     52706735                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     52706735                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     52706735                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1135223                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1135223                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1135223                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1135223                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1135223                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1135223                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000707                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000707                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000707                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000707                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000707                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000707                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 65637.278954                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65637.278954                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 65637.278954                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65637.278954                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 65637.278954                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65637.278954                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          178                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.333333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          171                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          171                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          171                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          171                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          171                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          171                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          632                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          632                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          632                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          632                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          632                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          632                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     42195515                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42195515                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     42195515                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42195515                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     42195515                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42195515                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000557                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000557                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000557                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000557                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000557                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000557                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 66765.055380                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66765.055380                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 66765.055380                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66765.055380                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 66765.055380                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66765.055380                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 551096                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           550698                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             4247                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              549364                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 549136                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.958497                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    178                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                         4260411                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           1099461                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       8234528                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     551096                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            549314                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      3154323                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   8535                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                  1096516                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 1513                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           4258059                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.935166                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.880265                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 2658761     62.44%     62.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  155612      3.65%     66.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  152149      3.57%     69.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  149519      3.51%     73.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  158824      3.73%     76.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  155889      3.66%     80.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  149281      3.51%     84.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  403037      9.47%     93.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  274987      6.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             4258059                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.129353                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.932801                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  362385                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              2873782                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    52291                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               965363                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  4238                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 188                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               8098083                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  115                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  4238                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  671975                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 266114                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1582                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   704645                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              2609505                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               8075586                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               2537841                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   836                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands           10741299                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             39841050                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        13437937                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             10551631                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  189657                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                57                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            62                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  4860782                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             2152519                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              13139                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             8455                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              71                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   8057088                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 75                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  8448559                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            16602                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         127453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       601155                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            34                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      4258059                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.984134                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.158286                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              20098      0.47%      0.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              27363      0.64%      1.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4210598     98.89%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        4258059                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              4234868     50.13%     50.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1572868     18.62%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2628064     31.11%     99.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              12759      0.15%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               8448559                       # Type of FU issued
system.cpu1.iq.rate                          1.983038                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          21171777                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          8184623                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      7936196                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               8448559                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              36                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        37200                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          409                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked       508889                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  4238                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  19228                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                  218                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            8057166                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                2                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              2152519                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               13139                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    16                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          4148                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                4224                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              8445873                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              2625402                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             2684                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                     2638154                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  531212                       # Number of branches executed
system.cpu1.iew.exec_stores                     12752                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.982408                       # Inst execution rate
system.cpu1.iew.wb_sent                       7936963                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      7936196                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  7386113                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 12172574                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.862777                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.606783                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         127392                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             4218                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      4239981                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.870223                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.434685                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      1538350     36.28%     36.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1164760     27.47%     63.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       483906     11.41%     75.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       385085      9.08%     84.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         4122      0.10%     84.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       181490      4.28%     88.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        16050      0.38%     89.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       108099      2.55%     91.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       358119      8.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      4239981                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             7925144                       # Number of instructions committed
system.cpu1.commit.committedOps               7929710                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       2128049                       # Number of memory references committed
system.cpu1.commit.loads                      2115319                       # Number of loads committed
system.cpu1.commit.membars                         23                       # Number of memory barriers committed
system.cpu1.commit.branches                    531155                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  7398638                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  53                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         4228794     53.33%     53.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1572867     19.84%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        2115319     26.68%     99.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         12730      0.16%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          7929710                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               358119                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    11938795                       # The number of ROB reads
system.cpu1.rob.rob_writes                   16132348                       # The number of ROB writes
system.cpu1.timesIdled                             33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      401193                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    7925144                       # Number of Instructions Simulated
system.cpu1.committedOps                      7929710                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.537582                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.537582                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.860183                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.860183                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                13758411                       # number of integer regfile reads
system.cpu1.int_regfile_writes                7385179                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 31687101                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 3173908                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                2146078                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    23                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           534265                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          922.197204                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1054315                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           535287                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.969626                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        263919501                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   922.197204                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.900583                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.900583                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          822                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4801665                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4801665                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      1049784                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1049784                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         4522                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          4522                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            2                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      1054306                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1054306                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      1054308                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1054308                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data      1070665                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1070665                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         8200                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         8200                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            4                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      1078865                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1078865                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1078866                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1078866                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  14573273339                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14573273339                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    185719716                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    185719716                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        35000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        35000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        17000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  14758993055                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14758993055                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  14758993055                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14758993055                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2120449                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2120449                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        12722                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        12722                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      2133171                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2133171                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      2133174                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2133174                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.504924                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.504924                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.644553                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.644553                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.505756                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.505756                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.505756                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.505756                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 13611.422190                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 13611.422190                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 22648.745854                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 22648.745854                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         8750                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         8750                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  5666.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5666.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 13680.111094                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 13680.111094                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 13680.098414                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 13680.098414                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1105552                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           348226                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     3.174812                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       148517                       # number of writebacks
system.cpu1.dcache.writebacks::total           148517                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       539474                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       539474                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         4099                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4099                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       543573                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       543573                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       543573                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       543573                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       531191                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       531191                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         4101                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         4101                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       535292                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       535292                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       535293                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       535293                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   6433920865                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6433920865                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     93173289                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     93173289                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        29000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        29000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   6527094154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6527094154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   6527105654                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6527105654                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.250509                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.250509                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.322355                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.322355                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.250937                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.250937                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.250937                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.250937                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12112.255036                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12112.255036                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 22719.651061                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22719.651061                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         7250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  4666.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4666.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 12193.520833                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12193.520833                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 12193.519538                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12193.519538                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           39.292357                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1096451                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         21929.020000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    39.292357                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.076743                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.076743                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2193082                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2193082                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      1096451                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1096451                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1096451                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1096451                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1096451                       # number of overall hits
system.cpu1.icache.overall_hits::total        1096451                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           65                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           65                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           65                       # number of overall misses
system.cpu1.icache.overall_misses::total           65                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      3323217                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3323217                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      3323217                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3323217                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      3323217                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3323217                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1096516                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1096516                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1096516                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1096516                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1096516                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1096516                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000059                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000059                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000059                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000059                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000059                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000059                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 51126.415385                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51126.415385                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 51126.415385                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51126.415385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 51126.415385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51126.415385                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           50                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           50                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2589524                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2589524                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2589524                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2589524                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2589524                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2589524                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 51790.480000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51790.480000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 51790.480000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51790.480000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 51790.480000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51790.480000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                 551021                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           550602                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             4245                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              549325                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                 549059                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.951577                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    190                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                         4259807                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           1099257                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       8233042                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     551021                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            549249                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      3154598                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   8531                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                  1096386                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 1588                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           4258128                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.934813                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.879190                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 2658183     62.43%     62.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  156128      3.67%     66.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  152181      3.57%     69.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  149837      3.52%     73.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  158298      3.72%     76.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  155900      3.66%     80.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  150628      3.54%     84.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  403565      9.48%     93.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  273408      6.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             4258128                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.129354                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.932727                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  362364                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              2874018                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    51450                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               966058                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  4238                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 190                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               8097220                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                   99                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  4238                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  672336                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 261466                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1851                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   704199                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              2614038                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               8074549                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    1                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents               2543018                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   754                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands           10739694                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             39836000                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        13436277                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             10551297                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  188393                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                63                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            71                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  4866340                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             2151992                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              13173                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             8436                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              61                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   8055810                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 80                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  8448431                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            16735                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         126362                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       595828                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            39                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      4258128                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.984072                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.158453                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              20083      0.47%      0.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              27659      0.65%      1.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            4210386     98.88%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        4258128                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              4234653     50.12%     50.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult             1572868     18.62%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.74% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             2628153     31.11%     99.85% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              12757      0.15%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               8448431                       # Type of FU issued
system.cpu2.iq.rate                          1.983290                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          21171723                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          8182259                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      7936010                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               8448431                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              39                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        36695                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          443                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked       509345                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  4238                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                  18846                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                  212                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            8055893                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              2151992                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts               13173                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                30                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    16                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          4148                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                4226                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              8445811                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              2625556                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             2618                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                     2638307                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  531170                       # Number of branches executed
system.cpu2.iew.exec_stores                     12751                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.982675                       # Inst execution rate
system.cpu2.iew.wb_sent                       7936785                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      7936010                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  7386006                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 12172295                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.862998                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.606788                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts         126302                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             4218                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      4240166                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.870098                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.430424                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      1529299     36.07%     36.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1174303     27.69%     63.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       483534     11.40%     75.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       387132      9.13%     84.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         4194      0.10%     84.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       182443      4.30%     88.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        13377      0.32%     89.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       109564      2.58%     91.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       356320      8.40%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      4240166                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             7924962                       # Number of instructions committed
system.cpu2.commit.committedOps               7929528                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       2128027                       # Number of memory references committed
system.cpu2.commit.loads                      2115297                       # Number of loads committed
system.cpu2.commit.membars                         23                       # Number of memory barriers committed
system.cpu2.commit.branches                    531110                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  7398501                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  53                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         4228634     53.33%     53.33% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult        1572867     19.84%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2115297     26.68%     99.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         12730      0.16%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          7929528                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               356320                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    11939507                       # The number of ROB reads
system.cpu2.rob.rob_writes                   16129690                       # The number of ROB writes
system.cpu2.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           1679                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      401797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    7924962                       # Number of Instructions Simulated
system.cpu2.committedOps                      7929528                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.537518                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.537518                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.860404                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.860404                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                13758047                       # number of integer regfile reads
system.cpu2.int_regfile_writes                7385109                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 31687029                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 3173662                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                2146115                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements           534272                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          922.190626                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1054323                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           535295                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.969611                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        263919500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   922.190626                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.900577                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.900577                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          822                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4801460                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4801460                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      1049799                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1049799                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         4515                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          4515                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data      1054314                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1054314                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      1054316                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1054316                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data      1070545                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1070545                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         8207                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         8207                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            5                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1078752                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1078752                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1078753                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1078753                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  14639691206                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14639691206                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    185796479                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    185796479                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        37999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        37999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        21000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        21000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  14825487685                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14825487685                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  14825487685                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14825487685                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2120344                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2120344                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        12722                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        12722                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      2133066                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2133066                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      2133069                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2133069                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.504892                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.504892                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.645103                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.645103                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.505728                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.505728                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.505728                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.505728                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 13674.989100                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 13674.989100                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 22638.781406                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 22638.781406                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  7599.800000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  7599.800000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         7000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         7000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 13743.184425                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 13743.184425                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 13743.171685                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 13743.171685                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1128671                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           360100                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     3.134327                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       126927                       # number of writebacks
system.cpu2.dcache.writebacks::total           126927                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       539348                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       539348                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         4105                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         4105                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       543453                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       543453                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       543453                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       543453                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       531197                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       531197                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         4102                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4102                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       535299                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       535299                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       535300                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       535300                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   6465156596                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6465156596                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     93381346                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     93381346                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        29501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        29501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   6558537942                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6558537942                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   6558540442                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6558540442                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.250524                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.250524                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.322434                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.322434                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.250953                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.250953                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.250953                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.250953                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12170.920762                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12170.920762                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 22764.833252                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22764.833252                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  5900.200000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5900.200000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         5500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         5500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 12252.101988                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 12252.101988                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 12252.083770                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 12252.083770                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           39.291671                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1096323                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         21926.460000                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    39.291671                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.076742                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.076742                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2192822                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2192822                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      1096323                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1096323                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1096323                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1096323                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1096323                       # number of overall hits
system.cpu2.icache.overall_hits::total        1096323                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           63                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           63                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           63                       # number of overall misses
system.cpu2.icache.overall_misses::total           63                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      2802962                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2802962                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      2802962                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2802962                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      2802962                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2802962                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1096386                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1096386                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1096386                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1096386                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1096386                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1096386                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000057                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000057                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000057                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000057                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000057                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000057                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 44491.460317                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 44491.460317                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 44491.460317                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 44491.460317                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 44491.460317                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 44491.460317                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           50                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           50                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           50                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2099528                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2099528                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2099528                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2099528                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2099528                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2099528                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 41990.560000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 41990.560000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 41990.560000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 41990.560000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 41990.560000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 41990.560000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                 551085                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           550638                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             4261                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              549359                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                 549018                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.937928                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    192                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                         4259375                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           1099147                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       8233303                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     551085                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            549210                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      3154903                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   8565                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                  1096390                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 1579                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           4258340                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.934793                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.879290                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 2658242     62.42%     62.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  156296      3.67%     66.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  152393      3.58%     69.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  149584      3.51%     73.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  158369      3.72%     76.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  155720      3.66%     80.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  150734      3.54%     84.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  403323      9.47%     93.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                  273679      6.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             4258340                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.129382                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.932984                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  362619                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              2873931                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    51753                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               965787                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  4250                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 213                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   32                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               8097423                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  121                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                  4250                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  672632                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 261106                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          2127                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   704236                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              2613989                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               8074676                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents               2542947                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   848                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands           10739856                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             39836588                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        13436331                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             10551135                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                  188706                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                58                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            63                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  4865272                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             2152086                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              13150                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads             8429                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              59                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   8055796                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 75                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  8448247                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            16757                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined         126421                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       595399                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            34                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      4258340                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.983930                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.159397                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0              20430      0.48%      0.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              27573      0.65%      1.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4210337     98.87%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        4258340                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              4234690     50.13%     50.13% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult             1572868     18.62%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.74% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             2627927     31.11%     99.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              12762      0.15%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               8448247                       # Type of FU issued
system.cpu3.iq.rate                          1.983448                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          21171589                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          8182302                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      7936069                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               8448247                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              36                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        36803                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          416                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked       509092                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  4250                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                  18813                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                  224                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            8055874                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              2152086                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts               13150                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     9                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          4147                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           90                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                4237                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              8445653                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              2625369                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             2592                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                     2638114                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  531162                       # Number of branches executed
system.cpu3.iew.exec_stores                     12745                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.982839                       # Inst execution rate
system.cpu3.iew.wb_sent                       7936864                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      7936069                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  7385918                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 12171772                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.863200                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.606807                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts         126358                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             4229                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      4240387                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.869983                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.430092                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      1529189     36.06%     36.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      1174600     27.70%     63.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       483692     11.41%     75.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       386889      9.12%     84.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         4094      0.10%     84.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       182730      4.31%     88.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        13487      0.32%     89.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       109797      2.59%     91.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       355909      8.39%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      4240387                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             7924880                       # Number of instructions committed
system.cpu3.commit.committedOps               7929450                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       2128017                       # Number of memory references committed
system.cpu3.commit.loads                      2115283                       # Number of loads committed
system.cpu3.commit.membars                         23                       # Number of memory barriers committed
system.cpu3.commit.branches                    531086                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  7398447                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  53                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         4228566     53.33%     53.33% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult        1572867     19.84%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        2115283     26.68%     99.84% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         12734      0.16%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          7929450                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               355909                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    11940104                       # The number of ROB reads
system.cpu3.rob.rob_writes                   16129635                       # The number of ROB writes
system.cpu3.timesIdled                             29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1035                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      402229                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    7924880                       # Number of Instructions Simulated
system.cpu3.committedOps                      7929450                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.537469                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.537469                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.860573                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.860573                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                13757992                       # number of integer regfile reads
system.cpu3.int_regfile_writes                7385194                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 31686702                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 3173719                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                2158465                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    17                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements           534234                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          922.169177                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1054529                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           535256                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.970140                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        263919502                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   922.169177                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.900556                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.900556                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          822                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          4801589                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         4801589                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      1049993                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1049993                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         4528                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          4528                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data      1054521                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1054521                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      1054523                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1054523                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data      1070433                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1070433                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         8199                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         8199                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            4                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data      1078632                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1078632                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data      1078633                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1078633                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  14629191700                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14629191700                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    185840771                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    185840771                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        24500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        24500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  14815032471                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14815032471                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  14815032471                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14815032471                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2120426                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2120426                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        12727                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        12727                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      2133153                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2133153                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      2133156                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2133156                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.504820                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.504820                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.644221                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.644221                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.505651                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.505651                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.505651                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.505651                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 13666.611269                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 13666.611269                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 22666.272838                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 22666.272838                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data         6125                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         6125                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 13735.020351                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 13735.020351                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 13735.007617                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 13735.007617                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1127328                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           359779                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     3.133390                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       125559                       # number of writebacks
system.cpu3.dcache.writebacks::total           125559                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       539278                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       539278                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         4096                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4096                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       543374                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       543374                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       543374                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       543374                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       531155                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       531155                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         4103                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4103                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       535258                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       535258                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       535259                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       535259                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   6459459182                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6459459182                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     93675338                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     93675338                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   6553134520                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6553134520                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   6553137020                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6553137020                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.250494                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.250494                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.322385                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.322385                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.250923                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.250923                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.250924                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.250924                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 12161.156691                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12161.156691                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 22830.937850                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22830.937850                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         4625                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4625                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 12242.945495                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12242.945495                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 12242.927293                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12242.927293                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           39.294018                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1096325                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         20302.314815                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    39.294018                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.076746                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.076746                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          2192834                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         2192834                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      1096325                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1096325                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      1096325                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1096325                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      1096325                       # number of overall hits
system.cpu3.icache.overall_hits::total        1096325                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           65                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           65                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           65                       # number of overall misses
system.cpu3.icache.overall_misses::total           65                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      1727472                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1727472                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      1727472                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1727472                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      1727472                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1727472                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      1096390                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1096390                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      1096390                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1096390                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      1096390                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1096390                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000059                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000059                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000059                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000059                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000059                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000059                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 26576.492308                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 26576.492308                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 26576.492308                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 26576.492308                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 26576.492308                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 26576.492308                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           54                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      1426774                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1426774                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      1426774                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1426774                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      1426774                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1426774                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000049                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000049                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000049                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000049                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 26421.740741                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 26421.740741                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 26421.740741                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 26421.740741                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 26421.740741                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 26421.740741                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  5446.261628                       # Cycle average of tags in use
system.l2.tags.total_refs                     1121172                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6893                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    162.653707                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4847.894690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       471.275227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       100.810144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        11.877933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         5.355184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.832450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         2.688218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         2.742051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         1.785732                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.147946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.014382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.003076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.166207                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6893                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          864                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5876                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.210358                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9221663                       # Number of tag accesses
system.l2.tags.data_accesses                  9221663                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                 106                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              157675                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  20                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              151225                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  26                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              129623                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  39                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              128995                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  567709                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           560142                       # number of Writeback hits
system.l2.Writeback_hits::total                560142                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              3607                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              3582                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              3583                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              3582                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14354                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                  106                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               161282                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               154807                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   26                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               133206                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   39                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               132577                       # number of demand (read+write) hits
system.l2.demand_hits::total                   582063                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                 106                       # number of overall hits
system.l2.overall_hits::cpu0.data              161282                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  20                       # number of overall hits
system.l2.overall_hits::cpu1.data              154807                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  26                       # number of overall hits
system.l2.overall_hits::cpu2.data              133206                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  39                       # number of overall hits
system.l2.overall_hits::cpu3.data              132577                       # number of overall hits
system.l2.overall_hits::total                  582063                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               526                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               135                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                30                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                15                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 5                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   754                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            4749                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             516                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             516                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             517                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6298                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                526                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               4884                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                526                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                525                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                522                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7052                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               526                       # number of overall misses
system.l2.overall_misses::cpu0.data              4884                       # number of overall misses
system.l2.overall_misses::cpu1.inst                30                       # number of overall misses
system.l2.overall_misses::cpu1.data               526                       # number of overall misses
system.l2.overall_misses::cpu2.inst                24                       # number of overall misses
system.l2.overall_misses::cpu2.data               525                       # number of overall misses
system.l2.overall_misses::cpu3.inst                15                       # number of overall misses
system.l2.overall_misses::cpu3.data               522                       # number of overall misses
system.l2.overall_misses::total                  7052                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     40441500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     10660750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      2317000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       772750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      1764000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       613250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst       952750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       366750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        57888750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        93997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        93997                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    352649749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     45965750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     46081250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     46353250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     491049999                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     40441500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    363310499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      2317000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     46738500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      1764000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     46694500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst       952750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data     46720000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        548938749                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     40441500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    363310499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      2317000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     46738500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      1764000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     46694500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst       952750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data     46720000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       548938749                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             632                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data          157810                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              50                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          151235                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              50                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          129632                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          129000                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              568463                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       560142                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            560142                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          8356                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          4098                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          4099                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          4099                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20652                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              632                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           166166                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               50                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           155333                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               50                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           133731                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           133099                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               589115                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             632                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          166166                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              50                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          155333                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              50                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          133731                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          133099                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              589115                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.832278                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.000855                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.600000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000066                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.480000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.000069                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.277778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.000039                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.001326                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.568334                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.125915                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.125884                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.126128                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.304958                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.832278                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.029392                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.600000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.003386                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.480000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.003926                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.277778                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.003922                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011970                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.832278                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.029392                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.600000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.003386                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.480000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.003926                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.277778                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.003922                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011970                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 76884.980989                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 78968.518519                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 77233.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        77275                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst        73500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 68138.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 63516.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data        73350                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76775.530504                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data 23499.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 23499.250000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 74257.685618                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 89080.910853                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 89304.748062                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 89658.123791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77969.196412                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 76884.980989                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 74387.899058                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 77233.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 88856.463878                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst        73500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 88941.904762                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 63516.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 89501.915709                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77841.569626                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 76884.980989                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 74387.899058                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 77233.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 88856.463878                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst        73500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 88941.904762                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 63516.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 89501.915709                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77841.569626                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 82                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  82                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 82                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          520                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          117                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              672                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         4749                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          517                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6298                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          4866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data           519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6970                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         4866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data          519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6970                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     33608750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7923750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1076750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data       373250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       410250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data       197750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       323000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data       127250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44040750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        71504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        71504                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    293329751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     39546250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     39677250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     39940750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    412494001                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     33608750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    301253501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1076750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     39919500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       410250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     39875000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       323000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data     40068000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    456534751                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     33608750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    301253501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1076750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     39919500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       410250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     39875000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       323000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data     40068000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    456534751                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.822785                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.000741                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.260000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000040                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.120000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.000023                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.092593                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.000016                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.001182                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.568334                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.125915                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.125884                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.126128                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.304958                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.822785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.029284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.260000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.003361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.120000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.003881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.092593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.003899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011831                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.822785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.029284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.260000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.003361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.120000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.003881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.092593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.003899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.011831                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 64632.211538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 67724.358974                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 82826.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 62208.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst        68375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 65916.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst        64600                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data        63625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65536.830357                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        17876                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17876                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 61766.635292                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 76640.019380                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 76893.895349                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 77254.835590                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65496.030645                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 64632.211538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 61909.885121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 82826.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 76474.137931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst        68375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 76830.443160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst        64600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 77202.312139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65499.964275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 64632.211538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 61909.885121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 82826.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 76474.137931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst        68375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 76830.443160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst        64600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 77202.312139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65499.964275                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 671                       # Transaction distribution
system.membus.trans_dist::ReadResp                670                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              7                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6297                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6297                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       445888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  445888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               11                       # Total snoops (count)
system.membus.snoop_fanout::samples              6984                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6984    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6984                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7688500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36840245                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2126057                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2126055                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           560142                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             18                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20658                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20658                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       865384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       839151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       795967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       793924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3295996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        40320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     20819520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     19446400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     16682112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     16554112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               73552320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1557612                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2706876                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                2706876    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2706876                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1913582495                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             82.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1046485                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         937581612                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            40.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             80976                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         929740534                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            39.9                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             81972                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         931138751                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization            39.9                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            85226                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        931280674                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           40.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
