{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 02 16:38:37 2009 " "Info: Processing started: Wed Sep 02 16:38:37 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off Ozy11 -c Ozy11 " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Ozy11 -c Ozy11" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf " "Info: Using vector source file \"O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Rx_empty " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Rx_empty\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "Rx_empty" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Rx_data\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Rx_data\[15\]\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "Rx_data\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Rx_data\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Rx_data\[14\]\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "Rx_data\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Rx_data\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Rx_data\[13\]\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "Rx_data\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Rx_data\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Rx_data\[12\]\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "Rx_data\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Rx_data\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Rx_data\[11\]\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "Rx_data\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Rx_data\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Rx_data\[10\]\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "Rx_data\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Rx_data\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Rx_data\[9\]\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "Rx_data\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Rx_data\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Rx_data\[8\]\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "Rx_data\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Rx_data\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Rx_data\[7\]\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "Rx_data\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Rx_data\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Rx_data\[6\]\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "Rx_data\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Rx_data\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Rx_data\[5\]\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "Rx_data\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Rx_data\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Rx_data\[4\]\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "Rx_data\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Rx_data\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Rx_data\[3\]\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "Rx_data\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Rx_data\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Rx_data\[2\]\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "Rx_data\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Rx_data\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Rx_data\[1\]\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "Rx_data\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Rx_data\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Rx_data\[0\]\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "Rx_data\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PHY_Tx\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PHY_Tx\[7\]\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "PHY_Tx\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PHY_Tx\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PHY_Tx\[6\]\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "PHY_Tx\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PHY_Tx\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PHY_Tx\[5\]\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "PHY_Tx\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PHY_Tx\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PHY_Tx\[4\]\" in design." {  } { { "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "" { Waveform "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.vwf" "PHY_Tx\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FX2_FD\[0\] " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FX2_FD\[0\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FX2_FD\[1\] " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FX2_FD\[1\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FX2_FD\[2\] " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FX2_FD\[2\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FX2_FD\[3\] " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FX2_FD\[3\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FX2_FD\[4\] " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FX2_FD\[4\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FX2_FD\[5\] " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FX2_FD\[5\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FX2_FD\[6\] " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FX2_FD\[6\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FX2_FD\[7\] " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FX2_FD\[7\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FX2_FD\[8\] " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FX2_FD\[8\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FX2_FD\[9\] " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FX2_FD\[9\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FX2_FD\[10\] " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FX2_FD\[10\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FX2_FD\[11\] " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FX2_FD\[11\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FX2_FD\[12\] " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FX2_FD\[12\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FX2_FD\[13\] " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FX2_FD\[13\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FX2_FD\[14\] " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FX2_FD\[14\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FX2_FD\[15\] " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FX2_FD\[15\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FLAGB " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FLAGB\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FLAGA " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FLAGA\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|SDOBACK " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|SDOBACK\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FX2_PE0 " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FX2_PE0\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FX2_PE2 " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FX2_PE2\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FX2_PE3 " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FX2_PE3\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|IFCLK " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|IFCLK\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Ozy11\|FLAGC " "Warning: Can't find signal in vector source file for input pin \"\|Ozy11\|FLAGC\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "      8.49 % " "Info: Simulation coverage is       8.49 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "943 " "Info: Number of transitions in simulation is 943" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 45 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "124 " "Info: Peak virtual memory: 124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 02 16:38:39 2009 " "Info: Processing ended: Wed Sep 02 16:38:39 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
