package linknan.cluster.core

import chisel3._
import chisel3.experimental.hierarchy.{instantiable, public}
import chisel3.util._
import coupledL2.tl2chi.TL2CHICoupledL2
import freechips.rocketchip.diplomacy.{IdRange, TransferSizes}
import freechips.rocketchip.tilelink.{BankBinder, TLBuffer, TLClientNode, TLMasterParameters, TLMasterPortParameters, TLXbar}
import linknan.cluster.{BlockTestIO, BlockTestIOParams}
import linknan.utils.connectByName
import org.chipsalliance.cde.config.Parameters
import org.chipsalliance.diplomacy.bundlebridge.BundleBridgeSource
import org.chipsalliance.diplomacy.lazymodule.LazyModule
import xiangshan.{HasXSParameter, XSCoreParamsKey}
import xijiang.Node
import xs.utils.cache.common._
import xs.utils.cache.{DeviceType, DeviceTypeField}
import xs.utils.debug.{HardwareAssertion, HardwareAssertionKey}
import xs.utils.tl.ReqSourceField
import zhujiang.HasZJParams
import zhujiang.chi.FlitHelper.{connIcn, hwaConn}
import zhujiang.chi.RingFlit

class NoCoreWrapper (node:Node)(implicit p:Parameters) extends BaseCoreWrapper with HasXSParameter {
  private val coreP = p(XSCoreParamsKey)
  private val dcacheP = coreP.dcacheParametersOpt.get
  private val icacheP = coreP.icacheParameters

  private val dcacheNode = TLClientNode(Seq(TLMasterPortParameters.v1(
    Seq(TLMasterParameters.v1(
      name = "dcache",
      sourceId = IdRange(0, dcacheP.nMissEntries + dcacheP.nReleaseEntries + 1),
      supportsProbe = TransferSizes(dcacheP.blockBytes)
    )),
    requestFields = Seq(PrefetchField(), ReqSourceField(), VaddrField(VAddrBits - log2Up(dcacheP.blockBytes))) ++ dcacheP.aliasBitsOpt.map(AliasField),
    echoFields = Seq(IsKeywordField())
  )))

  private val ptwNode = TLClientNode(Seq(TLMasterPortParameters.v1(
    clients = Seq(TLMasterParameters.v1(
      "ptw",
      sourceId = IdRange(0, coreP.l2tlbParameters.llptwsize + 1 + 1)
    )),
    requestFields = Seq(ReqSourceField())
  )))

  private val icacheNode = TLClientNode(Seq(TLMasterPortParameters.v1(
    Seq(TLMasterParameters.v1(
      name = "icache",
      sourceId = IdRange(0, icacheP.nFetchMshr + icacheP.nPrefetchMshr + 1),
    )),
    requestFields = icacheP.reqFields,
    echoFields = icacheP.echoFields
  )))

  private val mmioSourceBits = log2Ceil(icacheP.nMMIOs.max(coreP.UncacheBufferSize)) + 1
  private val cioNode = TLClientNode(Seq(TLMasterPortParameters.v1(
    clients = Seq(TLMasterParameters.v1(
      "uncache",
      sourceId = IdRange(0, 1 << mmioSourceBits)
    )),
    requestFields = Seq(DeviceTypeField())
  )))


  val cmoNode = TLClientNode(Seq(
      TLMasterPortParameters.v1(
        Seq(TLMasterParameters.v1(
          name="cmo",
          sourceId=IdRange(0, 7)
        )),
        requestFields = Nil,
      )
  ))


  private val preftchNode = coreP.prefetcher.map(_ => BundleBridgeSource(() => new PrefetchRecv))

  private val cacheXBar = LazyModule(new TLXbar)

  cacheXBar.node :=* TLBuffer.chainNode(1, Some(s"l1d_buffer")) :=* dcacheNode
  cacheXBar.node :=* TLBuffer.chainNode(1, Some(s"ptw_buffer")) :=* ptwNode
  cacheXBar.node :=* TLBuffer.chainNode(1, Some(s"l1i_buffer")) :=* icacheNode
  cacheXBar.node :=* TLBuffer.chainNode(1, Some(s"cmo_buffer")) :=* cmoNode


  //L2 Connections
  private val l2cache = LazyModule(new TL2CHICoupledL2)
  private val tpMetaSinkNode = l2cache.tpmeta_source_node.map(_.makeSink())
  private val tpMetaSourceNode = l2cache.tpmeta_sink_node.map(n => BundleBridgeSource(n.genOpt.get))
  l2cache.tpmeta_sink_node.foreach(_ := tpMetaSourceNode.get)

  l2cache.pf_recv_node.foreach(_ := preftchNode.get)
  l2cache.mmioNode :*= TLBuffer() :*= cioNode
  l2cache.managerNode :=*
    TLBuffer.chainNode(1, Some(s"l2_bank_buffer")) :=*
    TLXbar() :=*
    BankBinder(p(XSCoreParamsKey).L2NBanks, p(L2ParamKey).blockBytes) :*=
    l2cache.node :*=
    TLBuffer() :*=
    cacheXBar.node

  lazy val module = new NoCoreWrapperImpl
  val btioParams = BlockTestIOParams(
    cioTlParams = Some(cioNode.edges.out.head.bundle),
    icacheTlParams = Some(icacheNode.edges.out.head.bundle),
    ptwTlParams = Some(ptwNode.edges.out.head.bundle),
    dcacheTlParams = Some(dcacheNode.edges.out.head.bundle),
    cmoTlParams = Some(cmoNode.edges.out.head.bundle),
    node = node,
    dcache = false
  )
  @instantiable
  class NoCoreWrapperImpl extends BaseCoreWrapperImpl(this, node) with HasZJParams {
    @public
    val btio = IO(new BlockTestIO(btioParams))
    btio.cio.get <> cioNode.out.head._1
    btio.icache.get <> icacheNode.out.head._1
    btio.ptw.get <> ptwNode.out.head._1
    btio.dcache.get <> dcacheNode.out.head._1
    btio.cmo.get <> cmoNode.out.head._1
    btio.mhartid := io.mhartid
    btio.clock := io.clock
    btio.reset := io.reset
    btio.mtip := io.mtip
    btio.msip := io.msip

    l2cache.module.io.hartId := io.mhartid
    l2cache.module.io_nodeID := 0.U(7.W)
    l2cache.module.io.pfCtrlFromCore := DontCare
    l2cache.module.io.l2_tlb_req := DontCare
    l2cache.module.io.debugTopDown := DontCare
    l2cache.module.io.dft.func.foreach(_ := io.dft.toSramBroadCastBundle)
    l2cache.module.io.dft.reset.foreach(_ := io.dft.toResetDftBundle)
    l2cache.module.io.ramctl := io.ramctl
    l2cache.module.io.l2Flush.foreach(_ := false.B)
    l2cache.module.io_cpu_halt.foreach(_ := false.B)

    tpMetaSinkNode.foreach(_.in.head._1.ready := false.B)
    tpMetaSourceNode.foreach(_.out.head._1 := DontCare)

    l2cache.module.io_chi match {
      case l2_chi: coupledL2.tl2chi.DecoupledPortIO =>
        connectByName(txreq, l2_chi.tx.req)
        txreq.bits.SnoopMe := l2_chi.tx.req.bits.snoopMe
        txreq.bits.QoS := 0.U
        connectByName(txrsp, l2_chi.tx.rsp)
        connectByName(txdat, l2_chi.tx.dat)
        connectByName(l2_chi.rx.snp, rxsnp)
        connectByName(l2_chi.rx.rsp, rxrsp)
        connectByName(l2_chi.rx.dat, rxdat)
      case _ => require(requirement = false, "Credit-Grant CHI is not supported!")
    }
    private val assertionNode = HardwareAssertion.placePipe(Int.MaxValue, moduleTop = true).map(_.head)
    HardwareAssertion.release(assertionNode, "hwa", "core")
    assertionNode.foreach(_.hassert.bus.get.ready := true.B)
    if(p(HardwareAssertionKey).enable) {
      val dbgBd = WireInit(0.U.asTypeOf(Decoupled(new RingFlit(debugFlitBits))))
      if(assertionNode.isDefined) {
        dontTouch(assertionNode.get.hassert)
        hwaConn(dbgBd, assertionNode.get.hassert)
      }
      connIcn(pdc.io.icn.rx.debug.get, dbgBd)
    }
  }
}
