---
calibre_verifs: true
releasePmMailDist: 
    arsenh,gtravaj,araratk,manukyan,davidgh,williamm,warrena,samy,guttman,sg-ddr-ckt-release@synopsys.com
supply_pins_override: 
    dwc_ddrphy_techrevision: D1 M4
    dwc_ddrphy_lcdl: D2 M5
cdl_prune_cells: cvcp* cvpp* vflag*
supply_pins: D5 M8
releaseUtilityMacro: 
    - dwc_ddrphy_decapvddq_ew
    - dwc_ddrphy_decapvddq_ns
    - dwc_ddrphy_vddqclamp_ns
releaseBranch: rel1.00_0.90a_rel_
releaseMailDist: 
    arsenh,gtravaj,araratk,manukyan,davidgh,williamm,warrena,samy,guttman,sg-ddr-ckt-release@synopsys.com
release_gds_cdl: icv
metal_stack: 13M_4Mx_7Dx_2Iz_LB
metal_stack_ip: 8M_4Mx_4Dx
layers: M1 M2 M3 M4 D5 D6 D7 D8 OVERLAP
layout_tag: Final
rel: 0.90a
utility_name: dwc_ddrphy_utility_cells
vcrel: 0.90a
metal_stack_minimal: 8M_4Mx_4Dx
p4_release_root: products/ddr54/project/d802-ddr54-ss7lpp18
process: ss7lpp-18

