

================================================================
== Vivado HLS Report for 'Block_codeRepl1012_p'
================================================================
* Date:           Thu Nov 12 23:53:40 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_huffman_encoding
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|      11|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      11|     38|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |ap_return    |   9|          2|    9|         18|
    |n_blk_n      |   9|          2|    1|          2|
    |n_out_blk_n  |   9|          2|    1|          2|
    +-------------+----+-----------+-----+-----------+
    |Total        |  36|          8|   12|         24|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |ap_return_preg  |  9|   0|    9|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 11|   0|   11|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | Block_codeRepl1012_p | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | Block_codeRepl1012_p | return value |
|ap_start      |  in |    1| ap_ctrl_hs | Block_codeRepl1012_p | return value |
|ap_done       | out |    1| ap_ctrl_hs | Block_codeRepl1012_p | return value |
|ap_continue   |  in |    1| ap_ctrl_hs | Block_codeRepl1012_p | return value |
|ap_idle       | out |    1| ap_ctrl_hs | Block_codeRepl1012_p | return value |
|ap_ready      | out |    1| ap_ctrl_hs | Block_codeRepl1012_p | return value |
|ap_return     | out |    9| ap_ctrl_hs | Block_codeRepl1012_p | return value |
|n_dout        |  in |    9|   ap_fifo  |           n          |    pointer   |
|n_empty_n     |  in |    1|   ap_fifo  |           n          |    pointer   |
|n_read        | out |    1|   ap_fifo  |           n          |    pointer   |
|n_out_din     | out |    9|   ap_fifo  |         n_out        |    pointer   |
|n_out_full_n  |  in |    1|   ap_fifo  |         n_out        |    pointer   |
|n_out_write   | out |    1|   ap_fifo  |         n_out        |    pointer   |
+--------------+-----+-----+------------+----------------------+--------------+

