
*** Running vivado
    with args -log design_1_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_lmb_bram_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 343.504 ; gain = 133.461
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (9#1) [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 535.668 ; gain = 325.625
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 535.668 ; gain = 325.625
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 750.844 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:36 ; elapsed = 00:01:46 . Memory (MB): peak = 750.844 ; gain = 540.801
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:36 ; elapsed = 00:01:46 . Memory (MB): peak = 750.844 ; gain = 540.801
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:01:46 . Memory (MB): peak = 750.844 ; gain = 540.801
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:37 ; elapsed = 00:01:46 . Memory (MB): peak = 750.844 ; gain = 540.801
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:47 . Memory (MB): peak = 750.844 ; gain = 540.801
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 754.113 ; gain = 544.070
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 754.148 ; gain = 544.105
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 763.773 ; gain = 553.730
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:02:02 . Memory (MB): peak = 763.773 ; gain = 553.730
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:02:02 . Memory (MB): peak = 763.773 ; gain = 553.730
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:52 ; elapsed = 00:02:02 . Memory (MB): peak = 763.773 ; gain = 553.730
Finished Renaming Generated Ports : Time (s): cpu = 00:01:52 ; elapsed = 00:02:02 . Memory (MB): peak = 763.773 ; gain = 553.730
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:02:02 . Memory (MB): peak = 763.773 ; gain = 553.730
Finished Renaming Generated Nets : Time (s): cpu = 00:01:52 ; elapsed = 00:02:02 . Memory (MB): peak = 763.773 ; gain = 553.730

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:52 ; elapsed = 00:02:02 . Memory (MB): peak = 763.773 ; gain = 553.730
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 805.723 ; gain = 547.848
