/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/switch_core_top_v1_0_5
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap switch_core_top_v1_0_5 /home/feilong/Storages/fpga/000_vivado_sim_linux32/switch_core_top_v1_0_5
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 -L switch_core_top_v1_0_5 +incdir+/home/feilong/.cxl.ip/incl -sv -work switch_core_top_v1_0_5 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/switch_core_top_v1_0_5/.cxl.systemverilog.switch_core_top_v1_0_5.switch_core_top_v1_0_5.lin64.cmf
