{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733712826058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733712826058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 23:53:45 2024 " "Processing started: Sun Dec 08 23:53:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733712826058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733712826058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733712826058 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733712826312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter+ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter+ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER+ULA " "Found entity 1: SHIFTER+ULA" {  } { { "SHIFTER+ULA.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER+ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpc_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mpc_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MPC_GENERATOR " "Found entity 1: MPC_GENERATOR" {  } { { "MPC_GENERATOR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MPC_GENERATOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826601 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_store.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_store.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_store-SYN " "Found design unit 1: control_store-SYN" {  } { { "control_store.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826602 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_store " "Found entity 1: control_store" {  } { { "control_store.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "decoder2to4.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder2to4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder3to8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_1bit " "Found entity 1: FullAdder_1bit" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_8bit " "Found entity 1: FullAdder_8bit" {  } { { "FullAdder_8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bank_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BANK_REG " "Found entity 1: BANK_REG" {  } { { "BANK_REG.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32bit " "Found entity 1: REGISTER32bit" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr_extensor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr_extensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_extensor " "Found entity 1: MBR_extensor" {  } { { "MBR_extensor.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR_extensor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_init " "Found entity 1: LV_init" {  } { { "LV_init.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_init " "Found entity 1: CPP_init" {  } { { "CPP_init.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h.bdf 1 1 " "Found 1 design units, including 1 entities, in source file h.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_TEST " "Found entity 1: RAM_TEST" {  } { { "RAM_TEST.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER4bit " "Found entity 1: REGISTER4bit" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mic1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mic1 " "Found entity 1: mic1" {  } { { "mic1.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/mic1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER_ULA " "Found entity 1: SHIFTER_ULA" {  } { { "SHIFTER_ULA.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER_ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER8bit " "Found entity 1: REGISTER8bit" {  } { { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "CONTROL_UNIT.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_UNIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733712826676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CONTROL_UNIT:inst1 " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CONTROL_UNIT:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 248 832 1024 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_store CONTROL_UNIT:inst1\|control_store:inst1 " "Elaborating entity \"control_store\" for hierarchy \"CONTROL_UNIT:inst1\|control_store:inst1\"" {  } { { "CONTROL_UNIT.bdf" "inst1" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_UNIT.bdf" { { 192 984 1200 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\"" {  } { { "control_store.vhd" "altsyncram_component" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\"" {  } { { "control_store.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733712826738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file microcode.mif " "Parameter \"init_file\" = \"microcode.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826739 ""}  } { { "control_store.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733712826739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_55a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_55a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_55a1 " "Found entity 1: altsyncram_55a1" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733712826777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733712826777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_55a1 CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated " "Elaborating entity \"altsyncram_55a1\" for hierarchy \"CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPC_GENERATOR CONTROL_UNIT:inst1\|MPC_GENERATOR:inst " "Elaborating entity \"MPC_GENERATOR\" for hierarchy \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\"" {  } { { "CONTROL_UNIT.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_UNIT.bdf" { { 192 536 768 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:inst " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 392 560 784 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTER_ULA DATAPATH:inst\|SHIFTER_ULA:inst " "Elaborating entity \"SHIFTER_ULA\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\"" {  } { { "DATAPATH.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH.bdf" { { 232 592 784 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_32bit DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst " "Elaborating entity \"ULA_32bit\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\"" {  } { { "SHIFTER_ULA.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER_ULA.bdf" { { 440 384 568 632 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_8bit DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4 " "Elaborating entity \"ULA_8bit\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\"" {  } { { "ULA_32bit.bdf" "inst4" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_32bit.bdf" { { 1216 632 800 1408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_1bit DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8 " "Elaborating entity \"ULA_1bit\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\"" {  } { { "ULA_8bit.bdf" "inst8" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_8bit.bdf" { { 1208 952 1048 1400 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_1bit DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst " "Elaborating entity \"FullAdder_1bit\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\"" {  } { { "ULA_1bit.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 288 736 880 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9 " "Elaborating entity \"XOR3\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9\"" {  } { { "FullAdder_1bit.bdf" "inst9" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { { 696 744 848 776 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9 " "Elaborated megafunction instantiation \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9\"" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { { 696 744 848 776 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733712826801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR4 DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8 " "Elaborating entity \"XOR4\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8\"" {  } { { "FullAdder_1bit.bdf" "inst8" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { { 344 672 776 440 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8 " "Elaborated megafunction instantiation \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8\"" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { { 344 672 776 440 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733712826807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|decoder2to4:inst2 " "Elaborating entity \"decoder2to4\" for hierarchy \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|decoder2to4:inst2\"" {  } { { "ULA_1bit.bdf" "inst2" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 400 496 592 528 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANK_REG DATAPATH:inst\|BANK_REG:inst2 " "Elaborating entity \"BANK_REG\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\"" {  } { { "DATAPATH.bdf" "inst2" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH.bdf" { { 192 88 312 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR DATAPATH:inst\|BANK_REG:inst2\|MAR:inst " "Elaborating entity \"MAR\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\"" {  } { { "BANK_REG.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { -112 328 560 16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER32bit DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst " "Elaborating entity \"REGISTER32bit\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\"" {  } { { "MAR.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MAR.bdf" { { 24 632 888 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER8bit DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|REGISTER8bit:inst " "Elaborating entity \"REGISTER8bit\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|REGISTER8bit:inst\"" {  } { { "REGISTER32bit.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 152 464 648 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5 " "Elaborating entity \"MBR\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\"" {  } { { "BANK_REG.bdf" "inst5" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 304 312 584 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826953 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "REGISTER32bit inst " "Block or symbol \"REGISTER32bit\" of instance \"inst\" overlaps another block or symbol" {  } { { "MBR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR.bdf" { { 88 488 744 280 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1733712826955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3 " "Elaborating entity \"MDR\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\"" {  } { { "BANK_REG.bdf" "inst3" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 24 328 568 152 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H DATAPATH:inst\|BANK_REG:inst2\|H:inst10 " "Elaborating entity \"H\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\"" {  } { { "BANK_REG.bdf" "inst10" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 1144 384 576 1272 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC DATAPATH:inst\|BANK_REG:inst2\|PC:inst4 " "Elaborating entity \"PC\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\"" {  } { { "BANK_REG.bdf" "inst4" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 160 312 584 288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP DATAPATH:inst\|BANK_REG:inst2\|SP:inst1 " "Elaborating entity \"SP\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|SP:inst1\"" {  } { { "BANK_REG.bdf" "inst1" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 448 384 576 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV DATAPATH:inst\|BANK_REG:inst2\|LV:inst2 " "Elaborating entity \"LV\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|LV:inst2\"" {  } { { "BANK_REG.bdf" "inst2" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 584 384 576 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV_init DATAPATH:inst\|BANK_REG:inst2\|LV:inst2\|LV_init:inst2 " "Elaborating entity \"LV_init\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|LV:inst2\|LV_init:inst2\"" {  } { { "LV.bdf" "inst2" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV.bdf" { { 304 480 616 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP DATAPATH:inst\|BANK_REG:inst2\|CPP:inst6 " "Elaborating entity \"CPP\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|CPP:inst6\"" {  } { { "BANK_REG.bdf" "inst6" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 720 384 576 848 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712826998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOS DATAPATH:inst\|BANK_REG:inst2\|TOS:inst7 " "Elaborating entity \"TOS\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|TOS:inst7\"" {  } { { "BANK_REG.bdf" "inst7" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 872 384 576 1000 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712827003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPC DATAPATH:inst\|BANK_REG:inst2\|OPC:inst8 " "Elaborating entity \"OPC\" for hierarchy \"DATAPATH:inst\|BANK_REG:inst2\|OPC:inst8\"" {  } { { "BANK_REG.bdf" "inst8" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 1008 384 576 1136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733712827009 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[31\] ADDRESS\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[31\]\" to the node \"ADDRESS\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[30\] ADDRESS\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[30\]\" to the node \"ADDRESS\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[29\] ADDRESS\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[29\]\" to the node \"ADDRESS\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[28\] ADDRESS\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[28\]\" to the node \"ADDRESS\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[27\] ADDRESS\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[27\]\" to the node \"ADDRESS\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[26\] ADDRESS\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[26\]\" to the node \"ADDRESS\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[25\] ADDRESS\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[25\]\" to the node \"ADDRESS\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[24\] ADDRESS\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[24\]\" to the node \"ADDRESS\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[23\] ADDRESS\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[23\]\" to the node \"ADDRESS\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[22\] ADDRESS\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[22\]\" to the node \"ADDRESS\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[21\] ADDRESS\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[21\]\" to the node \"ADDRESS\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[20\] ADDRESS\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[20\]\" to the node \"ADDRESS\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[19\] ADDRESS\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[19\]\" to the node \"ADDRESS\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[18\] ADDRESS\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[18\]\" to the node \"ADDRESS\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[17\] ADDRESS\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[17\]\" to the node \"ADDRESS\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[16\] ADDRESS\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[16\]\" to the node \"ADDRESS\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[15\] ADDRESS\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[15\]\" to the node \"ADDRESS\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[14\] ADDRESS\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[14\]\" to the node \"ADDRESS\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[13\] ADDRESS\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[13\]\" to the node \"ADDRESS\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[12\] ADDRESS\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[12\]\" to the node \"ADDRESS\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[11\] ADDRESS\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[11\]\" to the node \"ADDRESS\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[10\] ADDRESS\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[10\]\" to the node \"ADDRESS\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[9\] ADDRESS\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[9\]\" to the node \"ADDRESS\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[8\] ADDRESS\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[8\]\" to the node \"ADDRESS\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[7\] ADDRESS\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[7\]\" to the node \"ADDRESS\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[6\] ADDRESS\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[6\]\" to the node \"ADDRESS\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[5\] ADDRESS\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[5\]\" to the node \"ADDRESS\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[4\] ADDRESS\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[4\]\" to the node \"ADDRESS\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[3\] ADDRESS\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[3\]\" to the node \"ADDRESS\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[2\] ADDRESS\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[2\]\" to the node \"ADDRESS\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[1\] ADDRESS\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[1\]\" to the node \"ADDRESS\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[0\] ADDRESS\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MAR:inst\|REGISTER32bit:inst\|inst10\[0\]\" to the node \"ADDRESS\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[31\] OUT_MEM\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[31\]\" to the node \"OUT_MEM\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[30\] OUT_MEM\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[30\]\" to the node \"OUT_MEM\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[29\] OUT_MEM\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[29\]\" to the node \"OUT_MEM\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[28\] OUT_MEM\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[28\]\" to the node \"OUT_MEM\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[27\] OUT_MEM\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[27\]\" to the node \"OUT_MEM\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[26\] OUT_MEM\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[26\]\" to the node \"OUT_MEM\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[25\] OUT_MEM\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[25\]\" to the node \"OUT_MEM\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[24\] OUT_MEM\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[24\]\" to the node \"OUT_MEM\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[23\] OUT_MEM\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[23\]\" to the node \"OUT_MEM\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[22\] OUT_MEM\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[22\]\" to the node \"OUT_MEM\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[21\] OUT_MEM\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[21\]\" to the node \"OUT_MEM\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[20\] OUT_MEM\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[20\]\" to the node \"OUT_MEM\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[19\] OUT_MEM\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[19\]\" to the node \"OUT_MEM\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[18\] OUT_MEM\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[18\]\" to the node \"OUT_MEM\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[17\] OUT_MEM\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[17\]\" to the node \"OUT_MEM\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[16\] OUT_MEM\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[16\]\" to the node \"OUT_MEM\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[15\] OUT_MEM\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[15\]\" to the node \"OUT_MEM\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[14\] OUT_MEM\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[14\]\" to the node \"OUT_MEM\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[13\] OUT_MEM\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[13\]\" to the node \"OUT_MEM\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[12\] OUT_MEM\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[12\]\" to the node \"OUT_MEM\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[11\] OUT_MEM\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[11\]\" to the node \"OUT_MEM\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[10\] OUT_MEM\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[10\]\" to the node \"OUT_MEM\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[9\] OUT_MEM\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[9\]\" to the node \"OUT_MEM\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[8\] OUT_MEM\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[8\]\" to the node \"OUT_MEM\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[7\] OUT_MEM\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[7\]\" to the node \"OUT_MEM\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[6\] OUT_MEM\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[6\]\" to the node \"OUT_MEM\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[5\] OUT_MEM\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[5\]\" to the node \"OUT_MEM\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[4\] OUT_MEM\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[4\]\" to the node \"OUT_MEM\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[3\] OUT_MEM\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[3\]\" to the node \"OUT_MEM\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[2\] OUT_MEM\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[2\]\" to the node \"OUT_MEM\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[1\] OUT_MEM\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[1\]\" to the node \"OUT_MEM\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[0\] OUT_MEM\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[0\]\" to the node \"OUT_MEM\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[31\] PC_PROG\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[31\]\" to the node \"PC_PROG\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[30\] PC_PROG\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[30\]\" to the node \"PC_PROG\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[29\] PC_PROG\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[29\]\" to the node \"PC_PROG\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[28\] PC_PROG\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[28\]\" to the node \"PC_PROG\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[27\] PC_PROG\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[27\]\" to the node \"PC_PROG\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[26\] PC_PROG\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[26\]\" to the node \"PC_PROG\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[25\] PC_PROG\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[25\]\" to the node \"PC_PROG\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[24\] PC_PROG\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[24\]\" to the node \"PC_PROG\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[23\] PC_PROG\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[23\]\" to the node \"PC_PROG\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[22\] PC_PROG\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[22\]\" to the node \"PC_PROG\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[21\] PC_PROG\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[21\]\" to the node \"PC_PROG\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[20\] PC_PROG\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[20\]\" to the node \"PC_PROG\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[19\] PC_PROG\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[19\]\" to the node \"PC_PROG\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[18\] PC_PROG\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[18\]\" to the node \"PC_PROG\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[17\] PC_PROG\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[17\]\" to the node \"PC_PROG\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[16\] PC_PROG\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[16\]\" to the node \"PC_PROG\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[15\] PC_PROG\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[15\]\" to the node \"PC_PROG\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[14\] PC_PROG\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[14\]\" to the node \"PC_PROG\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[13\] PC_PROG\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[13\]\" to the node \"PC_PROG\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[12\] PC_PROG\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[12\]\" to the node \"PC_PROG\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[11\] PC_PROG\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[11\]\" to the node \"PC_PROG\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[10\] PC_PROG\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[10\]\" to the node \"PC_PROG\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[9\] PC_PROG\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[9\]\" to the node \"PC_PROG\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[8\] PC_PROG\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[8\]\" to the node \"PC_PROG\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[7\] PC_PROG\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[7\]\" to the node \"PC_PROG\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[6\] PC_PROG\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[6\]\" to the node \"PC_PROG\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[5\] PC_PROG\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[5\]\" to the node \"PC_PROG\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[4\] PC_PROG\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[4\]\" to the node \"PC_PROG\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[3\] PC_PROG\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[3\]\" to the node \"PC_PROG\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[2\] PC_PROG\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[2\]\" to the node \"PC_PROG\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[1\] PC_PROG\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[1\]\" to the node \"PC_PROG\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[0\] PC_PROG\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|PC:inst4\|REGISTER32bit:inst\|inst10\[0\]\" to the node \"PC_PROG\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[24\] C_BUS\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[24\]\" to the node \"C_BUS\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[25\] C_BUS\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[25\]\" to the node \"C_BUS\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[26\] C_BUS\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[26\]\" to the node \"C_BUS\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[27\] C_BUS\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[27\]\" to the node \"C_BUS\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[28\] C_BUS\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[28\]\" to the node \"C_BUS\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[29\] C_BUS\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[29\]\" to the node \"C_BUS\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[30\] C_BUS\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[30\]\" to the node \"C_BUS\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[31\] C_BUS\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[31\]\" to the node \"C_BUS\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[16\] C_BUS\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[16\]\" to the node \"C_BUS\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[17\] C_BUS\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[17\]\" to the node \"C_BUS\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[18\] C_BUS\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[18\]\" to the node \"C_BUS\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[19\] C_BUS\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[19\]\" to the node \"C_BUS\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[20\] C_BUS\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[20\]\" to the node \"C_BUS\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[21\] C_BUS\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[21\]\" to the node \"C_BUS\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[22\] C_BUS\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[22\]\" to the node \"C_BUS\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[23\] C_BUS\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[23\]\" to the node \"C_BUS\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[8\] C_BUS\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[8\]\" to the node \"C_BUS\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[9\] C_BUS\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[9\]\" to the node \"C_BUS\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[10\] C_BUS\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[10\]\" to the node \"C_BUS\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[11\] C_BUS\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[11\]\" to the node \"C_BUS\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[12\] C_BUS\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[12\]\" to the node \"C_BUS\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[13\] C_BUS\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[13\]\" to the node \"C_BUS\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[14\] C_BUS\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[14\]\" to the node \"C_BUS\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[15\] C_BUS\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[15\]\" to the node \"C_BUS\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[7\] C_BUS\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[7\]\" to the node \"C_BUS\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[6\] C_BUS\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[6\]\" to the node \"C_BUS\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[5\] C_BUS\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[5\]\" to the node \"C_BUS\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[4\] C_BUS\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[4\]\" to the node \"C_BUS\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[3\] C_BUS\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[3\]\" to the node \"C_BUS\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[2\] C_BUS\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[2\]\" to the node \"C_BUS\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[1\] C_BUS\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[1\]\" to the node \"C_BUS\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[0\] C_BUS\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[0\]\" to the node \"C_BUS\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\] OUT_MBR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\]\" to the node \"OUT_MBR\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\] OUT_MBR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\]\" to the node \"OUT_MBR\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\] OUT_MBR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\]\" to the node \"OUT_MBR\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\] OUT_MBR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\]\" to the node \"OUT_MBR\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\] OUT_MBR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\]\" to the node \"OUT_MBR\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\] OUT_MBR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\]\" to the node \"OUT_MBR\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\] OUT_MBR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\]\" to the node \"OUT_MBR\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\] OUT_MBR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\]\" to the node \"OUT_MBR\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[24\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[24\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[25\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[25\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[26\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[26\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[27\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[27\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[28\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[28\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[29\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[29\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[30\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[30\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[31\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[31\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[16\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[16\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[17\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[17\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[18\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[18\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[19\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[19\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[20\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[20\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[21\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[21\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[22\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[22\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[23\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[23\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[8\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[8\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[9\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[9\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[10\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[10\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[11\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[11\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[12\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[12\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[13\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[13\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[14\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[14\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[15\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[15\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[7\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[7\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[6\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[6\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[5\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[5\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[4\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[4\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[3\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[3\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[2\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[2\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[1\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[1\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[0\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst32 " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|H:inst10\|REGISTER32bit:inst\|inst4\[0\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst32\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\] CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\]\" to the node \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\|inst90\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733712827578 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1733712827578 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[24\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[24\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[0\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[0\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[1\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[1\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[2\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[2\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[3\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[3\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[4\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[4\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[5\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[5\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[6\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[6\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[7\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MDR:inst3\|REGISTER32bit:inst1\|inst4\[7\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst1\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[15\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[15\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[14\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[14\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[13\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[13\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[12\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[12\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[11\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[11\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[10\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[10\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[9\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[9\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[8\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[8\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[23\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[23\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[22\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[22\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[21\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[21\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[20\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[20\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[19\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[19\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[18\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[18\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[17\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[17\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[16\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[16\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst3\|ULA_1bit:inst8\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[31\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[31\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[30\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[30\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[29\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[29\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst3\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[28\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[28\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst4\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[27\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[27\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst5\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[26\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[26\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst6\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[25\] DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst43 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst\|BANK_REG:inst2\|MBR:inst5\|REGISTER32bit:inst3\|inst4\[25\]\" to the node \"DATAPATH:inst\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst7\|inst43\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733712827588 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1733712827588 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf" { { 728 1080 1144 808 "inst28" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf" { { 160 1080 1144 240 "inst16" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1733712827598 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1733712827598 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733712828633 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733712828633 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1097 " "Implemented 1097 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733712828716 ""} { "Info" "ICUT_CUT_TM_OPINS" "246 " "Implemented 246 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733712828716 ""} { "Info" "ICUT_CUT_TM_LCELLS" "773 " "Implemented 773 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733712828716 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1733712828716 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733712828716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 212 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 212 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733712828734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 23:53:48 2024 " "Processing ended: Sun Dec 08 23:53:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733712828734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733712828734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733712828734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733712828734 ""}
