#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Feb 24 22:27:54 2023
# Process ID: 32811
# Current directory: /home/vlsidesign3/Work_Saineeth/icdesignlab/Automation/Automation.runs/synth_1
# Command line: vivado -log top_4BIT_ARRAY_MULTIPLIER.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_4BIT_ARRAY_MULTIPLIER.tcl
# Log file: /home/vlsidesign3/Work_Saineeth/icdesignlab/Automation/Automation.runs/synth_1/top_4BIT_ARRAY_MULTIPLIER.vds
# Journal file: /home/vlsidesign3/Work_Saineeth/icdesignlab/Automation/Automation.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_4BIT_ARRAY_MULTIPLIER.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1384.531 ; gain = 118.020 ; free physical = 1808 ; free virtual = 371508
Command: synth_design -top top_4BIT_ARRAY_MULTIPLIER -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33000 
WARNING: [Synth 8-2490] overwriting previous definition of module full_adder [/home/vlsidesign3/Work_Saineeth/icdesignlab/Modules/top_4BIT_ARRAY_MULTIPLIER.v:53]
WARNING: [Synth 8-2490] overwriting previous definition of module half_adder [/home/vlsidesign3/Work_Saineeth/icdesignlab/Modules/top_4BIT_ARRAY_MULTIPLIER.v:63]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1493.355 ; gain = 97.246 ; free physical = 1446 ; free virtual = 371172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_4BIT_ARRAY_MULTIPLIER' [/home/vlsidesign3/Work_Saineeth/icdesignlab/Modules/top_4BIT_ARRAY_MULTIPLIER.v:23]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [/home/vlsidesign3/Work_Saineeth/icdesignlab/Modules/top_4BIT_ARRAY_MULTIPLIER.v:63]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [/home/vlsidesign3/Work_Saineeth/icdesignlab/Modules/top_4BIT_ARRAY_MULTIPLIER.v:63]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [/home/vlsidesign3/Work_Saineeth/icdesignlab/Modules/top_4BIT_ARRAY_MULTIPLIER.v:53]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [/home/vlsidesign3/Work_Saineeth/icdesignlab/Modules/top_4BIT_ARRAY_MULTIPLIER.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_4BIT_ARRAY_MULTIPLIER' (3#1) [/home/vlsidesign3/Work_Saineeth/icdesignlab/Modules/top_4BIT_ARRAY_MULTIPLIER.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1523.613 ; gain = 127.504 ; free physical = 1431 ; free virtual = 371172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1523.613 ; gain = 127.504 ; free physical = 1412 ; free virtual = 371154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1531.613 ; gain = 135.504 ; free physical = 1410 ; free virtual = 371154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1539.621 ; gain = 143.512 ; free physical = 1394 ; free virtual = 371142
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module half_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1661.734 ; gain = 265.625 ; free physical = 1189 ; free virtual = 370944
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1661.734 ; gain = 265.625 ; free physical = 1212 ; free virtual = 370941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1661.734 ; gain = 265.625 ; free physical = 1212 ; free virtual = 370942
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 1661.734 ; gain = 265.625 ; free physical = 1209 ; free virtual = 370939
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 1661.734 ; gain = 265.625 ; free physical = 1210 ; free virtual = 370940
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 1661.734 ; gain = 265.625 ; free physical = 1210 ; free virtual = 370940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 1661.734 ; gain = 265.625 ; free physical = 1210 ; free virtual = 370940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 1661.734 ; gain = 265.625 ; free physical = 1210 ; free virtual = 370940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 1661.734 ; gain = 265.625 ; free physical = 1211 ; free virtual = 370941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     5|
|2     |LUT3 |     2|
|3     |LUT4 |     4|
|4     |LUT6 |    11|
|5     |IBUF |     8|
|6     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    38|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 1661.734 ; gain = 265.625 ; free physical = 1211 ; free virtual = 370941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 1661.734 ; gain = 265.625 ; free physical = 1212 ; free virtual = 370942
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 1661.734 ; gain = 265.625 ; free physical = 1222 ; free virtual = 370952
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1793.754 ; gain = 409.223 ; free physical = 1287 ; free virtual = 370878
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/vlsidesign3/Work_Saineeth/icdesignlab/Automation/Automation.runs/synth_1/top_4BIT_ARRAY_MULTIPLIER.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_4BIT_ARRAY_MULTIPLIER_utilization_synth.rpt -pb top_4BIT_ARRAY_MULTIPLIER_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1817.773 ; gain = 0.000 ; free physical = 1291 ; free virtual = 370882
INFO: [Common 17-206] Exiting Vivado at Fri Feb 24 22:28:59 2023...
