// This program was cloned from: https://github.com/lnis-uofu/OpenFPGA
// License: MIT License

//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Shift register banks used in FPGA
//	Author: Xifan TANG
//	Organization: University of Utah
//-------------------------------------------
