Jennifer M. Anderson , Monica S. Lam, Global optimizations for parallelism and locality on scalable parallel machines, Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation, p.112-125, June 21-25, 1993, Albuquerque, New Mexico, USA[doi>10.1145/155090.155101]
Banerjee, U. 1991. Unimodular transformation of doubles loops. In Advances in Languages and Compiler for Parallel Processing, chapter 10. the MIT Press.
Cedric Bastoul, Code Generation in the Polyhedral Model Is Easier Than You Think, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.7-16, September 29-October 03, 2004[doi>10.1109/PACT.2004.11]
Bouchebaba, Y. 2002. Optimisation des transferts de données pour le traitement du signal: Fusion, pavage et réallocation des tableaux. PhD thesis, Ecole des mines de Paris, France.
Y. Bouchebaba , G. Nicolescu , El. Aboulhamid , F. Coelho, Buffer and register allocation for memory space optimization, Proceedings of the IEEE 17th International Conference on Application-specific Systems, Architectures and Processors, p.283-290, September 11-13, 2006[doi>10.1109/ASAP.2006.20]
Steve Carr , Ken Kennedy, Scalar replacement in the presence of conditional control flow, Software—Practice & Experience, v.24 n.1, p.51-77, Jan. 1994[doi>10.1002/spe.4380240104]
Steve Carr , Chen Ding , Philip Sweany, Improving Software Pipelining With Unroll-and-Jam, Proceedings of the 29th Hawaii International Conference on System Sciences Volume 1: Software Technology and Architecture, p.183, January 03-06, 1996
Francky Catthoor , Eddy de Greef , Sven Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, Norwell, MA, 1998
Michał Cierniak , Wei Li, Unifying data and control transformations for distributed shared-memory machines, Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, p.205-217, June 18-21, 1995, La Jolla, California, USA[doi>10.1145/207110.207145]
Alain Darte , Guillaume Huard, New Results on Array Contraction, Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors, p.359, July 17-19, 2002
Alain Darte, On the Complexity of Loop Fusion, Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques, p.149, October 12-16, 1999
Alain Darte , Rob Schreiber , Gilles Villard, Lattice-based memory allocation, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA[doi>10.1145/951710.951749]
Alain Darte , Yves Robert , Frederic Vivien, Scheduling and Automatic Parallelization, Birkhauser Boston, 2000
Jack W. Davidson , Sanjay Jinturkar, Improving instruction-level parallelism by loop unrolling and dynamic memory disambiguation, Proceedings of the 28th annual international symposium on Microarchitecture, p.125-132, November 29-December 01, 1995, Ann Arbor, Michigan, USA
Paul Feautrier, Automatic Parallelization in the Polytope Model, The Data Parallel Programming Model: Foundations, HPF Realization, and Scientific Applications, p.79-103, January 1996
Antoine Fraboulet , Karen Kodary , Anne Mignotte, Loop fusion for memory space optimization, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada[doi>10.1145/500001.500025]
Dennis Gannon , William Jalby , Kyle Gallivan, Strategies for cache and local memory management by global program transformation, Journal of Parallel and Distributed Computing, v.5 n.5, p.587-616, October 1988[doi>10.1016/0743-7315(88)90014-7]
Greef, E. 1998. Storage size reduction for multimedia application. PhD thesis, Katholieke Universiteit Leuven---IMEC.
F. Irigoin , R. Triolet, Supernode partitioning, Proceedings of the 15th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.319-329, January 10-13, 1988, San Diego, California, USA[doi>10.1145/73560.73588]
ITRS. 2003. International Technology Roadmap for Semiconductors.
I. Kadayif , M. Kandemir, Data space-oriented tiling for enhancing locality, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.2, p.388-414, May 2005[doi>10.1145/1067915.1067922]
M. Kandemir , I. Kadayif , A. Choudhary , J. A. Zambreno, Optimizing inter-nest data locality, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France[doi>10.1145/581630.581650]
Richard M. Karp , Raymond E. Miller , Shmuel Winograd, The Organization of Computations for Uniform Recurrence Equations, Journal of the ACM (JACM), v.14 n.3, p.563-590, July 1967[doi>10.1145/321406.321418]
Ken Kennedy, Fast greedy weighted fusion, Proceedings of the 14th international conference on Supercomputing, p.131-140, May 08-11, 2000, Santa Fe, New Mexico, USA[doi>10.1145/335231.335244]
Ken Kennedy , Kathryn S. McKinley, Maximizing Loop Parallelism and Improving Data Locality via Loop Fusion and Distribution, Proceedings of the 6th International Workshop on Languages and Compilers for Parallel Computing, p.301-320, August 12-14, 1993
Venkata Krishnan , Josep Torrellas, A Chip-Multiprocessor Architecture with Speculative Multithreading, IEEE Transactions on Computers, v.48 n.9, p.866-880, September 1999[doi>10.1109/12.795218]
Kulkarni, D. and Stumm, M. 1995. Linear loop transformations in optimizing compilers for parallel machines. Australian Comput. J. 27, 2, 41--50.
M. Lam, Software pipelining: an effective scheduling technique for VLIW machines, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.318-328, June 20-24, 1988, Atlanta, Georgia, USA[doi>10.1145/53990.54022]
Leslie Lamport, The parallel execution of DO loops, Communications of the ACM, v.17 n.2, p.83-93, Feb. 1974[doi>10.1145/360827.360844]
Christian Lengauer, Loop Parallelization in the Polytope Model, Proceedings of the 4th International Conference on Concurrency Theory, p.398-416, August 23-26, 1993
Vincent Lefebvre , Paul Feautrier, Automatic storage management for parallel programs, Parallel Computing, v.24 n.3-4, p.649-671, May, 1998[doi>10.1016/S0167-8191(98)00029-5]
Feihui Li , Mahmut Kandemir, Locality-conscious workload assignment for array-based computations in MPSOC architectures, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065609]
Naraig Manjikian , Tarek S. Abdelrahman, Fusion of Loops for Parallelism and Locality, IEEE Transactions on Parallel and Distributed Systems, v.8 n.2, p.193-209, February 1997[doi>10.1109/71.577265]
Paul Marchal , José Ignacio Gómez , Francky Catthoor, Optimizing the memory bandwidth with loop fusion, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden[doi>10.1145/1016720.1016767]
Nimrod Megiddo , Vivek Sarkar, Optimal weighted loop fusion for parallel programs, Proceedings of the ninth annual ACM symposium on Parallel algorithms and architectures, p.282-291, June 23-25, 1997, Newport, Rhode Island, USA[doi>10.1145/258492.258520]
Todd C. Mowry , Monica S. Lam , Anoop Gupta, Design and evaluation of a compiler algorithm for prefetching, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, p.62-73, October 12-15, 1992, Boston, Massachusetts, USA[doi>10.1145/143365.143488]
Kunle Olukotun , Basem A. Nayfeh , Lance Hammond , Ken Wilson , Kunyung Chang, The case for a single-chip multiprocessor, ACM SIGPLAN Notices, v.31 n.9, p.2-11, Sept. 1996[doi>10.1145/248209.237140]
Pierre G. Paulin , Chuck Pilkington , Michel Langevin , Essaid Bensoudane , Gabriela Nicolescu, Parallel programming models for a multi-processor SoC platform applied to high-speed traffic management, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden[doi>10.1145/1016720.1016735]
Yi Qian , Steve Carr , Philip Sweany, Loop fusion for clustered VLIW architectures, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany[doi>10.1145/513829.513850]
Fabien Quilleré , Sanjay Rajopadhye, Optimizing memory usage in the polyhedral model, ACM Transactions on Programming Languages and Systems (TOPLAS), v.22 n.5, p.773-815, Sept. 2000[doi>10.1145/365151.365152]
Patrice Quinton, The systematic design of systolic arrays, Centre National de Recherche Scientifique on Automata networks in computer science: theory and applications, p.229-260, October 1987, Paris, France
Yonghong Song , Rong Xu , Cheng Wang , Zhiyuan Li, Improving Data Locality by Array Contraction, IEEE Transactions on Computers, v.53 n.9, p.1073-1084, September 2004[doi>10.1109/TC.2004.62]
Yonghong Song , Cheng Wang , Zhiyuan Li, A polynomial-time algorithm for memory space reduction, International Journal of Parallel Programming, v.33 n.1, p.1-33, February 2005[doi>10.1007/sl0766-004-1459-8]
Peng Tu , David A. Padua, Automatic Array Privatization, Proceedings of the 6th International Workshop on Languages and Compilers for Parallel Computing, p.500-521, August 12-14, 1993
Michael E. Wolf , Monica S. Lam, A data locality optimizing algorithm, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, p.30-44, June 24-28, 1991, Toronto, Ontario, Canada[doi>10.1145/113445.113449]
M. E. Wolf , M. S. Lam, A Loop Transformation Theory and an Algorithm to Maximize Parallelism, IEEE Transactions on Parallel and Distributed Systems, v.2 n.4, p.452-471, October 1991[doi>10.1109/71.97902]
Jingling Xue, Loop tiling for parallelism, Kluwer Academic Publishers, Norwell, MA, 2000
YongKang Zhu , Grigorios Magklis , Michael L. Scott , Chen Ding , David H. Albonesi, The Energy Impact of Aggressive Loop Fusion, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.153-164, September 29-October 03, 2004[doi>10.1109/PACT.2004.28]
