PPA Report for active_low_reset_comp.v (Module: active_low_reset_comp)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 15
FF Count: 9
IO Count: 22
Cell Count: 89

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 402.97 MHz
Reg-to-Reg Critical Path Delay: 3.212 ns

POWER METRICS:
-------------
Total Power Consumption: 1.472 W
