<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX78002 Peripheral Driver API: csi2_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX78002 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX78002</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('csi2__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">csi2_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/* ****************************************************************************</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Copyright (C) Maxim Integrated Products, Inc., All Rights Reserved.</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * to deal in the Software without restriction, including without limitation</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * and/or sell copies of the Software, and to permit persons to whom the</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Software is furnished to do so, subject to the following conditions:</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * in all copies or substantial portions of the Software.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * OTHER DEALINGS IN THE SOFTWARE.</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * Except as contained in this notice, the name of Maxim Integrated</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Products, Inc. shall not be used except as stated in the Maxim Integrated</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Products, Inc. Branding Policy.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * The mere transfer of this software does not imply any licenses</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * of trade secrets, proprietary technology, copyrights, patents,</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * trademarks, maskwork rights, or any other form of intellectual</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * property whatsoever. Maxim Integrated Products, Inc. retains all</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * ownership rights.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *************************************************************************** */</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef _CSI2_REGS_H_</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define _CSI2_REGS_H_</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* **** Includes **** */</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">  #pragma system_include</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#ifndef __IO</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define __IO volatile</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#ifndef __I</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#ifndef __O</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define __O  volatile</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#ifndef __R</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* **** Definitions **** */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__csi2__registers.html">   88</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a0ff3af264eaa7410a739e0012a9b23d5">   89</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a0ff3af264eaa7410a739e0012a9b23d5">cfg_num_lanes</a>;        </div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#ac6486327d9e7f6878984ef7d870de01d">   90</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#ac6486327d9e7f6878984ef7d870de01d">cfg_clk_lane_en</a>;      </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#af6c0d8adfc9907aac2f86b6ec5233e6a">   91</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#af6c0d8adfc9907aac2f86b6ec5233e6a">cfg_data_lane_en</a>;     </div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a9cf57224be3b7845bcc1b1c00548a39f">   92</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a9cf57224be3b7845bcc1b1c00548a39f">cfg_flush_count</a>;      </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#adf1ee158fd1db77b5b3b270866ef0dc3">   93</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#adf1ee158fd1db77b5b3b270866ef0dc3">cfg_bit_err</a>;          </div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a8b6cf080c0b9908d07d6ce8f4d3a3619">   94</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a8b6cf080c0b9908d07d6ce8f4d3a3619">irq_status</a>;           </div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#af3d0d08215672418d12f644d11aec750">   95</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#af3d0d08215672418d12f644d11aec750">irq_enable</a>;           </div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#af524217aed42b02c25efb21eb7162fe5">   96</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#af524217aed42b02c25efb21eb7162fe5">irq_clr</a>;              </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a620cf7ea34bc272191a020985dd5681d">   97</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a620cf7ea34bc272191a020985dd5681d">ulps_clk_status</a>;      </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a248f8edf652086c73cb1a183864ee2c4">   98</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a248f8edf652086c73cb1a183864ee2c4">ulps_status</a>;          </div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a99839f6e0acd223b6569de8161a0929a">   99</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a99839f6e0acd223b6569de8161a0929a">ulps_clk_mark_status</a>; </div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#afe04dcfd642fd50cb527a57ff8067d14">  100</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#afe04dcfd642fd50cb527a57ff8067d14">ulps_mark_status</a>;     </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a71f2c8f06f727c29b11948be26f744e4">  101</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a71f2c8f06f727c29b11948be26f744e4">ppi_errsot_hs</a>;        </div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a10b5b69f9a4aa873a1467922740b49fb">  102</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a10b5b69f9a4aa873a1467922740b49fb">ppi_errsotsync_hs</a>;    </div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#afec8f07f5c94ef2dacfe089d66de01ce">  103</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#afec8f07f5c94ef2dacfe089d66de01ce">ppi_erresc</a>;           </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a26efca675e373ba0032a0e6575afc6b0">  104</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a26efca675e373ba0032a0e6575afc6b0">ppi_errsyncesc</a>;       </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a2600c0a5919f3ec1afb8048207c8b5ab">  105</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a2600c0a5919f3ec1afb8048207c8b5ab">ppi_errcontrol</a>;       </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a2b49ddfa3062037edc566c37e7967e38">  106</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a2b49ddfa3062037edc566c37e7967e38">cfg_cphy_en</a>;          </div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a0623f05f3beac2a97e2e17654cafc89f">  107</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a0623f05f3beac2a97e2e17654cafc89f">cfg_ppi_16_en</a>;        </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a686b284f1142d0e55869cb4db4736d2b">  108</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a686b284f1142d0e55869cb4db4736d2b">cfg_packet_interface_en</a>; </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a405a94aa736398863a9a371bedeff55b">  109</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a405a94aa736398863a9a371bedeff55b">cfg_vcx_en</a>;           </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#adc93e2d5b751c7ed14b0a38df44ba166">  110</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#adc93e2d5b751c7ed14b0a38df44ba166">cfg_byte_data_format</a>; </div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a44e67642ea84fa69c32edcd027aa2eb9">  111</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a44e67642ea84fa69c32edcd027aa2eb9">cfg_disable_payload_0</a>; </div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a9c23b46f94d04378ef869f175a7957ff">  112</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a9c23b46f94d04378ef869f175a7957ff">cfg_disable_payload_1</a>; </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    __R  uint32_t rsv_0x60_0x7f[8];</div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a51b972c49c02b097b2d75e010dda5cb8">  114</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a51b972c49c02b097b2d75e010dda5cb8">cfg_vid_ignore_vc</a>;    </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a4b2417924066390bfc27fa8961f11a33">  115</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a4b2417924066390bfc27fa8961f11a33">cfg_vid_vc</a>;           </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a6e93b1541644068f7e0f27e1dcf9f5f4">  116</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a6e93b1541644068f7e0f27e1dcf9f5f4">cfg_p_fifo_send_level</a>; </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a8c55d85f900d71ad2d8c8ae5b1a76747">  117</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a8c55d85f900d71ad2d8c8ae5b1a76747">cfg_vid_vsync</a>;        </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a20b3a714b0d9c708f14c27609ae1ce5b">  118</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a20b3a714b0d9c708f14c27609ae1ce5b">cfg_vid_hsync_fp</a>;     </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#aa6564722d49c46fec6e8e59d9a120399">  119</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#aa6564722d49c46fec6e8e59d9a120399">cfg_vid_hsync</a>;        </div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a959c53bf9eb0af8d78d7b65eb46afb9a">  120</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a959c53bf9eb0af8d78d7b65eb46afb9a">cfg_vid_hsync_bp</a>;     </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    __R  uint32_t rsv_0x9c_0x3ff[217];</div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a5be3709c1b25071cb323d012a1833e4b">  122</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a5be3709c1b25071cb323d012a1833e4b">cfg_databus16_sel</a>;    </div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#aa5f0feb516084b7869040834f4424e7c">  123</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#aa5f0feb516084b7869040834f4424e7c">cfg_d0_swap_sel</a>;      </div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#ae7b48c9f98e455bfbf5ad86f2f575423">  124</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#ae7b48c9f98e455bfbf5ad86f2f575423">cfg_d1_swap_sel</a>;      </div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a41b424dd43e904cc949a6b4d923c132c">  125</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a41b424dd43e904cc949a6b4d923c132c">cfg_d2_swap_sel</a>;      </div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#aac28728cd7c6a8a3f8ef0ffbec5a6b37">  126</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#aac28728cd7c6a8a3f8ef0ffbec5a6b37">cfg_d3_swap_sel</a>;      </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a61a9f7b55a34bd1e29e65cb017491c5b">  127</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a61a9f7b55a34bd1e29e65cb017491c5b">cfg_c0_swap_sel</a>;      </div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#afc219e12efa7bf5bac64e6f972166042">  128</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#afc219e12efa7bf5bac64e6f972166042">cfg_dpdn_swap</a>;        </div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a92e38d35819c289a5e0504894be68063">  129</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a92e38d35819c289a5e0504894be68063">rg_cfgclk_1us_cnt</a>;    </div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#af0ed46e029755ffcfb35becdf1a13bd1">  130</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#af0ed46e029755ffcfb35becdf1a13bd1">rg_hsrx_clk_pre_time_grp0</a>; </div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#af98aee7254aa2c9fa561e5c1a08c4f64">  131</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#af98aee7254aa2c9fa561e5c1a08c4f64">rg_hsrx_data_pre_time_grp0</a>; </div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a86acb801011661d82ec1796f98a85dfb">  132</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a86acb801011661d82ec1796f98a85dfb">reset_deskew</a>;         </div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a49a30001ea4f757e16dfebe490d45775">  133</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a49a30001ea4f757e16dfebe490d45775">pma_rdy</a>;              </div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a57c4678decae3fd2e505c2be9a57064d">  134</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a57c4678decae3fd2e505c2be9a57064d">xcfgi_dw00</a>;           </div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#aa3f54eefdf3aa813893416b2f05c1a67">  135</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#aa3f54eefdf3aa813893416b2f05c1a67">xcfgi_dw01</a>;           </div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a0d0e060cc0509aa39c13759e772a2f4d">  136</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a0d0e060cc0509aa39c13759e772a2f4d">xcfgi_dw02</a>;           </div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a5c871f1454e54cc034d5a1ac281da338">  137</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a5c871f1454e54cc034d5a1ac281da338">xcfgi_dw03</a>;           </div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#ade3d33d865770a401bf306dc99aa384b">  138</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#ade3d33d865770a401bf306dc99aa384b">xcfgi_dw04</a>;           </div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a88ea54031eca2464c742fc4beb191436">  139</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a88ea54031eca2464c742fc4beb191436">xcfgi_dw05</a>;           </div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#aa99741d6deb790f4b006094a401ae96b">  140</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#aa99741d6deb790f4b006094a401ae96b">xcfgi_dw06</a>;           </div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a2a57fd74e2d1e0145d2f35e0282b993d">  141</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a2a57fd74e2d1e0145d2f35e0282b993d">xcfgi_dw07</a>;           </div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a57a601e7730734b6c9c58004d2c7ef63">  142</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a57a601e7730734b6c9c58004d2c7ef63">xcfgi_dw08</a>;           </div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#aa7653980693947a27c1f15c9bb0e2a3a">  143</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#aa7653980693947a27c1f15c9bb0e2a3a">xcfgi_dw09</a>;           </div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a9157318a771653b89ad67938ea784120">  144</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a9157318a771653b89ad67938ea784120">xcfgi_dw0a</a>;           </div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a3ff67880d1d278c398e4fe6d041d9c67">  145</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a3ff67880d1d278c398e4fe6d041d9c67">xcfgi_dw0b</a>;           </div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a7fc4e3f2efae31a9c3cd86eb0200511a">  146</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a7fc4e3f2efae31a9c3cd86eb0200511a">xcfgi_dw0c</a>;           </div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#ab777e410b6f8f75c404a552038478fe1">  147</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#ab777e410b6f8f75c404a552038478fe1">xcfgi_dw0d</a>;           </div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a0c5eb9e424dc860e25c0b2f28c2a3e42">  148</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a0c5eb9e424dc860e25c0b2f28c2a3e42">gpio_mode</a>;            </div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a255b80a83cd1a5ec0e60fc9af669abba">  149</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a255b80a83cd1a5ec0e60fc9af669abba">gpio_dp_ie</a>;           </div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a3b5de531be11d476fa70a1496f5c496b">  150</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a3b5de531be11d476fa70a1496f5c496b">gpio_dn_ie</a>;           </div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#add8b18cc6655d010d3d42a7a748cbe71">  151</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#add8b18cc6655d010d3d42a7a748cbe71">gpio_dp_c</a>;            </div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a024e72412d537b43b23240d9e301c569">  152</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a024e72412d537b43b23240d9e301c569">gpio_dn_c</a>;            </div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#ae124807618d431a687932216ba537dd6">  153</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#ae124807618d431a687932216ba537dd6">vcontrol</a>;             </div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a8cde461b055a5d4cccc4424cae001c59">  154</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a8cde461b055a5d4cccc4424cae001c59">mpsov1</a>;               </div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a666c1b8e793e18925b734776334bf487">  155</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a666c1b8e793e18925b734776334bf487">mpsov2</a>;               </div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a030348811e43b7a8b10894a3c4dff480">  156</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a030348811e43b7a8b10894a3c4dff480">mpsov3</a>;               </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    __R  uint32_t rsv_0x48c;</div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a32bda681ef456466a4a5d6933e058df2">  158</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a32bda681ef456466a4a5d6933e058df2">rg_cdrx_dsirx_en</a>;     </div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a68dacd173a4546931be0bbd1dac903d0">  159</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a68dacd173a4546931be0bbd1dac903d0">rg_cdrx_l012_sublvds_en</a>; </div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#ab97b3bf60693acb604bdfae37301d7bb">  160</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#ab97b3bf60693acb604bdfae37301d7bb">rg_cdrx_l012_hsrt_ctrl</a>; </div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a5e65409d089e647450950b532c63734c">  161</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a5e65409d089e647450950b532c63734c">rg_cdrx_bisths_pll_en</a>; </div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#acc943f4f91cd3ccfdb9b8b93db269ae1">  162</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#acc943f4f91cd3ccfdb9b8b93db269ae1">rg_cdrx_bisths_pll_pre_div2</a>; </div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a2b23b496b4013ecde85efd2c8ae31696">  163</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a2b23b496b4013ecde85efd2c8ae31696">rg_cdrx_bisths_pll_fbk_int</a>; </div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#ac003cbb01c5be9ca975c397875c685c7">  164</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#ac003cbb01c5be9ca975c397875c685c7">dbg1_mux_sel</a>;         </div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a35209407030eca2d7dfec8982ffafe43">  165</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a35209407030eca2d7dfec8982ffafe43">dbg2_mux_sel</a>;         </div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#ad561bf6503e0342d0e0b9079fbd1ca42">  166</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#ad561bf6503e0342d0e0b9079fbd1ca42">dbg1_mux_dout</a>;        </div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#ab318a4a31c7296ddc90c694d987e187b">  167</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#ab318a4a31c7296ddc90c694d987e187b">dbg2_mux_dout</a>;        </div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a00b0243431d188ce97ac0b9f09c9d058">  168</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a00b0243431d188ce97ac0b9f09c9d058">aon_power_ready_n</a>;    </div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#adb56cd287542ce96a6ebb7be3b2661c2">  169</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#adb56cd287542ce96a6ebb7be3b2661c2">dphy_rst_n</a>;           </div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a1a7bdfd1bdb64845fdbd971a3d14823f">  170</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a1a7bdfd1bdb64845fdbd971a3d14823f">rxbyteclkhs_inv</a>;      </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    __R  uint32_t rsv_0x4c4_0x4ff[15];</div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#af85de3197d1b1bb26f699bec7d6afb13">  172</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#af85de3197d1b1bb26f699bec7d6afb13">vfifo_cfg0</a>;           </div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a72879e30cf197e91489c12c81b8914a0">  173</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a72879e30cf197e91489c12c81b8914a0">vfifo_cfg1</a>;           </div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a26b6216d75a061680a30aa024f348770">  174</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a26b6216d75a061680a30aa024f348770">vfifo_ctrl</a>;           </div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a406c39d40ca8ff54c2972af2fa324cbb">  175</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a406c39d40ca8ff54c2972af2fa324cbb">vfifo_sts</a>;            </div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#aa21da082e2a21cc5c98260a35a27d07f">  176</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#aa21da082e2a21cc5c98260a35a27d07f">vfifo_line_num</a>;       </div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#ab5630073fe60a0e48c167793a5506294">  177</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#ab5630073fe60a0e48c167793a5506294">vfifo_pixel_num</a>;      </div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a8f026bb867258718c14bd64c910dd41f">  178</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a8f026bb867258718c14bd64c910dd41f">vfifo_line_cnt</a>;       </div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a28ba5a5a63c9790b2695a42d53ab8094">  179</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a28ba5a5a63c9790b2695a42d53ab8094">vfifo_pixel_cnt</a>;      </div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#ab57720aeb604867c945ce883eaf949d7">  180</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#ab57720aeb604867c945ce883eaf949d7">vfifo_frame_sts</a>;      </div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#adcfe2a182375e2b301378e136c366f84">  181</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#adcfe2a182375e2b301378e136c366f84">vfifo_raw_ctrl</a>;       </div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a7bd7eee86cede11e817013a88094c70e">  182</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a7bd7eee86cede11e817013a88094c70e">vfifo_raw_buf0_addr</a>;  </div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a2d67d43c2678bab3673377816b11c367">  183</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a2d67d43c2678bab3673377816b11c367">vfifo_raw_buf1_addr</a>;  </div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#ab467e7fdc50abcfd2cbf77d7f8e8b7c5">  184</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#ab467e7fdc50abcfd2cbf77d7f8e8b7c5">vfifo_ahbm_ctrl</a>;      </div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a56a41c988a0acfa051e1dea9483c5150">  185</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a56a41c988a0acfa051e1dea9483c5150">vfifo_ahbm_sts</a>;       </div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a166f0dd05cb02c6c65abc21deda50c53">  186</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a166f0dd05cb02c6c65abc21deda50c53">vfifo_ahbm_start_addr</a>; </div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a64d774c390f6bb9b5249b39180ab598d">  187</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a64d774c390f6bb9b5249b39180ab598d">vfifo_ahbm_addr_range</a>; </div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a9f2216de84d38d4fff280af2e835b67f">  188</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a9f2216de84d38d4fff280af2e835b67f">vfifo_ahbm_max_trans</a>; </div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a1317f0b7ef0757b68d58ae494db73a4f">  189</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a1317f0b7ef0757b68d58ae494db73a4f">vfifo_ahbm_trans_cnt</a>; </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    __R  uint32_t rsv_0x548_0x5ff[46];</div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#af0dc0a63829dc17847975a2b7b481ae3">  191</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#af0dc0a63829dc17847975a2b7b481ae3">rx_eint_vff_ie</a>;       </div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a39bcddf3698d27e7ec551bdf021a8b51">  192</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a39bcddf3698d27e7ec551bdf021a8b51">rx_eint_vff_if</a>;       </div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a8a3a7aa763a24942ee2583a1e88d0b6a">  193</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a8a3a7aa763a24942ee2583a1e88d0b6a">rx_eint_ppi_ie</a>;       </div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a1124778ad79c0c6d3779653771fff0e5">  194</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a1124778ad79c0c6d3779653771fff0e5">rx_eint_ppi_if</a>;       </div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#ac3c467df963392af60b18150df8f1be6">  195</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#ac3c467df963392af60b18150df8f1be6">rx_eint_ctrl_ie</a>;      </div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a29c28c58193c70556a9a9af6fcaef352">  196</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a29c28c58193c70556a9a9af6fcaef352">rx_eint_ctrl_if</a>;      </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    __R  uint32_t rsv_0x618_0x6ff[58];</div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#a1e3dbe0bb7a7c0917ce69bf05db7c9c8">  198</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#a1e3dbe0bb7a7c0917ce69bf05db7c9c8">ppi_stopstate</a>;        </div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__csi2__registers.html#ad543dea02b968972871a7c8ed35545a6">  199</a></span>&#160;    __IO uint32_t <a class="code" href="group__csi2__registers.html#ad543dea02b968972871a7c8ed35545a6">ppi_turnaround_cfg</a>;   </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;} <a class="code" href="group__csi2__registers.html#structmxc__csi2__regs__t">mxc_csi2_regs_t</a>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160; </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/* Register offsets for module CSI2 */</span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga3f8ffc3e55a6341b269a1cbf1f608097">  209</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_NUM_LANES            ((uint32_t)0x00000000UL) </span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gac67accbe6266e9f44f9e4943bbfcdc2d">  210</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_CLK_LANE_EN          ((uint32_t)0x00000004UL) </span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gadbf66de83eb33ac989c0ed8a6d3e8a5b">  211</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_DATA_LANE_EN         ((uint32_t)0x00000008UL) </span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga06feb3c1234742d6db5acdf53301d5a7">  212</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_FLUSH_COUNT          ((uint32_t)0x0000000CUL) </span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gafd5c88aa64e201243fea36011a4e716c">  213</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_BIT_ERR              ((uint32_t)0x00000010UL) </span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga60b8ad16b7cc4ac808357319abc70630">  214</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_IRQ_STATUS               ((uint32_t)0x00000014UL) </span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gab6fcdc181d9a83b327eb045b7018be9b">  215</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_IRQ_ENABLE               ((uint32_t)0x00000018UL) </span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga929be22e3bd8072758a09abf340d731d">  216</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_IRQ_CLR                  ((uint32_t)0x0000001CUL) </span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga68098ae2021de4c97878225c6f67550c">  217</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_ULPS_CLK_STATUS          ((uint32_t)0x00000020UL) </span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga599cda2571ad0609a5c32accc777d739">  218</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_ULPS_STATUS              ((uint32_t)0x00000024UL) </span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga22a7e1571a33f02b3841821940a1a97a">  219</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_ULPS_CLK_MARK_STATUS     ((uint32_t)0x00000028UL) </span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga97216803888ef9944c05d27e88151e32">  220</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_ULPS_MARK_STATUS         ((uint32_t)0x0000002CUL) </span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga43628e1047c4a5f4bb5315769e3a97c3">  221</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_PPI_ERRSOT_HS            ((uint32_t)0x00000030UL) </span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga3b2bfa800ac69c6a22a708da6a74c48a">  222</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_PPI_ERRSOTSYNC_HS        ((uint32_t)0x00000034UL) </span></div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga601c09f75d17ed1de51e816e921df999">  223</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_PPI_ERRESC               ((uint32_t)0x00000038UL) </span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gaf583fdceb4da47eaecd5e2c413744a33">  224</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_PPI_ERRSYNCESC           ((uint32_t)0x0000003CUL) </span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gae23e8fc31155338a4865524608ee91c7">  225</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_PPI_ERRCONTROL           ((uint32_t)0x00000040UL) </span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga60b873424a052a9a834008cacda0abc0">  226</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_CPHY_EN              ((uint32_t)0x00000044UL) </span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gacac9a9a0e0640a9177c6ab249da972c1">  227</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_PPI_16_EN            ((uint32_t)0x00000048UL) </span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga4a5b94714396d4c950ad246fe2d8705c">  228</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_PACKET_INTERFACE_EN  ((uint32_t)0x0000004CUL) </span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gaa9470ad1ae49611d423d9dae45a31084">  229</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_VCX_EN               ((uint32_t)0x00000050UL) </span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga6942d85d7557b4def1ef1bb19b351065">  230</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_BYTE_DATA_FORMAT     ((uint32_t)0x00000054UL) </span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gaa36b005843a617fd19801fddd9bc35e5">  231</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_DISABLE_PAYLOAD_0    ((uint32_t)0x00000058UL) </span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga452d82e6350ceb63b0bd5341e0d72dcd">  232</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_DISABLE_PAYLOAD_1    ((uint32_t)0x0000005CUL) </span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gae7e2adab446d1047c01d2f01789fb2e0">  233</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_VID_IGNORE_VC        ((uint32_t)0x00000080UL) </span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga6843c04a93d6235c063ca6c5a19ae61b">  234</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_VID_VC               ((uint32_t)0x00000084UL) </span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga00242742acd41872a3d873bd0775ea61">  235</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_P_FIFO_SEND_LEVEL    ((uint32_t)0x00000088UL) </span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga63c548b8701b7ced1cf6ea20ea85c2ff">  236</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_VID_VSYNC            ((uint32_t)0x0000008CUL) </span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga1bf7ab14c783439a62b1ebf154b0159e">  237</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_VID_HSYNC_FP         ((uint32_t)0x00000090UL) </span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga5f95f2f1ea2a3e941d758f76cb250c56">  238</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_VID_HSYNC            ((uint32_t)0x00000094UL) </span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga5ecbacd0c02fb53c1267dd258e2aa543">  239</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_VID_HSYNC_BP         ((uint32_t)0x00000098UL) </span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga0a81a364116fdeb16f0593e9318caba9">  240</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_DATABUS16_SEL        ((uint32_t)0x00000400UL) </span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga2a940cb3942777938dba3cc043a4efd2">  241</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_D0_SWAP_SEL          ((uint32_t)0x00000404UL) </span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga92583be78db07ee6dc71b55e14bfd3a2">  242</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_D1_SWAP_SEL          ((uint32_t)0x00000408UL) </span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga86d9e0d4f690038ac8821b22341fcc69">  243</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_D2_SWAP_SEL          ((uint32_t)0x0000040CUL) </span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga2102241d06b070ad762b3a1d49a50ec8">  244</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_D3_SWAP_SEL          ((uint32_t)0x00000410UL) </span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gace0956f22c988be469aba64c841cfee4">  245</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_C0_SWAP_SEL          ((uint32_t)0x00000414UL) </span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga5ac76c403359aac500528bcb1cd3d2d3">  246</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_CFG_DPDN_SWAP            ((uint32_t)0x00000418UL) </span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga72687e2cd6c71de289e7af062f414f06">  247</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_RG_CFGCLK_1US_CNT        ((uint32_t)0x0000041CUL) </span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga42e0e2b70e98b903b032a4c49f98baf0">  248</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_RG_HSRX_CLK_PRE_TIME_GRP0 ((uint32_t)0x00000420UL) </span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga9ca5297a891ed13c2d06208a58b985ef">  249</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_RG_HSRX_DATA_PRE_TIME_GRP0 ((uint32_t)0x00000424UL) </span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gaeeba6b12f4e9a909b612fcb1293dd8d4">  250</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_RESET_DESKEW             ((uint32_t)0x00000428UL) </span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga4a9a26be5998cb768b1aa7249d5699bd">  251</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_PMA_RDY                  ((uint32_t)0x0000042CUL) </span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gaa0d5a35e7e9f163d3395dd4a3f225fd0">  252</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_XCFGI_DW00               ((uint32_t)0x00000430UL) </span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga6caa663fbd0eb1f42d9fd8583ea3b6c0">  253</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_XCFGI_DW01               ((uint32_t)0x00000434UL) </span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga792d5ff34922889f9dcc9b583bdcce8c">  254</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_XCFGI_DW02               ((uint32_t)0x00000438UL) </span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga66960731bdf7fc47023a166a7c05f9f9">  255</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_XCFGI_DW03               ((uint32_t)0x0000043CUL) </span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga5355416167198399aae7e0dadca5515e">  256</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_XCFGI_DW04               ((uint32_t)0x00000440UL) </span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gaf6156c00644a8ac067fda7116396c83c">  257</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_XCFGI_DW05               ((uint32_t)0x00000444UL) </span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga27c04f6225ad8ee599a36ee02d1f6556">  258</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_XCFGI_DW06               ((uint32_t)0x00000448UL) </span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga53c2cdf75db3ea07e996261e0e9722ec">  259</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_XCFGI_DW07               ((uint32_t)0x0000044CUL) </span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gabc378c4c6203e51eb5d6549e29d5765d">  260</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_XCFGI_DW08               ((uint32_t)0x00000450UL) </span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga9fc487d393ac5f50f8a8255bd40ccd3e">  261</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_XCFGI_DW09               ((uint32_t)0x00000454UL) </span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga6a5ca879bb43cc7bf07fa3364a608a17">  262</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_XCFGI_DW0A               ((uint32_t)0x00000458UL) </span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga21cc6c3bc7bba14d59560f03f7b43b2b">  263</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_XCFGI_DW0B               ((uint32_t)0x0000045CUL) </span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gaf6b517d747dc6f84bc186e079359783f">  264</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_XCFGI_DW0C               ((uint32_t)0x00000460UL) </span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga4b75031ace04dc04b80b0a5352d19c63">  265</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_XCFGI_DW0D               ((uint32_t)0x00000464UL) </span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga63411fd6bedd62804cc4308f059a0c97">  266</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_GPIO_MODE                ((uint32_t)0x00000468UL) </span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga2c8d14157c8879416d3a5957413c8ee4">  267</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_GPIO_DP_IE               ((uint32_t)0x0000046CUL) </span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga17cf303580114ef905c123bcd61e2804">  268</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_GPIO_DN_IE               ((uint32_t)0x00000470UL) </span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga0143aa823934b4b91ecd62dedce730bc">  269</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_GPIO_DP_C                ((uint32_t)0x00000474UL) </span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gaadfe5f013da2c70dd7a060da3cf5eb0a">  270</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_GPIO_DN_C                ((uint32_t)0x00000478UL) </span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga48539c0684e1a1b7f35ea1d6ff5982f8">  271</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_VCONTROL                 ((uint32_t)0x0000047CUL) </span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gaf578afdf84ed218dffef6e749c021f23">  272</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_MPSOV1                   ((uint32_t)0x00000480UL) </span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga5366ee02907071ff0e6daa35ac9fc294">  273</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_MPSOV2                   ((uint32_t)0x00000484UL) </span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga9d2bfe2e21f82ecb24d2b4131edfc8e8">  274</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_MPSOV3                   ((uint32_t)0x00000488UL) </span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga9244cef97322bce51e7b6fdd581405bd">  275</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_RG_CDRX_DSIRX_EN         ((uint32_t)0x00000490UL) </span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga6127996b71e74258138985c4c05351ed">  276</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_RG_CDRX_L012_SUBLVDS_EN  ((uint32_t)0x00000494UL) </span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga7da162b8199485f6e5272773b370e16b">  277</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_RG_CDRX_L012_HSRT_CTRL   ((uint32_t)0x00000498UL) </span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gaba93f27a2d95b86e0a0be24b1a4e1000">  278</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_RG_CDRX_BISTHS_PLL_EN    ((uint32_t)0x0000049CUL) </span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gaea4c992a8c2e940d35549c58d9868f3b">  279</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_RG_CDRX_BISTHS_PLL_PRE_DIV2 ((uint32_t)0x000004A0UL) </span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga64e08852844bb015b2021ee387571437">  280</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_RG_CDRX_BISTHS_PLL_FBK_INT ((uint32_t)0x000004A4UL) </span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga4327e48565e822e0f3240f878fe76692">  281</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_DBG1_MUX_SEL             ((uint32_t)0x000004A8UL) </span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga50530cb649b5b1617fa51f0514e27977">  282</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_DBG2_MUX_SEL             ((uint32_t)0x000004ACUL) </span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga9deaa6614d6db3f8dc60fecea368319d">  283</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_DBG1_MUX_DOUT            ((uint32_t)0x000004B0UL) </span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga36c1249aa55f78234ad19e22c63fb62d">  284</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_DBG2_MUX_DOUT            ((uint32_t)0x000004B4UL) </span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gaf32b428ee77f84b2e9ab83ca7482ed79">  285</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_AON_POWER_READY_N        ((uint32_t)0x000004B8UL) </span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga8eed9cb422d021afb2950c0a519bd8e3">  286</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_DPHY_RST_N               ((uint32_t)0x000004BCUL) </span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga7cfd5ae7af7846ed6727558f4b98812d">  287</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_RXBYTECLKHS_INV          ((uint32_t)0x000004C0UL) </span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga02a28b462684a4fae728ceda1bb65b0b">  288</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_VFIFO_CFG0               ((uint32_t)0x00000500UL) </span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga7c43f7a635a31a7ee6ba7aaec3446d25">  289</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_VFIFO_CFG1               ((uint32_t)0x00000504UL) </span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga67cc25e7de3db34e04d6555e1194e321">  290</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_VFIFO_CTRL               ((uint32_t)0x00000508UL) </span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gac72f3102cf7537948771552f28491561">  291</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_VFIFO_STS                ((uint32_t)0x0000050CUL) </span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gaeca9e21f93985331350afbf77caaf322">  292</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_VFIFO_LINE_NUM           ((uint32_t)0x00000510UL) </span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga7c82ba061b32307644d6aa58a445a05d">  293</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_VFIFO_PIXEL_NUM          ((uint32_t)0x00000514UL) </span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gac75a3d4468cd5b5d9c7272d6c7236403">  294</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_VFIFO_LINE_CNT           ((uint32_t)0x00000518UL) </span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga429e3bce83296303cc381f7316291f4b">  295</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_VFIFO_PIXEL_CNT          ((uint32_t)0x0000051CUL) </span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga3796edceba123ec649bd9fe93a275ac1">  296</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_VFIFO_FRAME_STS          ((uint32_t)0x00000520UL) </span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gaf80b09c5f1fb2a7bdb584c9ab5147e1e">  297</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_VFIFO_RAW_CTRL           ((uint32_t)0x00000524UL) </span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gae746cf58d5033553464291158660a2a9">  298</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_VFIFO_RAW_BUF0_ADDR      ((uint32_t)0x00000528UL) </span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gad5e725af761099924974b87af3832c4e">  299</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_VFIFO_RAW_BUF1_ADDR      ((uint32_t)0x0000052CUL) </span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga4cb04c226e499b81e8811dac165bf369">  300</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_VFIFO_AHBM_CTRL          ((uint32_t)0x00000530UL) </span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga899d87ddf109687d917fbc0bc7e247ca">  301</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_VFIFO_AHBM_STS           ((uint32_t)0x00000534UL) </span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gac4e948211cd7bfd9e0af1f20155872d9">  302</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_VFIFO_AHBM_START_ADDR    ((uint32_t)0x00000538UL) </span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga57a5bd5e507a28d36260435e5f56b16d">  303</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_VFIFO_AHBM_ADDR_RANGE    ((uint32_t)0x0000053CUL) </span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga62ebf175fe56b868440a214445169556">  304</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_VFIFO_AHBM_MAX_TRANS     ((uint32_t)0x00000540UL) </span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gab2cea56411bdc4a96c25eda1fffa96ce">  305</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_VFIFO_AHBM_TRANS_CNT     ((uint32_t)0x00000544UL) </span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gaaf9d46d5bfe850ed817e20ee362fb1d6">  306</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_RX_EINT_VFF_IE           ((uint32_t)0x00000600UL) </span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga225a0f227d71ff30d53558b30f8bb432">  307</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_RX_EINT_VFF_IF           ((uint32_t)0x00000604UL) </span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga6de325ebd12325b25ab8c5ee9d1d42c8">  308</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_RX_EINT_PPI_IE           ((uint32_t)0x00000608UL) </span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga906227c283ca29594260dfb42f7b657d">  309</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_RX_EINT_PPI_IF           ((uint32_t)0x0000060CUL) </span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gaec4a3a5a86c4633424c4808f9378fe30">  310</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_RX_EINT_CTRL_IE          ((uint32_t)0x00000610UL) </span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#gaa14b97aa877bdafed19b92173261a185">  311</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_RX_EINT_CTRL_IF          ((uint32_t)0x00000614UL) </span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga99622134f0d61d09196c2a2a02196911">  312</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_PPI_STOPSTATE            ((uint32_t)0x00000700UL) </span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___c_s_i2___register___offsets.html#ga61a2195282b3644d109efa8e19643299">  313</a></span>&#160;<span class="preprocessor"> #define MXC_R_CSI2_PPI_TURNAROUND_CFG       ((uint32_t)0x00000704UL) </span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___n_u_m___l_a_n_e_s.html#ga4c61d3ff356bc5c3c91f4cb96ae5736c">  322</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_NUM_LANES_LANES_POS              0 </span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___n_u_m___l_a_n_e_s.html#ga8ddc65296b4be132fb2bf90d6d4b0dbe">  323</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_NUM_LANES_LANES                  ((uint32_t)(0xFUL &lt;&lt; MXC_F_CSI2_CFG_NUM_LANES_LANES_POS)) </span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___c_l_k___l_a_n_e___e_n.html#ga7c5a3e5b8cddfdd5467cce7702b86faa">  333</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_CLK_LANE_EN_EN_POS               0 </span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___c_l_k___l_a_n_e___e_n.html#ga2e7278aaf41fdda1f5171b20b7d1464c">  334</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_CLK_LANE_EN_EN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_CLK_LANE_EN_EN_POS)) </span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_a_t_a___l_a_n_e___e_n.html#gaddcde3a97223520425f8e3fa2e7db4bb">  344</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DATA_LANE_EN_EN_POS              0 </span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_a_t_a___l_a_n_e___e_n.html#gaa20f1102a6be1e6935b730216fce68ca">  345</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DATA_LANE_EN_EN                  ((uint32_t)(0xFFUL &lt;&lt; MXC_F_CSI2_CFG_DATA_LANE_EN_EN_POS)) </span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___f_l_u_s_h___c_o_u_n_t.html#gadf6370fc295490bc64a663335f109a1b">  355</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_FLUSH_COUNT_COUNT_POS            0 </span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___f_l_u_s_h___c_o_u_n_t.html#ga4669c19c66c95df43f8a57bc51f76fe2">  356</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_FLUSH_COUNT_COUNT                ((uint32_t)(0xFUL &lt;&lt; MXC_F_CSI2_CFG_FLUSH_COUNT_COUNT_POS)) </span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___b_i_t___e_r_r.html#ga6155cf22b8fa431b45e30c6a0fef6185">  366</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_BIT_ERR_MBE_POS                  0 </span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___b_i_t___e_r_r.html#gab9e515379983eaa9f7302679905c7b42">  367</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_BIT_ERR_MBE                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_BIT_ERR_MBE_POS)) </span></div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___b_i_t___e_r_r.html#ga621ec57b5491598710a20e1d5f0fa0fe">  369</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_BIT_ERR_SBE_POS                  1 </span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___b_i_t___e_r_r.html#ga8bbc9a4b195003da0402ac6d9a77fac6">  370</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_BIT_ERR_SBE                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_BIT_ERR_SBE_POS)) </span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___b_i_t___e_r_r.html#gaaea18750d5e162faafaa84ee336dce3c">  372</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_BIT_ERR_HEADER_POS               2 </span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___b_i_t___e_r_r.html#gac3506899e9ec266574359a999027354d">  373</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_BIT_ERR_HEADER                   ((uint32_t)(0x1FUL &lt;&lt; MXC_F_CSI2_CFG_BIT_ERR_HEADER_POS)) </span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___b_i_t___e_r_r.html#ga4129945a427776fde38369c6a2281da6">  375</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_BIT_ERR_CRC_POS                  7 </span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___b_i_t___e_r_r.html#ga2e9884f9c8a6235133b59238910683bc">  376</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_BIT_ERR_CRC                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_BIT_ERR_CRC_POS)) </span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___b_i_t___e_r_r.html#ga5bc1e27c6aea54e22f59ae7767d6641f">  378</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_BIT_ERR_VID_ERR_SEND_LVL_POS     8 </span></div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___b_i_t___e_r_r.html#ga7668415deb533caa4073377c565e892e">  379</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_BIT_ERR_VID_ERR_SEND_LVL         ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_BIT_ERR_VID_ERR_SEND_LVL_POS)) </span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___b_i_t___e_r_r.html#ga711b9dc50e0d8c2e5f9191f2b60ea6e0">  381</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_BIT_ERR_VID_ERR_FIFO_WR_OV_POS   9 </span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___b_i_t___e_r_r.html#gaed81df35323a5c2ceb226c277be53432">  382</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_BIT_ERR_VID_ERR_FIFO_WR_OV       ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_BIT_ERR_VID_ERR_FIFO_WR_OV_POS)) </span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___s_t_a_t_u_s.html#gae3e54b1d1c210ae9a0f4d87d3dd899f1">  392</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_STATUS_CRC_POS                   0 </span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___s_t_a_t_u_s.html#gada3639bb71633816b4b170d6af4ebebf">  393</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_STATUS_CRC                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_STATUS_CRC_POS)) </span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___s_t_a_t_u_s.html#gab2ccf2458df8ac10330bb72b5adca185">  395</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_STATUS_SBE_POS                   1 </span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___s_t_a_t_u_s.html#gab2d04e27b58f686330fafe186a535b62">  396</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_STATUS_SBE                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_STATUS_SBE_POS)) </span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___s_t_a_t_u_s.html#ga04c0ef3e8d7d1fb85ac5c42b05dcba6f">  398</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_STATUS_MBE_POS                   2 </span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___s_t_a_t_u_s.html#ga226a544044a5def84f9340993bb53544">  399</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_STATUS_MBE                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_STATUS_MBE_POS)) </span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___s_t_a_t_u_s.html#ga62fd248b3fbbf8e3278112c6ab98f15a">  401</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_STATUS_ULPS_ACTIVE_POS           3 </span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___s_t_a_t_u_s.html#gae352d3501f7f080b1eba661ae75db2a4">  402</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_STATUS_ULPS_ACTIVE               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_STATUS_ULPS_ACTIVE_POS)) </span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___s_t_a_t_u_s.html#ga4a4ad15220bb03754626ba5adc556509">  404</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_STATUS_ULPS_MARK_ACTIVE_POS      4 </span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___s_t_a_t_u_s.html#ga9d8796f409f064b6aaffe1390d0d5bf4">  405</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_STATUS_ULPS_MARK_ACTIVE          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_STATUS_ULPS_MARK_ACTIVE_POS)) </span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___s_t_a_t_u_s.html#ga91cf33bb0279045ea803686d8d72193a">  407</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_STATUS_VID_ERR_SEND_LVL_POS      5 </span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___s_t_a_t_u_s.html#ga7e422d5f2bbb2db662fc8cbed9e63a39">  408</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_STATUS_VID_ERR_SEND_LVL          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_STATUS_VID_ERR_SEND_LVL_POS)) </span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___s_t_a_t_u_s.html#gae342133b7d430b119f64e1d8d161b77b">  410</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_STATUS_VID_ERR_FIFO_WR_OV_POS    6 </span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___s_t_a_t_u_s.html#ga0e90cf5e478e486a810f52d2d94b1c7c">  411</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_STATUS_VID_ERR_FIFO_WR_OV        ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_STATUS_VID_ERR_FIFO_WR_OV_POS)) </span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___e_n_a_b_l_e.html#ga34d4867522d5edc5f6e6c33bd8a98528">  421</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_ENABLE_CRC_POS                   0 </span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___e_n_a_b_l_e.html#ga885ee2d478db8b9711763d6e41880224">  422</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_ENABLE_CRC                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_ENABLE_CRC_POS)) </span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___e_n_a_b_l_e.html#gac951a484213f98eb9ca18bbc4ad50cac">  424</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_ENABLE_SBE_POS                   1 </span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___e_n_a_b_l_e.html#ga651bb28737b4db1fe92424b36e32b063">  425</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_ENABLE_SBE                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_ENABLE_SBE_POS)) </span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___e_n_a_b_l_e.html#gac7b9e1bc5beba3c84122eabd0c659dcf">  427</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_ENABLE_MBE_POS                   2 </span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___e_n_a_b_l_e.html#gab6c9e846ea6a2ec31d33b2c31b6ce149">  428</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_ENABLE_MBE                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_ENABLE_MBE_POS)) </span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___e_n_a_b_l_e.html#ga5b8fede447a3c88dcf427a5f76b9a0f0">  430</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_ENABLE_ULPS_ACTIVE_POS           3 </span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___e_n_a_b_l_e.html#gab32f3f5d4d09de970f9b15eb7003efda">  431</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_ENABLE_ULPS_ACTIVE               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_ENABLE_ULPS_ACTIVE_POS)) </span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___e_n_a_b_l_e.html#ga8e630fe1eb4e6ba18690e1094e44d7ac">  433</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_ENABLE_ULPS_MARK_ACTIVE_POS      4 </span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___e_n_a_b_l_e.html#ga18ad8c8bce14acd323508c1f736c6668">  434</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_ENABLE_ULPS_MARK_ACTIVE          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_ENABLE_ULPS_MARK_ACTIVE_POS)) </span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___e_n_a_b_l_e.html#ga0954b210a997dd01cee7cb9f8036f919">  436</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_ENABLE_VID_ERR_SEND_LVL_POS      5 </span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___e_n_a_b_l_e.html#ga151dae0c6fb305f3844ae26966b4e6b2">  437</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_ENABLE_VID_ERR_SEND_LVL          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_ENABLE_VID_ERR_SEND_LVL_POS)) </span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___e_n_a_b_l_e.html#gaaeeddbb8626739fd5088c7d5ded54f3b">  439</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_ENABLE_VID_ERR_FIFO_WR_OV_POS    6 </span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___e_n_a_b_l_e.html#ga309f50410d45bc2bc05de166049792aa">  440</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_ENABLE_VID_ERR_FIFO_WR_OV        ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_ENABLE_VID_ERR_FIFO_WR_OV_POS)) </span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___c_l_r.html#ga50acde3a27e8d12ca7f34e92bfcdc38d">  450</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_CLR_CRC_POS                      0 </span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___c_l_r.html#ga9d21e5e6a093717ff2c05f7f18e7697d">  451</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_CLR_CRC                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_CLR_CRC_POS)) </span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___c_l_r.html#ga55c4dfe474113dd8a0e7fe471589f96c">  453</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_CLR_SBE_POS                      1 </span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___c_l_r.html#ga2e4c391caee26672227fe4fd20e292b3">  454</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_CLR_SBE                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_CLR_SBE_POS)) </span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___c_l_r.html#ga4679eab880a30ff3ec55f4e4a8bfb6ab">  456</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_CLR_MBE_POS                      2 </span></div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___c_l_r.html#gab430df3863590c2388397dd140a24ed6">  457</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_CLR_MBE                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_CLR_MBE_POS)) </span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___c_l_r.html#ga09d940fc7a79d0ec5cad8fa3651e4e4b">  459</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_CLR_ULPS_ACTIVE_POS              3 </span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___c_l_r.html#gaae06f951dda915d7bc95f21fb359da88">  460</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_CLR_ULPS_ACTIVE                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_CLR_ULPS_ACTIVE_POS)) </span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___c_l_r.html#ga33eb603819a53e1eb9296c10b89c03c6">  462</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_CLR_ULPS_MARK_ACTIVE_POS         4 </span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___c_l_r.html#ga647700d08fd0e74b0ed3f67fbb0fe896">  463</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_CLR_ULPS_MARK_ACTIVE             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_CLR_ULPS_MARK_ACTIVE_POS)) </span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___c_l_r.html#ga4b38909cef3443ecf7b7c668ba30ca60">  465</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_CLR_VID_ERR_SEND_LVL_POS         5 </span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___c_l_r.html#ga72c4bd707af4c5be18397cb5ae102657">  466</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_CLR_VID_ERR_SEND_LVL             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_CLR_VID_ERR_SEND_LVL_POS)) </span></div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___c_l_r.html#gaf3da7985c390f0d878ce5c5e0a9a8f81">  468</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_CLR_VID_ERR_FIFO_WR_OV_POS       6 </span></div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___c_s_i2___i_r_q___c_l_r.html#ga23cd192580ad8d290ca677142ecfebdb">  469</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_IRQ_CLR_VID_ERR_FIFO_WR_OV           ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_IRQ_CLR_VID_ERR_FIFO_WR_OV_POS)) </span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___c_s_i2___u_l_p_s___c_l_k___s_t_a_t_u_s.html#gad0687b1fb3fdade2823ee640c07b5fe9">  479</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_ULPS_CLK_STATUS_FIFO_POS             0 </span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___c_s_i2___u_l_p_s___c_l_k___s_t_a_t_u_s.html#ga4f9fdd529e0f7c02e535aaca4ddf81bd">  480</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_ULPS_CLK_STATUS_FIFO                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_ULPS_CLK_STATUS_FIFO_POS)) </span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___c_s_i2___u_l_p_s___s_t_a_t_u_s.html#ga2a7f8409a2f4c07782fb0913dfd82459">  490</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_ULPS_STATUS_DATA_LANE0_POS           0 </span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___c_s_i2___u_l_p_s___s_t_a_t_u_s.html#ga19d56a5b3eb04df3bcbeda8f6d006490">  491</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_ULPS_STATUS_DATA_LANE0               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_ULPS_STATUS_DATA_LANE0_POS)) </span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___c_s_i2___u_l_p_s___s_t_a_t_u_s.html#ga3163cd7bbd4c7edb957de210eac66ed9">  493</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_ULPS_STATUS_DATA_LANE1_POS           1 </span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___c_s_i2___u_l_p_s___s_t_a_t_u_s.html#ga166e8995bfdb0b0d0beed62a0a44557f">  494</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_ULPS_STATUS_DATA_LANE1               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_ULPS_STATUS_DATA_LANE1_POS)) </span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___c_s_i2___u_l_p_s___c_l_k___m_a_r_k___s_t_a_t_u_s.html#ga08a62a2f40bb2cd8831408174165b752">  504</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_ULPS_CLK_MARK_STATUS_CLK_LANE_POS    0 </span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___c_s_i2___u_l_p_s___c_l_k___m_a_r_k___s_t_a_t_u_s.html#ga0b10376b3869ccecd9e883e9f533fad7">  505</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_ULPS_CLK_MARK_STATUS_CLK_LANE        ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_ULPS_CLK_MARK_STATUS_CLK_LANE_POS)) </span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___c_s_i2___u_l_p_s___m_a_r_k___s_t_a_t_u_s.html#gaeb54802c3618350879df0126816c38f0">  515</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_ULPS_MARK_STATUS_DATA_LANE0_POS      0 </span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___c_s_i2___u_l_p_s___m_a_r_k___s_t_a_t_u_s.html#ga090b47b6dbf60123da86d00904afd55c">  516</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_ULPS_MARK_STATUS_DATA_LANE0          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_ULPS_MARK_STATUS_DATA_LANE0_POS)) </span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___c_s_i2___u_l_p_s___m_a_r_k___s_t_a_t_u_s.html#ga6f3abf133341b96ef6d3c8dede356208">  518</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_ULPS_MARK_STATUS_DATA_LANE1_POS      1 </span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___c_s_i2___u_l_p_s___m_a_r_k___s_t_a_t_u_s.html#ga7915085b366ecebc5df4c8f676ebcdbe">  519</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_ULPS_MARK_STATUS_DATA_LANE1          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_ULPS_MARK_STATUS_DATA_LANE1_POS)) </span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga89796cc52ec6e943c30c71e12955d1f6">  529</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_NULL_POS       0 </span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga64ca10fd904d2bbc8064cbdf0713a97f">  530</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_NULL           ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_NULL_POS)) </span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga46e2a4c6ff2352458bd465de99779892">  532</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_BLANK_POS      1 </span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#gaeaff5dd635002dcae4a8a4f033a44b11">  533</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_BLANK          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_BLANK_POS)) </span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga9767df5dc4d6b010c5348adfd99f1225">  535</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_EMBEDDED_POS   2 </span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#gac9c7678229dc9bafb72c7585cf66852b">  536</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_EMBEDDED       ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_EMBEDDED_POS)) </span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#gac86c787544c275238b069b3304276d9f">  538</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV420_8BIT_POS 8 </span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga2cb30489266d04224dfc8e03d3ee9ff2">  539</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV420_8BIT    ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV420_8BIT_POS)) </span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#gaeeb4080f4d9ec443e587adad5eb65ab5">  541</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV420_10BIT_POS 9 </span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga90257ad4aaa6babebaf6ce1bfe29d4bd">  542</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV420_10BIT   ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV420_10BIT_POS)) </span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga42e5b238396d1e1d393200edb4d218d5">  544</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV420_8BIT_LEG_POS 10 </span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga645e5685907712a98bcb6d2d1049a6e8">  545</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV420_8BIT_LEG ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV420_8BIT_LEG_POS)) </span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#gaaf1481ebb8fffc4f83b2fba3781f02e5">  547</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV420_8BIT_CSP_POS 12 </span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga60d1b3801dfb0273dd21bb6582fde143">  548</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV420_8BIT_CSP ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV420_8BIT_CSP_POS)) </span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#gad896b3075c64848f613f0e14db9a7256">  550</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV420_10BIT_CSP_POS 13 </span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga47a7e20987ff8e812e916dc758f9b9dc">  551</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV420_10BIT_CSP ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV420_10BIT_CSP_POS)) </span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#gaab084754bd90b7a5e2d7162497a9c62a">  553</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV422_8BIT_POS 14 </span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga838c8f22d710252d43bbea3edb7558d8">  554</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV422_8BIT    ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV422_8BIT_POS)) </span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga600c2364876c6b7bd13bfeef5dedc932">  556</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV422_10BIT_POS 15 </span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#gaccbaf6e05f20da39066296e08029457e">  557</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV422_10BIT   ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_YUV422_10BIT_POS)) </span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga36bb465d774562d8dee0661b70408ef1">  559</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RGB444_POS     16 </span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga684f322e5685df80417ca9692eda109e">  560</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RGB444         ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RGB444_POS)) </span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga89f8cad2a61f1d698d02c5be107172af">  562</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RGB555_POS     17 </span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga9e515058f94acd0d803eb61cc52d3f31">  563</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RGB555         ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RGB555_POS)) </span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#gafcd052592dac5bb403d6fff37255bb41">  565</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RGB565_POS     18 </span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#gadac32c86a762c005f45f571504064039">  566</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RGB565         ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RGB565_POS)) </span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga36b6b36b462ae67ba30cb40386b58c66">  568</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RGB666_POS     19 </span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#gac21487931a38975e7b326477bd1c308e">  569</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RGB666         ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RGB666_POS)) </span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga95c98e90081a54a66bc2c925387627bb">  571</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RGB888_POS     20 </span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga29bc2769c7e54f2f8a8c03765adfeb68">  572</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RGB888         ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RGB888_POS)) </span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga8eee519c9bd3a5743431f0c6e1ef9b9a">  574</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW6_POS       24 </span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga4195b112b82047a059a07d6cbf5943f8">  575</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW6           ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW6_POS)) </span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga70afc116498627e2ad341e8858e6d7a6">  577</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW7_POS       25 </span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#gae566a128a7dae23ec0093d4d14373dab">  578</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW7           ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW7_POS)) </span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#gab786d43919a1ede332b0e90f49168848">  580</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW8_POS       26 </span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#gac2354c0d1801647ca50a6d504e025844">  581</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW8           ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW8_POS)) </span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#gaee3c14e4496cde05f21a2357b05ee153">  583</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW10_POS      27 </span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#gac4427292d19a424501ffbb32762d83c0">  584</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW10          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW10_POS)) </span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga9cb71806edf7c54adccdd1c22d6b9b3d">  586</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW12_POS      28 </span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga2584a7555698aa7039185fc178c1c212">  587</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW12          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW12_POS)) </span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga52d7149d604c6c3406e67c8e960df27b">  589</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW14_POS      29 </span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga2c7978950aa5114d6b1448266a594050">  590</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW14          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW14_POS)) </span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga523ef5f39771507a741855a731df248a">  592</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW16_POS      30 </span></div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga0e7002799a3a4d008fd0d4f596e87ff4">  593</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW16          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW16_POS)) </span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#gad54dc26828ebefd1813484453960ef8c">  595</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW20_POS      31 </span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__0.html#ga05145fbcf8251807b6edb0c621688956">  596</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW20          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_0_RAW20_POS)) </span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__1.html#ga0b466b59d975b3c083f32386e87691f2">  606</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE30_POS 0 </span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__1.html#gaf225a2ad08bc4fdc1dec6cb4e2f79c4c">  607</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE30 ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE30_POS)) </span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__1.html#gaf3a895253d0b3aef2b484e4c04e21eff">  609</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE31_POS 1 </span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__1.html#ga6a34f29b31e69f17db925a362eefa8ab">  610</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE31 ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE31_POS)) </span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__1.html#gabd68cdb25bfe378d00499b1268831c6a">  612</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE32_POS 2 </span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__1.html#gad1c4284114ae725f27b6766fc60577b1">  613</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE32 ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE32_POS)) </span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__1.html#ga312706eecaf2f1800d757d0f148b2b9b">  615</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE33_POS 3 </span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__1.html#gae270d4808b580d82bb2f7163a61b93f1">  616</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE33 ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE33_POS)) </span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__1.html#ga8d5b84df9f7d6c7a4d1a0c363088a45e">  618</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE34_POS 4 </span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__1.html#gae1172a29c70cf574741a2527f7ff3c76">  619</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE34 ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE34_POS)) </span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__1.html#ga8cf67aad7269224d0fce1bd449188a86">  621</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE35_POS 5 </span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__1.html#ga9dfd1cbb138e701524ee088197658eef">  622</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE35 ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE35_POS)) </span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__1.html#ga1bfdf9133633bcf62f9105ad220cb4f2">  624</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE36_POS 6 </span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__1.html#ga8ddf931c9fa64486e11f8fa8be61acd0">  625</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE36 ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE36_POS)) </span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__1.html#gaa7502863925acafb5b3de3ab9883ba2d">  627</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE37_POS 7 </span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_i_s_a_b_l_e___p_a_y_l_o_a_d__1.html#ga59f6272deb4af473797565fa1e9fb3e7">  628</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE37 ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DISABLE_PAYLOAD_1_USR_DEF_TYPE37_POS)) </span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_a_t_a_b_u_s16___s_e_l.html#gabd748556191f4ee2b5fcfbf952802803">  638</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DATABUS16_SEL_EN_POS             0 </span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_a_t_a_b_u_s16___s_e_l.html#gab3053d3c0728f277de0dbd454653a84a">  639</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DATABUS16_SEL_EN                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DATABUS16_SEL_EN_POS)) </span></div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d0___s_w_a_p___s_e_l.html#ga1b4ddefc6a7400e22e3509a06e7da5ba">  649</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D0_SWAP_SEL_PAD_CDRX_L0_POS      0 </span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d0___s_w_a_p___s_e_l.html#gaf9ee4f7f35301e3a8b99c427c6cc10c0">  650</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D0_SWAP_SEL_PAD_CDRX_L0          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_D0_SWAP_SEL_PAD_CDRX_L0_POS)) </span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d0___s_w_a_p___s_e_l.html#gaf37437e4a4fa290d32e7cfabc01274fb">  652</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D0_SWAP_SEL_PAD_CDRX_L1_POS      1 </span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d0___s_w_a_p___s_e_l.html#ga457b2e1e9884a10fbdca8fc91e18f4c3">  653</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D0_SWAP_SEL_PAD_CDRX_L1          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_D0_SWAP_SEL_PAD_CDRX_L1_POS)) </span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d0___s_w_a_p___s_e_l.html#ga6057e11b3840c710625065d49afe589e">  655</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D0_SWAP_SEL_PAD_CDRX_L2_POS      2 </span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d0___s_w_a_p___s_e_l.html#ga07cc8b62005731caaaafef31e8c8ed54">  656</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D0_SWAP_SEL_PAD_CDRX_L2          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_D0_SWAP_SEL_PAD_CDRX_L2_POS)) </span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d0___s_w_a_p___s_e_l.html#ga1a34a9bc455114dabcb1c2f2eb1f4829">  658</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D0_SWAP_SEL_PAD_CDRX_L3_POS      3 </span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d0___s_w_a_p___s_e_l.html#gaff127f637e5a1ea6af195c8f3728d767">  659</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D0_SWAP_SEL_PAD_CDRX_L3          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_D0_SWAP_SEL_PAD_CDRX_L3_POS)) </span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d0___s_w_a_p___s_e_l.html#ga42bcd0e3f0854b02cde1806fc0cf78ab">  661</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D0_SWAP_SEL_PAD_CDRX_L4_POS      4 </span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d0___s_w_a_p___s_e_l.html#ga8665c8f6d33e84aec3f694d2fd592aa8">  662</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D0_SWAP_SEL_PAD_CDRX_L4          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_D0_SWAP_SEL_PAD_CDRX_L4_POS)) </span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d1___s_w_a_p___s_e_l.html#ga9475bd28358286ca4a1b2fcf443495fa">  672</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D1_SWAP_SEL_PAD_CDRX_L0_POS      0 </span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d1___s_w_a_p___s_e_l.html#gac2c30ca7408288954ba9d4d4884c7b4e">  673</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D1_SWAP_SEL_PAD_CDRX_L0          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_D1_SWAP_SEL_PAD_CDRX_L0_POS)) </span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d1___s_w_a_p___s_e_l.html#ga2d3dc796177dc24dbb9878b1bf250dd8">  675</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D1_SWAP_SEL_PAD_CDRX_L1_POS      1 </span></div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d1___s_w_a_p___s_e_l.html#gab6b076f273f52105fecf9069e782a7f1">  676</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D1_SWAP_SEL_PAD_CDRX_L1          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_D1_SWAP_SEL_PAD_CDRX_L1_POS)) </span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d1___s_w_a_p___s_e_l.html#gaf1d54ad742143b35383d4715dd3a783a">  678</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D1_SWAP_SEL_PAD_CDRX_L2_POS      2 </span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d1___s_w_a_p___s_e_l.html#gacac46885c01b30c105ca33ab2d9e32d5">  679</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D1_SWAP_SEL_PAD_CDRX_L2          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_D1_SWAP_SEL_PAD_CDRX_L2_POS)) </span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d1___s_w_a_p___s_e_l.html#ga06955350c43aa1ace812120f20d3d8e7">  681</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D1_SWAP_SEL_PAD_CDRX_L3_POS      3 </span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d1___s_w_a_p___s_e_l.html#gab3bf7613bbb776eb898f7cd6a53469f5">  682</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D1_SWAP_SEL_PAD_CDRX_L3          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_D1_SWAP_SEL_PAD_CDRX_L3_POS)) </span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d1___s_w_a_p___s_e_l.html#gaa70b9e6009f12dfb73e5c043ccecbdf5">  684</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D1_SWAP_SEL_PAD_CDRX_L4_POS      4 </span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d1___s_w_a_p___s_e_l.html#ga60a510b9d8e28a5904ab910661b8152d">  685</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D1_SWAP_SEL_PAD_CDRX_L4          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_D1_SWAP_SEL_PAD_CDRX_L4_POS)) </span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d2___s_w_a_p___s_e_l.html#ga1519ac9ff8e0a1929b447fd69fa4af9d">  695</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D2_SWAP_SEL_PAD_CDRX_L0_POS      0 </span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d2___s_w_a_p___s_e_l.html#ga8ed6edd1775d3bb0e4908f10f8ae198a">  696</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D2_SWAP_SEL_PAD_CDRX_L0          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_D2_SWAP_SEL_PAD_CDRX_L0_POS)) </span></div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d2___s_w_a_p___s_e_l.html#gab3128689ae7fcfb29ce3567d7e407c86">  698</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D2_SWAP_SEL_PAD_CDRX_L1_POS      1 </span></div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d2___s_w_a_p___s_e_l.html#gad52611d94849b4d3777aa7722cac2270">  699</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D2_SWAP_SEL_PAD_CDRX_L1          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_D2_SWAP_SEL_PAD_CDRX_L1_POS)) </span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d2___s_w_a_p___s_e_l.html#gafb2082c5d5099e734a6b8f3a64cedcd1">  701</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D2_SWAP_SEL_PAD_CDRX_L2_POS      2 </span></div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d2___s_w_a_p___s_e_l.html#ga4ccd7df7539ebd292cc358bda7cb9c5c">  702</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D2_SWAP_SEL_PAD_CDRX_L2          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_D2_SWAP_SEL_PAD_CDRX_L2_POS)) </span></div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d2___s_w_a_p___s_e_l.html#ga0490540ec7478b2c74a9d89c21c50e5e">  704</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D2_SWAP_SEL_PAD_CDRX_L3_POS      3 </span></div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d2___s_w_a_p___s_e_l.html#gac06eb731076c6b20cf1ea14e2cec50f8">  705</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D2_SWAP_SEL_PAD_CDRX_L3          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_D2_SWAP_SEL_PAD_CDRX_L3_POS)) </span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d2___s_w_a_p___s_e_l.html#ga78f0db14092df8480a2e67a4331f9fde">  707</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D2_SWAP_SEL_PAD_CDRX_L4_POS      4 </span></div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d2___s_w_a_p___s_e_l.html#ga1b72af4157dfc10500f36d1ed1df0258">  708</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D2_SWAP_SEL_PAD_CDRX_L4          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_D2_SWAP_SEL_PAD_CDRX_L4_POS)) </span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d3___s_w_a_p___s_e_l.html#gace1f4357e95b372fd82306141523a2d4">  718</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D3_SWAP_SEL_PAD_CDRX_L0_POS      0 </span></div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d3___s_w_a_p___s_e_l.html#ga7c91377565676c4732415514beaa5a34">  719</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D3_SWAP_SEL_PAD_CDRX_L0          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_D3_SWAP_SEL_PAD_CDRX_L0_POS)) </span></div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d3___s_w_a_p___s_e_l.html#ga88917cdbda855224ddcbd0b1a2eaea76">  721</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D3_SWAP_SEL_PAD_CDRX_L1_POS      1 </span></div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d3___s_w_a_p___s_e_l.html#ga696f118ae9d29b94dd79b47581c896c6">  722</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D3_SWAP_SEL_PAD_CDRX_L1          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_D3_SWAP_SEL_PAD_CDRX_L1_POS)) </span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d3___s_w_a_p___s_e_l.html#gadaa82db4d203a2505c8a52aa1c9cfe88">  724</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D3_SWAP_SEL_PAD_CDRX_L2_POS      2 </span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d3___s_w_a_p___s_e_l.html#ga687e479814eead295879b3946839a769">  725</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D3_SWAP_SEL_PAD_CDRX_L2          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_D3_SWAP_SEL_PAD_CDRX_L2_POS)) </span></div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d3___s_w_a_p___s_e_l.html#ga63534958081766ca862ff7efd4e9f9da">  727</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D3_SWAP_SEL_PAD_CDRX_L3_POS      3 </span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d3___s_w_a_p___s_e_l.html#gaf57f8b264617a11171143ab3cb197beb">  728</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D3_SWAP_SEL_PAD_CDRX_L3          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_D3_SWAP_SEL_PAD_CDRX_L3_POS)) </span></div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d3___s_w_a_p___s_e_l.html#ga2d12369518206130898c3e2d27047a4e">  730</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D3_SWAP_SEL_PAD_CDRX_L4_POS      4 </span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d3___s_w_a_p___s_e_l.html#ga68bd44fa332e6170aef3f127436ef929">  731</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_D3_SWAP_SEL_PAD_CDRX_L4          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_D3_SWAP_SEL_PAD_CDRX_L4_POS)) </span></div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___c0___s_w_a_p___s_e_l.html#gab7ee22c9bf29475b36679210c235b5e4">  741</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_C0_SWAP_SEL_PAD_CDRX_L0_POS      0 </span></div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___c0___s_w_a_p___s_e_l.html#ga032842f010021e409f4edfca96c2323f">  742</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_C0_SWAP_SEL_PAD_CDRX_L0          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_C0_SWAP_SEL_PAD_CDRX_L0_POS)) </span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___c0___s_w_a_p___s_e_l.html#gacd7633b5d83b0c1d9f4a5ce01a034ead">  744</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_C0_SWAP_SEL_PAD_CDRX_L1_POS      1 </span></div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___c0___s_w_a_p___s_e_l.html#ga6b2ee86ee22eafebc6fe470f194f8126">  745</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_C0_SWAP_SEL_PAD_CDRX_L1          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_C0_SWAP_SEL_PAD_CDRX_L1_POS)) </span></div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___c0___s_w_a_p___s_e_l.html#gaa00288cfa25dac59fe05fa643b6c7eca">  747</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_C0_SWAP_SEL_PAD_CDRX_L2_POS      2 </span></div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___c0___s_w_a_p___s_e_l.html#ga24ecc343445cba5f7841545d00d1c8d0">  748</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_C0_SWAP_SEL_PAD_CDRX_L2          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_C0_SWAP_SEL_PAD_CDRX_L2_POS)) </span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___c0___s_w_a_p___s_e_l.html#ga24ddd5a75fe77766172bd35872887ed6">  750</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_C0_SWAP_SEL_PAD_CDRX_L3_POS      3 </span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___c0___s_w_a_p___s_e_l.html#ga0c6490b5e100fc95258282feda10fd67">  751</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_C0_SWAP_SEL_PAD_CDRX_L3          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_C0_SWAP_SEL_PAD_CDRX_L3_POS)) </span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___c0___s_w_a_p___s_e_l.html#ga147762dd65d03f3e6b889bdfcaf7b003">  753</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_C0_SWAP_SEL_PAD_CDRX_L4_POS      4 </span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___c0___s_w_a_p___s_e_l.html#ga34b9b5e1339da4483b282fa77a2280c0">  754</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_C0_SWAP_SEL_PAD_CDRX_L4          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_C0_SWAP_SEL_PAD_CDRX_L4_POS)) </span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_p_d_n___s_w_a_p.html#ga638b9958deeae08394c2b01c3f4ccc63">  764</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DPDN_SWAP_SWAP_DATA_LANE0_POS    0 </span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_p_d_n___s_w_a_p.html#gaa821cb412903d0e4be732830dd8178cb">  765</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DPDN_SWAP_SWAP_DATA_LANE0        ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DPDN_SWAP_SWAP_DATA_LANE0_POS)) </span></div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_p_d_n___s_w_a_p.html#ga3ab2c533a4009e0ac66b1085a24bd676">  767</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DPDN_SWAP_SWAP_DATA_LANE1_POS    1 </span></div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_p_d_n___s_w_a_p.html#ga71eea715d13f62a3cea356427a1fe1d8">  768</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DPDN_SWAP_SWAP_DATA_LANE1        ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DPDN_SWAP_SWAP_DATA_LANE1_POS)) </span></div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_p_d_n___s_w_a_p.html#gae390df9a5541f9c2d84581ad0a5738ab">  770</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DPDN_SWAP_SWAP_DATA_LANE2_POS    2 </span></div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_p_d_n___s_w_a_p.html#gad4c1d8712c4df52a4e5388c859d0b705">  771</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DPDN_SWAP_SWAP_DATA_LANE2        ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DPDN_SWAP_SWAP_DATA_LANE2_POS)) </span></div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_p_d_n___s_w_a_p.html#ga91721df3e2c7a2edc996d086cea73716">  773</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DPDN_SWAP_SWAP_DATA_LANE3_POS    3 </span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_p_d_n___s_w_a_p.html#gae92e96b2d9d1de1784390b45dbeb7f75">  774</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DPDN_SWAP_SWAP_DATA_LANE3        ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DPDN_SWAP_SWAP_DATA_LANE3_POS)) </span></div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_p_d_n___s_w_a_p.html#ga34f228477395584c9511ecbf8188c4c0">  776</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DPDN_SWAP_SWAP_CLK_LANE_POS      4 </span></div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___c_s_i2___c_f_g___d_p_d_n___s_w_a_p.html#ga50379c0c32ec1bc6bb75e9f57d57ba2a">  777</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_CFG_DPDN_SWAP_SWAP_CLK_LANE          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_CFG_DPDN_SWAP_SWAP_CLK_LANE_POS)) </span></div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_e_s_e_t___d_e_s_k_e_w.html#gadbeba13096076c0f55208dfea6a5e596">  787</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RESET_DESKEW_DATA_LANE0_POS          0 </span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_e_s_e_t___d_e_s_k_e_w.html#ga2bcab1206dddaa572773f15c93e79cff">  788</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RESET_DESKEW_DATA_LANE0              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RESET_DESKEW_DATA_LANE0_POS)) </span></div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_e_s_e_t___d_e_s_k_e_w.html#ga6c2d463c95ebbc0aca5cddfe1f4f2e4d">  790</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RESET_DESKEW_DATA_LANE1_POS          1 </span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_e_s_e_t___d_e_s_k_e_w.html#ga9029a933d8d8df6e431d01059d5ead2f">  791</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RESET_DESKEW_DATA_LANE1              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RESET_DESKEW_DATA_LANE1_POS)) </span></div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_e_s_e_t___d_e_s_k_e_w.html#gaeb56603b233d4b5d8d7633cb71f396ed">  793</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RESET_DESKEW_DATA_LANE2_POS          2 </span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_e_s_e_t___d_e_s_k_e_w.html#ga4ea904449ae61bcfd42626e290dd2ff2">  794</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RESET_DESKEW_DATA_LANE2              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RESET_DESKEW_DATA_LANE2_POS)) </span></div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_e_s_e_t___d_e_s_k_e_w.html#gad9e7e6c8b557a127142abae2384d6454">  796</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RESET_DESKEW_DATA_LANE3_POS          3 </span></div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_e_s_e_t___d_e_s_k_e_w.html#gadd064ada3b7b4d0c793e229aadb26497">  797</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RESET_DESKEW_DATA_LANE3              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RESET_DESKEW_DATA_LANE3_POS)) </span></div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#gadb1e886857016a7c9eebea40c39abcc8">  807</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_NORMAL_MODE_POS             0 </span></div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#ga77988d15e46ee3e1911f03f3ba76cbd6">  808</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_NORMAL_MODE                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VCONTROL_NORMAL_MODE_POS)) </span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#gaef25f4e2f3718ec74c92df450afc3f48">  810</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_LP_RX_DC_TEST_POS           1 </span></div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#gabe852ca46951bff9347d68bc81aa5550">  811</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_LP_RX_DC_TEST               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VCONTROL_LP_RX_DC_TEST_POS)) </span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#ga1fcf8521a0ed5e6e3f56e5a971d98bd8">  813</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_LP_RX_DC_1_POS              2 </span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#gaa13f2648a6a52674e4c7fc3173e5378f">  814</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_LP_RX_DC_1                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VCONTROL_LP_RX_DC_1_POS)) </span></div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#ga0bff823d5bbd3390d7c7029f08728490">  816</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_LP_RX_DC_0_POS              3 </span></div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#gab128eb6d39d18fbd1375230d4cb8df10">  817</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_LP_RX_DC_0                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VCONTROL_LP_RX_DC_0_POS)) </span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#gaeb36752a9e66a45aa4e66100d99b43f9">  819</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_CAL_SEN_1_POS               4 </span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#gad36d8827c66311e2f7999202130f2a59">  820</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_CAL_SEN_1                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VCONTROL_CAL_SEN_1_POS)) </span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#ga8d9309ec5b66cd51781aa877660e035b">  822</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_CAL_SEN_0_POS               5 </span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#ga7405eeb052256288607d832001fcb2e5">  823</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_CAL_SEN_0                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VCONTROL_CAL_SEN_0_POS)) </span></div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#gad639e14589631bcdcac24c519ad0a9ae">  825</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_HSRT_0_POS                  7 </span></div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#ga255ba85bc520f771b06cccb347744082">  826</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_HSRT_0                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VCONTROL_HSRT_0_POS)) </span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#gaf837b368180cf74ea4c67121244b65c3">  828</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_HSRT_1_POS                  8 </span></div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#gac6b91f1cc7b0e80d14ab8eb9f5126614">  829</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_HSRT_1                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VCONTROL_HSRT_1_POS)) </span></div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#ga1f47ba2bb2684ad8ffbd7464307b0d93">  831</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_LP_RX_PARTBERT_POS          10 </span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#ga737143cccc4d5e0644c4dc57bab60bba">  832</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_LP_RX_PARTBERT              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VCONTROL_LP_RX_PARTBERT_POS)) </span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#gac0ac58162455fee3359451fc9f7a3dfc">  834</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_HS_INT_LOOPBACK_POS         11 </span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#ga71b13fd15ce4cd9fd81807bd720fc148">  835</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_HS_INT_LOOPBACK             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VCONTROL_HS_INT_LOOPBACK_POS)) </span></div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#ga0300f8688f5fe7c8f46449b240185106">  837</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_HS_RX_PARTBERT_POS          27 </span></div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#gac6ef8247bde5be20431d6dd147717ac4">  838</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_HS_RX_PARTBERT              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VCONTROL_HS_RX_PARTBERT_POS)) </span></div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#ga3ff5f79a6445dd297dbe692d5518b45e">  840</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_HS_RX_PRBS9_POS             28 </span></div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#gaf1e0afe23a1e2150f942cd69525871f4">  841</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_HS_RX_PRBS9                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VCONTROL_HS_RX_PRBS9_POS)) </span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#ga3d2d0f7ae319f4547f40e2cb04a73951">  843</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_SUSPEND_MODE_POS            31 </span></div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_c_o_n_t_r_o_l.html#ga834e066aede4934af85fe1533c364bcb">  844</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VCONTROL_SUSPEND_MODE                ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VCONTROL_SUSPEND_MODE_POS)) </span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_g___c_d_r_x___d_s_i_r_x___e_n.html#ga4b0d028a89a4dc256d87de5059b552eb">  854</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RG_CDRX_DSIRX_EN_RXMODE_POS          0 </span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_g___c_d_r_x___d_s_i_r_x___e_n.html#ga5046f0c763c01c3108ef4bcc5aec9991">  855</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RG_CDRX_DSIRX_EN_RXMODE              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RG_CDRX_DSIRX_EN_RXMODE_POS)) </span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_g___c_d_r_x___b_i_s_t_h_s___p_l_l___p_r_e___d_i_v2.html#gace6f9f360fe59f65ab50c90bddb83da6">  865</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RG_CDRX_BISTHS_PLL_PRE_DIV2_RXMODE_POS 0 </span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_g___c_d_r_x___b_i_s_t_h_s___p_l_l___p_r_e___d_i_v2.html#gad094a4046bd7b2bdc01614ef9bf7768f">  866</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RG_CDRX_BISTHS_PLL_PRE_DIV2_RXMODE   ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RG_CDRX_BISTHS_PLL_PRE_DIV2_RXMODE_POS)) </span></div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g0.html#ga224ea34c2edb96c05fcb0abb70657f7a">  876</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG0_VC_POS                    0 </span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g0.html#gae3568e393cd65311d5e4e9bbcc35374b">  877</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG0_VC                        ((uint32_t)(0x3UL &lt;&lt; MXC_F_CSI2_VFIFO_CFG0_VC_POS)) </span></div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g0.html#gac76464016ae1144621216a187638f391">  879</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG0_DMAMODE_POS               6 </span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g0.html#gad0872e9d3349857d96eb3e34fdde3d87">  880</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG0_DMAMODE                   ((uint32_t)(0x3UL &lt;&lt; MXC_F_CSI2_VFIFO_CFG0_DMAMODE_POS)) </span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g0.html#ga0fb4d7ab567cb36cf4651afa70368120">  881</a></span>&#160;<span class="preprocessor"> #define MXC_V_CSI2_VFIFO_CFG0_DMAMODE_NO_DMA            ((uint32_t)0x0UL) </span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g0.html#ga9702d39534ef4209b4fb43f80ff0ee03">  882</a></span>&#160;<span class="preprocessor"> #define MXC_S_CSI2_VFIFO_CFG0_DMAMODE_NO_DMA            (MXC_V_CSI2_VFIFO_CFG0_DMAMODE_NO_DMA &lt;&lt; MXC_F_CSI2_VFIFO_CFG0_DMAMODE_POS) </span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g0.html#ga8c0476b2f05e3ecbbcfb252ffb8f43cb">  883</a></span>&#160;<span class="preprocessor"> #define MXC_V_CSI2_VFIFO_CFG0_DMAMODE_DMA_REQ           ((uint32_t)0x1UL) </span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g0.html#ga380e6585b1b867752bde8adfa704676a">  884</a></span>&#160;<span class="preprocessor"> #define MXC_S_CSI2_VFIFO_CFG0_DMAMODE_DMA_REQ           (MXC_V_CSI2_VFIFO_CFG0_DMAMODE_DMA_REQ &lt;&lt; MXC_F_CSI2_VFIFO_CFG0_DMAMODE_POS) </span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g0.html#gae548123b6abd2f4d2141676e51c0a083">  885</a></span>&#160;<span class="preprocessor"> #define MXC_V_CSI2_VFIFO_CFG0_DMAMODE_FIFO_THD          ((uint32_t)0x2UL) </span></div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g0.html#gac7c035cc5bfeb7501e6450d4bb9559ce">  886</a></span>&#160;<span class="preprocessor"> #define MXC_S_CSI2_VFIFO_CFG0_DMAMODE_FIFO_THD          (MXC_V_CSI2_VFIFO_CFG0_DMAMODE_FIFO_THD &lt;&lt; MXC_F_CSI2_VFIFO_CFG0_DMAMODE_POS) </span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g0.html#ga0f6ee4ccb66c08a5977c61e6f12c0079">  887</a></span>&#160;<span class="preprocessor"> #define MXC_V_CSI2_VFIFO_CFG0_DMAMODE_FIFO_FULL         ((uint32_t)0x2UL) </span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g0.html#gae0e7a3069de5cd1b5221a4e12bd5a2b5">  888</a></span>&#160;<span class="preprocessor"> #define MXC_S_CSI2_VFIFO_CFG0_DMAMODE_FIFO_FULL         (MXC_V_CSI2_VFIFO_CFG0_DMAMODE_FIFO_FULL &lt;&lt; MXC_F_CSI2_VFIFO_CFG0_DMAMODE_POS) </span></div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g0.html#ga741f66f9490629870917d911939d082d">  890</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG0_AHBWAIT_POS               8 </span></div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g0.html#gae665afea487256d5da3ff0b094526e00">  891</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG0_AHBWAIT                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_CFG0_AHBWAIT_POS)) </span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g0.html#gab68cc4933a9b6779db6b461a4f90ff4c">  893</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG0_FIFORM_POS                9 </span></div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g0.html#gaf80656fb6ad6297fc5e1593bec5ce11f">  894</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG0_FIFORM                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_CFG0_FIFORM_POS)) </span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g0.html#ga5a22f42d7ea77bff1ecb6e48aec2207f">  896</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG0_ERRDE_POS                 10 </span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g0.html#ga0bd1095f966e8bd5f7247b352379ba0c">  897</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG0_ERRDE                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_CFG0_ERRDE_POS)) </span></div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g0.html#gaf2ab3026c36fcaef8506e25615e57911">  899</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG0_FBWM_POS                  11 </span></div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g0.html#ga78da85307527473dc47699f675d6c0e0">  900</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG0_FBWM                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_CFG0_FBWM_POS)) </span></div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g1.html#gac3e54452777733619733fafd4f330af7">  910</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG1_AHBWCYC_POS               0 </span></div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g1.html#ga4d793a316813ad180a22bd4838e259bc">  911</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG1_AHBWCYC                   ((uint32_t)(0xFFFFUL &lt;&lt; MXC_F_CSI2_VFIFO_CFG1_AHBWCYC_POS)) </span></div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g1.html#gaaa1f96ea1788cf9aedd61ad5f67fd41a">  913</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG1_WAIT_FIRST_FS_POS         16 </span></div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g1.html#ga4e42f583f03ea0c8e391d1df594336c7">  914</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG1_WAIT_FIRST_FS             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_CFG1_WAIT_FIRST_FS_POS)) </span></div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g1.html#gafeb548908b61ef6d808f7cb406a3217c">  916</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG1_ACCU_FRAME_CTRL_POS       17 </span></div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g1.html#gafc7e80fa23b74b65a6f380f1c5fbb24c">  917</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG1_ACCU_FRAME_CTRL           ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_CFG1_ACCU_FRAME_CTRL_POS)) </span></div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g1.html#ga7915568ee1d092aacac442cfb15fd970">  919</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG1_ACCU_LINE_CTRL_POS        18 </span></div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g1.html#gaccc32c1acb422344f5216bdfca780d26">  920</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG1_ACCU_LINE_CTRL            ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_CFG1_ACCU_LINE_CTRL_POS)) </span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g1.html#ga820267a9d73c9a460b76c03a7e865341">  922</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG1_ACCU_LINE_CNT_POS         19 </span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g1.html#gab6a0b86492293b8d2be62053a775a21b">  923</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG1_ACCU_LINE_CNT             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_CFG1_ACCU_LINE_CNT_POS)) </span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g1.html#ga12121cea125e682c4574ea8b03c0abc2">  925</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG1_ACCU_PIXEL_CNT_POS        20 </span></div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g1.html#gadb98e6e213c3e1ac4407739801420aa9">  926</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG1_ACCU_PIXEL_CNT            ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_CFG1_ACCU_PIXEL_CNT_POS)) </span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g1.html#ga22f373c39dfb0683db0cca5d36f191f2">  928</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG1_ACCU_PIXEL_ZERO_POS       21 </span></div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_f_g1.html#ga9ab3c16327fc767803ba4304e106a61a">  929</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CFG1_ACCU_PIXEL_ZERO           ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_CFG1_ACCU_PIXEL_ZERO_POS)) </span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_t_r_l.html#gae52a0596ee079dd51bab2f4c2241dda1">  939</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CTRL_FIFOEN_POS                0 </span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_t_r_l.html#gaa55052d6cbf9d026f1c0d37bdc59cb7a">  940</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CTRL_FIFOEN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_CTRL_FIFOEN_POS)) </span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_t_r_l.html#gab4126a4b170f163d9650129fa661d1dc">  942</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CTRL_FLUSH_POS                 4 </span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_t_r_l.html#ga9a3f7b8d93e9a62b21d42c4b8827d979">  943</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CTRL_FLUSH                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_CTRL_FLUSH_POS)) </span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_t_r_l.html#gae9c2d13dc71515e22673e523578cfd7e">  945</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CTRL_THD_POS                   8 </span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___c_t_r_l.html#ga4252633cc9fa4472219c9219fd12e42a">  946</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_CTRL_THD                       ((uint32_t)(0x7FUL &lt;&lt; MXC_F_CSI2_VFIFO_CTRL_THD_POS)) </span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#ga991f8dd31f011c98a500f38826ed2f52">  956</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_FEMPTY_POS                 0 </span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#ga2d0a27f10b514dde4af6f0e163cd7aa6">  957</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_FEMPTY                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_STS_FEMPTY_POS)) </span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#gacd28f21aa624f406f86369137b6f43e7">  959</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_FTHD_POS                   1 </span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#ga387700a1a9b857164cf3cd09c7e0211d">  960</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_FTHD                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_STS_FTHD_POS)) </span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#gab0e86178713782e7ea3adeb707a7a952">  962</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_FFULL_POS                  2 </span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#ga606eeeb89a49437047b4649c1552b42f">  963</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_FFULL                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_STS_FFULL_POS)) </span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#ga6d12004959ffefea1337458c1d889be0">  965</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_UNDERRUN_POS               3 </span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#ga5db6f906befc71f8732fd22581695b4d">  966</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_UNDERRUN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_STS_UNDERRUN_POS)) </span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#gafa8dab8a073c078579d450ed1622125a">  968</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_OVERRUN_POS                4 </span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#ga8518f70f3c707526b47912b5dbbc956e">  969</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_OVERRUN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_STS_OVERRUN_POS)) </span></div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#gaf375300fee504f52b0f82b1559632a9f">  971</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_OUTSYNC_POS                5 </span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#gaf21bbd348548f9936eb9610aa984a7b1">  972</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_OUTSYNC                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_STS_OUTSYNC_POS)) </span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#ga754ac0b3dbbbdfa65f7baae0e5551f5b">  974</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_FMTERR_POS                 6 </span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#gaebebc0b5f2fb67e2a0c9b0ab6224980b">  975</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_FMTERR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_STS_FMTERR_POS)) </span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#ga768605ae4a757bede9cd1d6ff062dac3">  977</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_AHBWTO_POS                 7 </span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#ga71e0894bd11ed39e56d9626e6e99474a">  978</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_AHBWTO                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_STS_AHBWTO_POS)) </span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#gacb7106f25a079afbac67bfdea57ba5cd">  980</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_FS_POS                     8 </span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#gaf240c15d64f6107758bffd08e2f85068">  981</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_FS                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_STS_FS_POS)) </span></div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#ga34f057321d4eb4a65270707f15a9ae0f">  983</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_FE_POS                     9 </span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#ga7aaaa2bb7f79c4900c600694e0b97f14">  984</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_FE                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_STS_FE_POS)) </span></div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#ga72becc91cba363f42326a0c2c0e0a2c3">  986</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_LS_POS                     10 </span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#ga448024111538d123b109bd06e61c3b74">  987</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_LS                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_STS_LS_POS)) </span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#ga3661adaee1e3296d14a8c0968c456cc1">  989</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_LE_POS                     11 </span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#ga595057d50121f7b6c6f6d29e81499f01">  990</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_LE                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_STS_LE_POS)) </span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#gac750123863971b2110bdabcc60e25f88">  992</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_FELT_POS                   16 </span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#ga38ec3841ba29c35d12de22b09b0cd3b1">  993</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_FELT                       ((uint32_t)(0x7FUL &lt;&lt; MXC_F_CSI2_VFIFO_STS_FELT_POS)) </span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#ga22ea860a16d77949abbcc9a22471c56e">  995</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_FMT_POS                    24 </span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___s_t_s.html#gaf2f678a9f3babe32c574dc438be5345a">  996</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_STS_FMT                        ((uint32_t)(0x3FUL &lt;&lt; MXC_F_CSI2_VFIFO_STS_FMT_POS)) </span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___l_i_n_e___n_u_m.html#gae48022c7b546754dc21bd34cb9d8a66c"> 1006</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_LINE_NUM_LINE_NUM_POS          0 </span></div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___l_i_n_e___n_u_m.html#ga25c6790476b91a377ecf5c11db6ec10b"> 1007</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_LINE_NUM_LINE_NUM              ((uint32_t)(0x1FFFUL &lt;&lt; MXC_F_CSI2_VFIFO_LINE_NUM_LINE_NUM_POS)) </span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___p_i_x_e_l___n_u_m.html#ga61b4cfb670186e2f09357603a4f43fcc"> 1017</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_PIXEL_NUM_PIXEL_NUM_POS        0 </span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___p_i_x_e_l___n_u_m.html#ga2ac5494e6b1a6e6ac4fe2c6a0edf8986"> 1018</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_PIXEL_NUM_PIXEL_NUM            ((uint32_t)(0x3FFFUL &lt;&lt; MXC_F_CSI2_VFIFO_PIXEL_NUM_PIXEL_NUM_POS)) </span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___l_i_n_e___c_n_t.html#ga6e594fc511e66c26adaba43492c503c6"> 1028</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_LINE_CNT_LINE_CNT_POS          0 </span></div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___l_i_n_e___c_n_t.html#gaa6d4db9a5a45c3fb8a688e26a1863f6b"> 1029</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_LINE_CNT_LINE_CNT              ((uint32_t)(0xFFFUL &lt;&lt; MXC_F_CSI2_VFIFO_LINE_CNT_LINE_CNT_POS)) </span></div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___p_i_x_e_l___c_n_t.html#ga5e0a29def94d0c3385550c900adc721c"> 1039</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_PIXEL_CNT_PIXEL_CNT_POS        0 </span></div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___p_i_x_e_l___c_n_t.html#gac507269f0cf5431ba72a8c756300117a"> 1040</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_PIXEL_CNT_PIXEL_CNT            ((uint32_t)(0x1FFFUL &lt;&lt; MXC_F_CSI2_VFIFO_PIXEL_CNT_PIXEL_CNT_POS)) </span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___f_r_a_m_e___s_t_s.html#ga2d5796e62c4f129a5a8d6ac04faab802"> 1050</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_FRAME_STS_FRAME_STATE_POS      0 </span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___f_r_a_m_e___s_t_s.html#ga8f1212d845844f6bc03e459b8c2100d7"> 1051</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_FRAME_STS_FRAME_STATE          ((uint32_t)(0x7UL &lt;&lt; MXC_F_CSI2_VFIFO_FRAME_STS_FRAME_STATE_POS)) </span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___f_r_a_m_e___s_t_s.html#ga7c8a8aa8e84be6b3191858c26b6bc0f8"> 1053</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_FRAME_STS_ERROR_CODE_POS       0 </span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___f_r_a_m_e___s_t_s.html#gabf038fb27ca357c140fadd83f991113c"> 1054</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_FRAME_STS_ERROR_CODE           ((uint32_t)(0x7UL &lt;&lt; MXC_F_CSI2_VFIFO_FRAME_STS_ERROR_CODE_POS)) </span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___c_t_r_l.html#gaa18fbe648ac939afc88af4219339ab72"> 1064</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_RAW_CTRL_RAW_CEN_POS           0 </span></div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___c_t_r_l.html#ga36b3682b2045688ab44bb51c2147f120"> 1065</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_RAW_CTRL_RAW_CEN               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_RAW_CTRL_RAW_CEN_POS)) </span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___c_t_r_l.html#gaa46788785288035a9e6afe277c442e78"> 1067</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_RAW_CTRL_RAW_FF_AFO_POS        1 </span></div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___c_t_r_l.html#gad5edd8ee1bdaafaba17ab4974b6658f6"> 1068</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_RAW_CTRL_RAW_FF_AFO            ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_RAW_CTRL_RAW_FF_AFO_POS)) </span></div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___c_t_r_l.html#gad83ef7e0741122758e2ca600bea02e04"> 1070</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_RAW_CTRL_RAW_FF_FO_POS         4 </span></div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___c_t_r_l.html#ga2887e04b9bb89e05a85b1c224c4d042c"> 1071</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_RAW_CTRL_RAW_FF_FO             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_RAW_CTRL_RAW_FF_FO_POS)) </span></div>
<div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___c_t_r_l.html#ga796abf0638d4bfc805d6ab3c94ae330a"> 1073</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_RAW_CTRL_RAW_FMT_POS           8 </span></div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___c_t_r_l.html#ga4e28b9bd1b0cb3de1fe33e8ef0edd9a7"> 1074</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_RAW_CTRL_RAW_FMT               ((uint32_t)(0x3UL &lt;&lt; MXC_F_CSI2_VFIFO_RAW_CTRL_RAW_FMT_POS)) </span></div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___c_t_r_l.html#gaeb45ea1129d6599376c50ac59b0985f3"> 1076</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_RAW_CTRL_RGB_TYP_POS           12 </span></div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___c_t_r_l.html#ga09756f5cee5d8dcc35f131a4f178077e"> 1077</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_RAW_CTRL_RGB_TYP               ((uint32_t)(0x7UL &lt;&lt; MXC_F_CSI2_VFIFO_RAW_CTRL_RGB_TYP_POS)) </span></div>
<div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___c_t_r_l.html#ga18ae41ff5821db1708846f1ed46247f8"> 1078</a></span>&#160;<span class="preprocessor"> #define MXC_V_CSI2_VFIFO_RAW_CTRL_RGB_TYP_RGB444        ((uint32_t)0x0UL) </span></div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___c_t_r_l.html#ga3d9ed2c3fc98889b9572f6925e707e88"> 1079</a></span>&#160;<span class="preprocessor"> #define MXC_S_CSI2_VFIFO_RAW_CTRL_RGB_TYP_RGB444        (MXC_V_CSI2_VFIFO_RAW_CTRL_RGB_TYP_RGB444 &lt;&lt; MXC_F_CSI2_VFIFO_RAW_CTRL_RGB_TYP_POS) </span></div>
<div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___c_t_r_l.html#ga24bc4c8a9a18630e346a4803c1faef72"> 1080</a></span>&#160;<span class="preprocessor"> #define MXC_V_CSI2_VFIFO_RAW_CTRL_RGB_TYP_RGB555        ((uint32_t)0x1UL) </span></div>
<div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___c_t_r_l.html#ga90e18b6b5de0ceeb5d6e20516be6addd"> 1081</a></span>&#160;<span class="preprocessor"> #define MXC_S_CSI2_VFIFO_RAW_CTRL_RGB_TYP_RGB555        (MXC_V_CSI2_VFIFO_RAW_CTRL_RGB_TYP_RGB555 &lt;&lt; MXC_F_CSI2_VFIFO_RAW_CTRL_RGB_TYP_POS) </span></div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___c_t_r_l.html#gad32dce96277f266cec171dba2591602e"> 1082</a></span>&#160;<span class="preprocessor"> #define MXC_V_CSI2_VFIFO_RAW_CTRL_RGB_TYP_RGB565        ((uint32_t)0x2UL) </span></div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___c_t_r_l.html#gad91cc8e9eeffcd1d7297e307d5ff4e8c"> 1083</a></span>&#160;<span class="preprocessor"> #define MXC_S_CSI2_VFIFO_RAW_CTRL_RGB_TYP_RGB565        (MXC_V_CSI2_VFIFO_RAW_CTRL_RGB_TYP_RGB565 &lt;&lt; MXC_F_CSI2_VFIFO_RAW_CTRL_RGB_TYP_POS) </span></div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___c_t_r_l.html#ga2ecf3b3be48d5780c87e514c839eed1d"> 1084</a></span>&#160;<span class="preprocessor"> #define MXC_V_CSI2_VFIFO_RAW_CTRL_RGB_TYP_RGB666        ((uint32_t)0x3UL) </span></div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___c_t_r_l.html#gac897b1f0f8a35c7924306a3cb1bd29c8"> 1085</a></span>&#160;<span class="preprocessor"> #define MXC_S_CSI2_VFIFO_RAW_CTRL_RGB_TYP_RGB666        (MXC_V_CSI2_VFIFO_RAW_CTRL_RGB_TYP_RGB666 &lt;&lt; MXC_F_CSI2_VFIFO_RAW_CTRL_RGB_TYP_POS) </span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___c_t_r_l.html#ga5d887bf28ae99c9c73a18fa5c813eaed"> 1086</a></span>&#160;<span class="preprocessor"> #define MXC_V_CSI2_VFIFO_RAW_CTRL_RGB_TYP_RGG888        ((uint32_t)0x4UL) </span></div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___c_t_r_l.html#gaddefff3b52fb943d9dbe6f23b7cd7357"> 1087</a></span>&#160;<span class="preprocessor"> #define MXC_S_CSI2_VFIFO_RAW_CTRL_RGB_TYP_RGG888        (MXC_V_CSI2_VFIFO_RAW_CTRL_RGB_TYP_RGG888 &lt;&lt; MXC_F_CSI2_VFIFO_RAW_CTRL_RGB_TYP_POS) </span></div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___b_u_f0___a_d_d_r.html#ga4944b33a9d0168beabab9ad9c553192f"> 1097</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_RAW_BUF0_ADDR_ADDR_POS         2 </span></div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___b_u_f0___a_d_d_r.html#gabf25c656f849f66be7877ea982ebff6d"> 1098</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_RAW_BUF0_ADDR_ADDR             ((uint32_t)(0x3FFFFFFFUL &lt;&lt; MXC_F_CSI2_VFIFO_RAW_BUF0_ADDR_ADDR_POS)) </span></div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___b_u_f1___a_d_d_r.html#ga7435283f0f425fc8fc809b8db4944661"> 1108</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_RAW_BUF1_ADDR_ADDR_POS         2 </span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___r_a_w___b_u_f1___a_d_d_r.html#ga5587e3cc52007d6c8e7fda27e137d6e2"> 1109</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_RAW_BUF1_ADDR_ADDR             ((uint32_t)(0x3FFFFFFFUL &lt;&lt; MXC_F_CSI2_VFIFO_RAW_BUF1_ADDR_ADDR_POS)) </span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___c_t_r_l.html#ga741d6f922c163cd3ac8f40bad4936d02"> 1119</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_AHBM_CTRL_AHBMEN_POS           0 </span></div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___c_t_r_l.html#ga18de25693b8fd7c476376ba0c1e7189d"> 1120</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_AHBM_CTRL_AHBMEN               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_AHBM_CTRL_AHBMEN_POS)) </span></div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___c_t_r_l.html#gaf275e65f8c3ee7e5ada6c9afd262e55c"> 1122</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_AHBM_CTRL_AHBMCLR_POS          1 </span></div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___c_t_r_l.html#ga71101019104103c26688223d5d4b76a2"> 1123</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_AHBM_CTRL_AHBMCLR              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_AHBM_CTRL_AHBMCLR_POS)) </span></div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___c_t_r_l.html#gaf27f9db3d71668a65f63fc3c85379ebd"> 1125</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_AHBM_CTRL_BSTLEN_POS           4 </span></div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___c_t_r_l.html#ga0de59024bf6d5a0b3943e452c0dcbe3f"> 1126</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_AHBM_CTRL_BSTLEN               ((uint32_t)(0x3UL &lt;&lt; MXC_F_CSI2_VFIFO_AHBM_CTRL_BSTLEN_POS)) </span></div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___c_t_r_l.html#gaf99071c41b872fb2c54e082f4260f9e6"> 1127</a></span>&#160;<span class="preprocessor"> #define MXC_V_CSI2_VFIFO_AHBM_CTRL_BSTLEN_VFIFO_THD     ((uint32_t)0x0UL) </span></div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___c_t_r_l.html#gac279923c26ef7af8614089ab59e0b5a7"> 1128</a></span>&#160;<span class="preprocessor"> #define MXC_S_CSI2_VFIFO_AHBM_CTRL_BSTLEN_VFIFO_THD     (MXC_V_CSI2_VFIFO_AHBM_CTRL_BSTLEN_VFIFO_THD &lt;&lt; MXC_F_CSI2_VFIFO_AHBM_CTRL_BSTLEN_POS) </span></div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___c_t_r_l.html#ga7e59e97762ff5bbb835234344605d494"> 1129</a></span>&#160;<span class="preprocessor"> #define MXC_V_CSI2_VFIFO_AHBM_CTRL_BSTLEN_ONE_WORD      ((uint32_t)0x1UL) </span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___c_t_r_l.html#gad7d4612f1116d60b5c81caab4462ae7a"> 1130</a></span>&#160;<span class="preprocessor"> #define MXC_S_CSI2_VFIFO_AHBM_CTRL_BSTLEN_ONE_WORD      (MXC_V_CSI2_VFIFO_AHBM_CTRL_BSTLEN_ONE_WORD &lt;&lt; MXC_F_CSI2_VFIFO_AHBM_CTRL_BSTLEN_POS) </span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___c_t_r_l.html#gaa41b89dbf5c2fa3b3ac18d085ad4c304"> 1131</a></span>&#160;<span class="preprocessor"> #define MXC_V_CSI2_VFIFO_AHBM_CTRL_BSTLEN_FOUR_WORDS    ((uint32_t)0x2UL) </span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___c_t_r_l.html#ga4c975b34ca2fcb5577027545b53ddfb4"> 1132</a></span>&#160;<span class="preprocessor"> #define MXC_S_CSI2_VFIFO_AHBM_CTRL_BSTLEN_FOUR_WORDS    (MXC_V_CSI2_VFIFO_AHBM_CTRL_BSTLEN_FOUR_WORDS &lt;&lt; MXC_F_CSI2_VFIFO_AHBM_CTRL_BSTLEN_POS) </span></div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___c_t_r_l.html#gadc7e144e598ffe8150cec3b356011df5"> 1133</a></span>&#160;<span class="preprocessor"> #define MXC_V_CSI2_VFIFO_AHBM_CTRL_BSTLEN_EIGHT_WORDS   ((uint32_t)0x3UL) </span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___c_t_r_l.html#ga56e3c9cb5a6641bcd8b98161dcc3bbf8"> 1134</a></span>&#160;<span class="preprocessor"> #define MXC_S_CSI2_VFIFO_AHBM_CTRL_BSTLEN_EIGHT_WORDS   (MXC_V_CSI2_VFIFO_AHBM_CTRL_BSTLEN_EIGHT_WORDS &lt;&lt; MXC_F_CSI2_VFIFO_AHBM_CTRL_BSTLEN_POS) </span></div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___s_t_s.html#gae8a9fe219b70de0b8f5f8ea621e3635e"> 1144</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_AHBM_STS_HRDY_TO_POS           0 </span></div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___s_t_s.html#ga4b64c325f15cb7dfd43ad5ea6f204e55"> 1145</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_AHBM_STS_HRDY_TO               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_AHBM_STS_HRDY_TO_POS)) </span></div>
<div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___s_t_s.html#gabb269c8b9d465026da147dc87a9e0435"> 1147</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_AHBM_STS_IDLE_TO_POS           1 </span></div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___s_t_s.html#gaa3b584c17a01b20d32622400d69a463f"> 1148</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_AHBM_STS_IDLE_TO               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_AHBM_STS_IDLE_TO_POS)) </span></div>
<div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___s_t_s.html#ga36ffa240a9518c4041eb368030dc07c9"> 1150</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_AHBM_STS_TRANS_MAX_POS         2 </span></div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___s_t_s.html#ga3e95bd5c8165fbb8ac15953be9cae649"> 1151</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_AHBM_STS_TRANS_MAX             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_VFIFO_AHBM_STS_TRANS_MAX_POS)) </span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___s_t_a_r_t___a_d_d_r.html#ga65c1411fe8e5fc1e5200fc9d1c1a8908"> 1161</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_AHBM_START_ADDR_AHBM_START_ADDR_POS 2 </span></div>
<div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___s_t_a_r_t___a_d_d_r.html#ga1efc5bcad33f5d53690c8d573386fab8"> 1162</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_AHBM_START_ADDR_AHBM_START_ADDR ((uint32_t)(0x3FFFFFFFUL &lt;&lt; MXC_F_CSI2_VFIFO_AHBM_START_ADDR_AHBM_START_ADDR_POS)) </span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___a_d_d_r___r_a_n_g_e.html#ga57deeed56ed10994c9d24e93d45180a6"> 1172</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_AHBM_ADDR_RANGE_AHBM_ADDR_RANGE_POS 2 </span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___a_d_d_r___r_a_n_g_e.html#ga1744404b26d290b98ccf0b2fe237f114"> 1173</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_AHBM_ADDR_RANGE_AHBM_ADDR_RANGE ((uint32_t)(0x3FFFUL &lt;&lt; MXC_F_CSI2_VFIFO_AHBM_ADDR_RANGE_AHBM_ADDR_RANGE_POS)) </span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___m_a_x___t_r_a_n_s.html#gaebe80edd12e59255ad9c0cf5c028b3a9"> 1183</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_AHBM_MAX_TRANS_AHBM_MAX_TRANS_POS 0 </span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___m_a_x___t_r_a_n_s.html#gaa995d07c6a38fecf441cc6e9d6d49c6e"> 1184</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_AHBM_MAX_TRANS_AHBM_MAX_TRANS  ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_CSI2_VFIFO_AHBM_MAX_TRANS_AHBM_MAX_TRANS_POS)) </span></div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___t_r_a_n_s___c_n_t.html#ga620952c27ea4224af34d31421324b51f"> 1194</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_AHBM_TRANS_CNT_AHBM_TRANS_CNT_POS 0 </span></div>
<div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___c_s_i2___v_f_i_f_o___a_h_b_m___t_r_a_n_s___c_n_t.html#gaec008ef149e7e961c29f0b1264e19dc5"> 1195</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_VFIFO_AHBM_TRANS_CNT_AHBM_TRANS_CNT  ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_CSI2_VFIFO_AHBM_TRANS_CNT_AHBM_TRANS_CNT_POS)) </span></div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga3fb048e86923bb88fa698c891ac7d084"> 1205</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_FNEMPTY_POS           0 </span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#gabe837603f20c7a6a7c60cb542b69a3ce"> 1206</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_FNEMPTY               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IE_FNEMPTY_POS)) </span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga6abf602fc6b9874c6db85e8e37ced8a2"> 1208</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_FTHD_POS              1 </span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#gab10b2b106aa7e248f99c116cf29a325b"> 1209</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_FTHD                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IE_FTHD_POS)) </span></div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#gaf5b98748b1b228f7a6203f3ae3933f6d"> 1211</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_FFULL_POS             2 </span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga307a45f962e57ca23523bd284c59180f"> 1212</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_FFULL                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IE_FFULL_POS)) </span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga4828882cdbd45d94abe9037d7819e2e9"> 1214</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_UNDERRUN_POS          3 </span></div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga0e24176a9edd47a7247df171648ca345"> 1215</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_UNDERRUN              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IE_UNDERRUN_POS)) </span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#gaebef801d3dce11fef8a2d506bd4b5ad6"> 1217</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_OVERRUN_POS           4 </span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#gaa0ef3e9244376109b54efc519cb7d8ca"> 1218</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_OVERRUN               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IE_OVERRUN_POS)) </span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga76a2727577c800f381349eb6c6c3ed2b"> 1220</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_OUTSYNC_POS           5 </span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga9346b9f870b91b01cc716f0978de5fb6"> 1221</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_OUTSYNC               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IE_OUTSYNC_POS)) </span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#gacb27a04b3a1fad3add21e343b1d7aad4"> 1223</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_FMTERR_POS            6 </span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga8b08f6fedb8c9d2cabd20ee570a41f66"> 1224</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_FMTERR                ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IE_FMTERR_POS)) </span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga49339a4ffab80efe5b2fa1ad0cfcedb5"> 1226</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_AHBWTO_POS            7 </span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga6360383118108c4690bc2b9e5a85c158"> 1227</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_AHBWTO                ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IE_AHBWTO_POS)) </span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#gaa20b6d3d4819c39890bd36ce1b8e5073"> 1229</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_FS_POS                8 </span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga37348e4a1e4ea922a57ff14a35b14aee"> 1230</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_FS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IE_FS_POS)) </span></div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga21fa9ffcfe6f888a5faae36fa68a927b"> 1232</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_FE_POS                9 </span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga9b0df99de2cbd77144fe2823635ca22d"> 1233</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_FE                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IE_FE_POS)) </span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#gacc1dcb465e653ff174c118c45507a8b2"> 1235</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_LS_POS                10 </span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga5ae99cb7f0eb7d6b7acfeccd6d14cfab"> 1236</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_LS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IE_LS_POS)) </span></div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga0fb0f44e1f0d8a3bb2ec85fff33fef69"> 1238</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_LE_POS                11 </span></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga3001a3a4ca071811ba699f65e0d5cf62"> 1239</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_LE                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IE_LE_POS)) </span></div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga64c6106d183448ac316d90dc9bfd35e8"> 1241</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_FNEMP_MD_POS          16 </span></div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga077a7f690b7d0c185240694b40817ab6"> 1242</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_FNEMP_MD              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IE_FNEMP_MD_POS)) </span></div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga19d77348c9a0fc6a4f0bdc7389fd9896"> 1244</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_FTHD_MD_POS           17 </span></div>
<div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#gafa396c996c107b5b9f7b1326ace3b5a6"> 1245</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_FTHD_MD               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IE_FTHD_MD_POS)) </span></div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga037f2d7fa75b34ffa5a90711057e3654"> 1247</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_FFUL_MD_POS           18 </span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#gafd42389d726b4d7ddade4036891d107e"> 1248</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_FFUL_MD               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IE_FFUL_MD_POS)) </span></div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga3ada5622524c38f0fdd42cd239a2ef71"> 1250</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_AHBM_RDTO_POS         24 </span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#gaa899cf27e81b28e3ee4b960f89307b0e"> 1251</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_AHBM_RDTO             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IE_AHBM_RDTO_POS)) </span></div>
<div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga4c126a098fb12b943d439de944be80c6"> 1253</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_AHBM_IDTO_POS         25 </span></div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga9a7bfd49e42b5820c6515ca4e2b97b65"> 1254</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_AHBM_IDTO             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IE_AHBM_IDTO_POS)) </span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#ga31316469f4880788c65fd8967cab1355"> 1256</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_AHBM_MAX_POS          26 </span></div>
<div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_e.html#gab37f17a31475a0aac48fba7a6e524ee1"> 1257</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IE_AHBM_MAX              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IE_AHBM_MAX_POS)) </span></div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#gafed4c68cbbc050c367636790152a23eb"> 1267</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_FNEMPTY_POS           0 </span></div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#ga1b1dd2dc00498bc616752fd323820b7f"> 1268</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_FNEMPTY               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IF_FNEMPTY_POS)) </span></div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#gae232ad517cfd396d909d8dca7a387218"> 1270</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_FTHD_POS              1 </span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#ga88f6d57b1c260d89b8458ec828ee9e24"> 1271</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_FTHD                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IF_FTHD_POS)) </span></div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#ga2a9dfe3298ef5ab12eb554df79d4c59c"> 1273</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_FFULL_POS             2 </span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#ga05bab2ad1e3d11b9f356e12325068dd8"> 1274</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_FFULL                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IF_FFULL_POS)) </span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#ga1e0c7d186fc0f4712f0adb68145d793f"> 1276</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_UNDERRUN_POS          3 </span></div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#gae25e6afff69dcf3c85c403e52aa068bd"> 1277</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_UNDERRUN              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IF_UNDERRUN_POS)) </span></div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#gab1f716c1d362b808e3a847e6a5472e9c"> 1279</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_OVERRUN_POS           4 </span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#gae9620a603d86e37ded7db493db38e2b9"> 1280</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_OVERRUN               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IF_OVERRUN_POS)) </span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#ga4889d65c427eaf28f6e8f3b63f0fc5d6"> 1282</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_OUTSYNC_POS           5 </span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#ga097d22465a0908a7fd1c39469143d0eb"> 1283</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_OUTSYNC               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IF_OUTSYNC_POS)) </span></div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#ga70b37f013337485ffd5eb5bbf37bdc9c"> 1285</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_FMTERR_POS            6 </span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#ga474a43563b0a91ff7c7b69107badfcd2"> 1286</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_FMTERR                ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IF_FMTERR_POS)) </span></div>
<div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#gaea5a57e33792c99807435cb1b398043f"> 1288</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_AHBWTO_POS            7 </span></div>
<div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#ga63d0a03ed066d99e2fa51a2e0d7c6cbd"> 1289</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_AHBWTO                ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IF_AHBWTO_POS)) </span></div>
<div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#ga9fd01b5bf932b32c3a72507e28c1fa8a"> 1291</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_FS_POS                8 </span></div>
<div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#ga730cf3d0d38600e5550d516c37c21cce"> 1292</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_FS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IF_FS_POS)) </span></div>
<div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#gac0c36c04dc8c41e84f7181f46f27ed07"> 1294</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_FE_POS                9 </span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#gafcd00635b4aebd4f6bd01d1170fa142e"> 1295</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_FE                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IF_FE_POS)) </span></div>
<div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#ga175d61eb75e7094dd7f08b611edd5657"> 1297</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_LS_POS                10 </span></div>
<div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#ga73988c54fe86d8194f52b897c6a3056a"> 1298</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_LS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IF_LS_POS)) </span></div>
<div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#ga6adab166a5807e86e0a3e30cf4fcbb2d"> 1300</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_LE_POS                11 </span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#gac55a8922e11941f41f06a7a754e786a9"> 1301</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_LE                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IF_LE_POS)) </span></div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#gae1758af4e5a4c92752c2547952f65147"> 1303</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_RAW_OVR_POS           12 </span></div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#gae4519e4aaec16a078b7771ed89346ba0"> 1304</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_RAW_OVR               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IF_RAW_OVR_POS)) </span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#ga1386ea6f2af084039395547ae92bd6d3"> 1306</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_RAW_AHBERR_POS        13 </span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#ga69c7026229fdb76d17f3793f486c411f"> 1307</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_RAW_AHBERR            ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IF_RAW_AHBERR_POS)) </span></div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#gaf48c77002956569972119954d3a79b1b"> 1309</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_AHBM_RDTO_POS         24 </span></div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#ga3332f7cee97b39d3d5c1225efcc0eb9c"> 1310</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_AHBM_RDTO             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IF_AHBM_RDTO_POS)) </span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#gac22eaef10db105eb4b1a3d24a461b2ec"> 1312</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_AHBM_IDTO_POS         25 </span></div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#gae2903cd8d1501d16ba69fc3a745b5bad"> 1313</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_AHBM_IDTO             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IF_AHBM_IDTO_POS)) </span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#ga4ff114cd0b713b4dc500ae880960f551"> 1315</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_AHBM_MAX_POS          26 </span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___v_f_f___i_f.html#gaace1c5bde206547ca0454fa69e1cc337"> 1316</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_VFF_IF_AHBM_MAX              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_VFF_IF_AHBM_MAX_POS)) </span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#ga5817d3ed2be4f877f4864df8e06af4db"> 1326</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL0STOP_POS           0 </span></div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#gaceef1ba38ab30872c62d4bdd0e61de33"> 1327</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL0STOP               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IE_DL0STOP_POS)) </span></div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#gac20743d632def15a42a0ebf21f016b7d"> 1329</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL1STOP_POS           1 </span></div>
<div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#gab4bf5a82a9c2c59f46869e6c581c2c6e"> 1330</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL1STOP               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IE_DL1STOP_POS)) </span></div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#gade1c270271ffcd065cbb6d72e476831d"> 1332</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_CL0STOP_POS           4 </span></div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#ga80921b47e9fc5fbe52e6b3412cc9e8d0"> 1333</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_CL0STOP               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IE_CL0STOP_POS)) </span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#gac98838fa132e72130f3322fad0da4add"> 1335</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL0ECONT0_POS         6 </span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#gaef15319d15d075af82d28cb23e027177"> 1336</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL0ECONT0             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IE_DL0ECONT0_POS)) </span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#gaaf1e2b3fcec14aaee26eb43608d974f8"> 1338</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL0ECONT1_POS         7 </span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#gac140407e736e01d339a2aa27ba8d01d2"> 1339</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL0ECONT1             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IE_DL0ECONT1_POS)) </span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#ga0280a3bd9d6df2a3d3517ef752160969"> 1341</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL0ESOT_POS           8 </span></div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#ga880cbbf7ffc11ae03caac5886befdcc5"> 1342</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL0ESOT               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IE_DL0ESOT_POS)) </span></div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#ga9d53f7e92078a24de972e0f907196a84"> 1344</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL1ESOT_POS           9 </span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#ga984538cb797cd92a7f04bee57b7af410"> 1345</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL1ESOT               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IE_DL1ESOT_POS)) </span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#gad57f385ee0bb1292360252ef40118c7f"> 1347</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL0ESOTS_POS          12 </span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#ga75b53072469f445e01468b633d2cae2b"> 1348</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL0ESOTS              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IE_DL0ESOTS_POS)) </span></div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#ga29e7bc88584a9af3a862ecee3e11e380"> 1350</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL1ESOTS_POS          13 </span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#gae03358f0ee1e07de25dc6e6b3f799191"> 1351</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL1ESOTS              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IE_DL1ESOTS_POS)) </span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#ga95e1e2242d3794e93cdccc5317ea3abd"> 1353</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL0EESC_POS           16 </span></div>
<div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#ga7f69c9625ff93a916159bf315dcca1d9"> 1354</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL0EESC               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IE_DL0EESC_POS)) </span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#ga7dbf4f3b5897ad9128d466921c5da986"> 1356</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL1EESC_POS           17 </span></div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#gab60b2fe126c183276b76c5afc42d8ce9"> 1357</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL1EESC               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IE_DL1EESC_POS)) </span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#ga98b27faaf51b68b31a698ca74b16ec02"> 1359</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL0ESESC_POS          20 </span></div>
<div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#gab3ba5485ada3c0481240120ef165d4b6"> 1360</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL0ESESC              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IE_DL0ESESC_POS)) </span></div>
<div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#ga66bfaa1e10ef1abd55c3713e9a046d3e"> 1362</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL1ESESC_POS          21 </span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#ga1ebe0dbb56a485c12821177404f37a98"> 1363</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL1ESESC              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IE_DL1ESESC_POS)) </span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#gad72ea54a5b3ba857e5dcb8f939366be8"> 1365</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL0ECTL_POS           24 </span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#ga551e28ee9aa02011beccb510ba964511"> 1366</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL0ECTL               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IE_DL0ECTL_POS)) </span></div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#gade104a50b383fee3c64725001e3222c7"> 1368</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL1ECTL_POS           25 </span></div>
<div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_e.html#ga5ca0ab9eb3762258cdddb2a9c289080c"> 1369</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IE_DL1ECTL               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IE_DL1ECTL_POS)) </span></div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#ga352352ac44380d3016ba0c6f329dcf07"> 1379</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL0STOP_POS           0 </span></div>
<div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#ga5c2912cbed80e53302d098618ef6269f"> 1380</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL0STOP               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IF_DL0STOP_POS)) </span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#ga33321e3a221a04131bf57de4b4a5278c"> 1382</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL1STOP_POS           1 </span></div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#ga3b7788361bfd2c8a3f0d7a856c22fccb"> 1383</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL1STOP               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IF_DL1STOP_POS)) </span></div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#gaadf3c7acdce477d6c3755bbf810ddbff"> 1385</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_CL0STOP_POS           4 </span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#ga5c0db0a32d21b3a1c69c0b407edd9b4b"> 1386</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_CL0STOP               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IF_CL0STOP_POS)) </span></div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#gaa52a42c52f9d640c5792d5f64bd6bcd2"> 1388</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL0ECONT0_POS         6 </span></div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#ga93cc2bbef3e0a3583a85e0177bb5f15f"> 1389</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL0ECONT0             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IF_DL0ECONT0_POS)) </span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#gaf92407fe0e5a085f4c4b0ddc87c5b098"> 1391</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL0ECONT1_POS         7 </span></div>
<div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#gaba7e0ddb231a4f7d1167c779c8f983e4"> 1392</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL0ECONT1             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IF_DL0ECONT1_POS)) </span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#ga8e4e03e824eef61a312430615e359dc0"> 1394</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL0ESOT_POS           8 </span></div>
<div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#gaa0f7bd284bbccdbca55f6cd6b9862626"> 1395</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL0ESOT               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IF_DL0ESOT_POS)) </span></div>
<div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#gadebd2bd5b2bc7315804fe6fa1c5e75a5"> 1397</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL1ESOT_POS           9 </span></div>
<div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#gab1b0c415e0a9636c57eda7c9e00c0487"> 1398</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL1ESOT               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IF_DL1ESOT_POS)) </span></div>
<div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#ga2688593c9daec8528f3c37396a546177"> 1400</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL0ESOTS_POS          12 </span></div>
<div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#gab29ae8139ab7d6415e4348828ac3d7b2"> 1401</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL0ESOTS              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IF_DL0ESOTS_POS)) </span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#ga5aa0acbd2eccb56739ddd37a8bb3a0ef"> 1403</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL1ESOTS_POS          13 </span></div>
<div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#ga1e15a51e5daaa5433ea71bed671e56ed"> 1404</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL1ESOTS              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IF_DL1ESOTS_POS)) </span></div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#ga3232c0412f305b535b667f7f8ef2f40d"> 1406</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL0EESC_POS           16 </span></div>
<div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#gae889df5296d636a278a24e2478b3c292"> 1407</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL0EESC               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IF_DL0EESC_POS)) </span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#ga30403702ac5a1d4248118794a7a1b964"> 1409</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL1EESC_POS           17 </span></div>
<div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#ga8351ff845504f10b6739b1c9dccd7637"> 1410</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL1EESC               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IF_DL1EESC_POS)) </span></div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#ga0d7b77cde5a67920c3551333f36da38e"> 1412</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL0ESESC_POS          20 </span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#ga846fa32f128342ad9800193702e1d0d6"> 1413</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL0ESESC              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IF_DL0ESESC_POS)) </span></div>
<div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#ga986ff5ec289c21ab71468394010f6501"> 1415</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL1ESESC_POS          21 </span></div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#gadf8a5f7e252f9620454bc80ffad27edc"> 1416</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL1ESESC              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IF_DL1ESESC_POS)) </span></div>
<div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#ga6614ff45162f3422f7291d62476131be"> 1418</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL0ECTL_POS           24 </span></div>
<div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#gaf115cf70e6d8142e8fed5ab637d057b1"> 1419</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL0ECTL               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IF_DL0ECTL_POS)) </span></div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#ga9d0f7fc81448beaf7dc4460439c953d4"> 1421</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL1ECTL_POS           25 </span></div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___p_p_i___i_f.html#ga1cbac2ac253517b7d1972bf30ee70a5e"> 1422</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_PPI_IF_DL1ECTL               ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_PPI_IF_DL1ECTL_POS)) </span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#ga6000abc16d88a4496e729616bc4da9fd"> 1432</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_EECC2_POS            0 </span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#ga611b23741230dc0a7b611fe8b7869e8f"> 1433</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_EECC2                ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IE_EECC2_POS)) </span></div>
<div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#gaf56e0b92101faabe0a162830ea0a475f"> 1435</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_EECC1_POS            1 </span></div>
<div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#ga4b795ef7f6a67dab4b69a5b9d5f901c0"> 1436</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_EECC1                ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IE_EECC1_POS)) </span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#ga73020ea15ae84fa06d3bbcd50da13766"> 1438</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_ECRC_POS             2 </span></div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#ga70640c018cc8cf31ab937e60f2841397"> 1439</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_ECRC                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IE_ECRC_POS)) </span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#gab0be61c070c3a73354b001c2def6e112"> 1441</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_EID_POS              3 </span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#ga65b48cb8a242c3a51cd5cd600d559420"> 1442</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_EID                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IE_EID_POS)) </span></div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#ga74c45939d807efb1ea5c519233afe38f"> 1444</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_PKTFFOV_POS          4 </span></div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#ga00dbc1e1681ee382b17ce6a81d9f8b59"> 1445</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_PKTFFOV              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IE_PKTFFOV_POS)) </span></div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#gae87ab25a84c78cf2d998fd181ee12564"> 1447</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_DL0ULPSA_POS         8 </span></div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#gac185d8a3728af05610f3efae1e3c28fd"> 1448</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_DL0ULPSA             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IE_DL0ULPSA_POS)) </span></div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#ga536a079b2a5b89dc939e8ef9577af878"> 1450</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_DL1ULPSA_POS         9 </span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#ga8978b5728684f6b9b42020ac5e7e887e"> 1451</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_DL1ULPSA             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IE_DL1ULPSA_POS)) </span></div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#ga6f5cf186a4a3794fb72feee056e4ca60"> 1453</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_DL0ULPSM_POS         12 </span></div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#ga1ad6feec01bb9a35b9825aad616e4bd6"> 1454</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_DL0ULPSM             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IE_DL0ULPSM_POS)) </span></div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#ga2e9d4c0ba0b2cfde86bebfa542eceb36"> 1456</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_DL1ULPSM_POS         13 </span></div>
<div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#ga2512b0a3912711331c46ce36c3af65b4"> 1457</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_DL1ULPSM             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IE_DL1ULPSM_POS)) </span></div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#ga8a80e0bc9e790cd975d44b76bb588b5e"> 1459</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_CL0ULPSA_POS         16 </span></div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#gaeba74a826a670dbab7b6385a168bffc4"> 1460</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_CL0ULPSA             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IE_CL0ULPSA_POS)) </span></div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#gae4f80c13270844c866adbed8a0f3b373"> 1462</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_CL0ULPSM_POS         17 </span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_e.html#ga614f4e5aa3ea5fc40c0db3af28a9dfe1"> 1463</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IE_CL0ULPSM             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IE_CL0ULPSM_POS)) </span></div>
<div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#ga094297d0ca4a0aea26e7fe86b2887fde"> 1473</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_EECC2_POS            0 </span></div>
<div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#ga26bf7d3cbf68aa264cba2b8d556be7d4"> 1474</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_EECC2                ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IF_EECC2_POS)) </span></div>
<div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#ga7da6bb9d0ee51cb449280cbd24b6d9c0"> 1476</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_EECC1_POS            1 </span></div>
<div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#ga8fee5e280b8ae64a353a45dae7e98b24"> 1477</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_EECC1                ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IF_EECC1_POS)) </span></div>
<div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#gab8ad08a28e217ed5c59dfa4841355027"> 1479</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_ECRC_POS             2 </span></div>
<div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#ga2da2f49598cc884da12705491a58be7f"> 1480</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_ECRC                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IF_ECRC_POS)) </span></div>
<div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#gaf02650f5a6952e8cf3f0cc78caca0565"> 1482</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_EID_POS              3 </span></div>
<div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#gabdaf8572c60a27257ce47d61d4bb317f"> 1483</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_EID                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IF_EID_POS)) </span></div>
<div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#ga2e6af69ec25947a1732c8a0a81d1783a"> 1485</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_PKTFFOV_POS          4 </span></div>
<div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#gaa8bbec74736ef8eb8135e26843b84b7b"> 1486</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_PKTFFOV              ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IF_PKTFFOV_POS)) </span></div>
<div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#gab40c0cef2d6cb36722148ca59781dae9"> 1488</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_DL0ULPSA_POS         8 </span></div>
<div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#ga061af851ed1c8283bfdfa08e04931a6c"> 1489</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_DL0ULPSA             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IF_DL0ULPSA_POS)) </span></div>
<div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#gad497e6bf609aa43f3961ba391f2d8a8a"> 1491</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_DL1ULPSA_POS         9 </span></div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#ga6f0f9d0a85afa2c0bf0ecb94b9f629e5"> 1492</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_DL1ULPSA             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IF_DL1ULPSA_POS)) </span></div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#ga974b54af2dca70a48a15936be6164e35"> 1494</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_DL0ULPSM_POS         12 </span></div>
<div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#gac21f9c679b33fcb1cf8d6557735129c1"> 1495</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_DL0ULPSM             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IF_DL0ULPSM_POS)) </span></div>
<div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#ga8a15a160e2d8943266cad9f35f26fbc0"> 1497</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_DL1ULPSM_POS         13 </span></div>
<div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#ga8e49c0a83b7213bc52b1458fd8c65fab"> 1498</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_DL1ULPSM             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IF_DL1ULPSM_POS)) </span></div>
<div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#ga31409710714cc644616859abfdcf1768"> 1500</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_CL0ULPSA_POS         16 </span></div>
<div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#ga3a0f158ddc599ae21a18b05767947ce9"> 1501</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_CL0ULPSA             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IF_CL0ULPSA_POS)) </span></div>
<div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#gad77a81e86d99b1e225b50bd06f1595a3"> 1503</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_CL0ULPSM_POS         17 </span></div>
<div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group___c_s_i2___r_x___e_i_n_t___c_t_r_l___i_f.html#ga854b971e4699f1b2a77e5b14d2c8232e"> 1504</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_RX_EINT_CTRL_IF_CL0ULPSM             ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_RX_EINT_CTRL_IF_CL0ULPSM_POS)) </span></div>
<div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___c_s_i2___p_p_i___s_t_o_p_s_t_a_t_e.html#gafcf9d906bac7b04cf98d6270902488b3"> 1514</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_PPI_STOPSTATE_DL0STOP_POS            0 </span></div>
<div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___c_s_i2___p_p_i___s_t_o_p_s_t_a_t_e.html#ga1014e6d035469d603368cc8ad7febeb6"> 1515</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_PPI_STOPSTATE_DL0STOP                ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_PPI_STOPSTATE_DL0STOP_POS)) </span></div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group___c_s_i2___p_p_i___s_t_o_p_s_t_a_t_e.html#gab6b099d6f8c517958d3570c54a7dda91"> 1517</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_PPI_STOPSTATE_DL1STOP_POS            1 </span></div>
<div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___c_s_i2___p_p_i___s_t_o_p_s_t_a_t_e.html#ga575f71c98485ad4a15ba5829b41afef4"> 1518</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_PPI_STOPSTATE_DL1STOP                ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_PPI_STOPSTATE_DL1STOP_POS)) </span></div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___c_s_i2___p_p_i___s_t_o_p_s_t_a_t_e.html#ga2e2fdbc2a41351eb6396ea8bbaca688d"> 1520</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_PPI_STOPSTATE_CL0STOP_POS            2 </span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___c_s_i2___p_p_i___s_t_o_p_s_t_a_t_e.html#gaea951705ed9602c92d34e87783d4db9b"> 1521</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_PPI_STOPSTATE_CL0STOP                ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_PPI_STOPSTATE_CL0STOP_POS)) </span></div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___c_s_i2___p_p_i___t_u_r_n_a_r_o_u_n_d___c_f_g.html#ga416833ad70854daaf0dd4860b96e5965"> 1531</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_PPI_TURNAROUND_CFG_DL0TAREQ_POS      0 </span></div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___c_s_i2___p_p_i___t_u_r_n_a_r_o_u_n_d___c_f_g.html#ga2815a3df34d51f33b9b749d10d14f9d5"> 1532</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_PPI_TURNAROUND_CFG_DL0TAREQ          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_PPI_TURNAROUND_CFG_DL0TAREQ_POS)) </span></div>
<div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___c_s_i2___p_p_i___t_u_r_n_a_r_o_u_n_d___c_f_g.html#ga1870e3f85c28b74d6929187a09d09477"> 1534</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_PPI_TURNAROUND_CFG_DL0TADIS_POS      1 </span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___c_s_i2___p_p_i___t_u_r_n_a_r_o_u_n_d___c_f_g.html#gab6536fa21e13976065f63c89af986633"> 1535</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_PPI_TURNAROUND_CFG_DL0TADIS          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_PPI_TURNAROUND_CFG_DL0TADIS_POS)) </span></div>
<div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___c_s_i2___p_p_i___t_u_r_n_a_r_o_u_n_d___c_f_g.html#ga67a653efa3bf2ff57856eab7731a6f1d"> 1537</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_PPI_TURNAROUND_CFG_DL0FRCRX_POS      2 </span></div>
<div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___c_s_i2___p_p_i___t_u_r_n_a_r_o_u_n_d___c_f_g.html#ga3e3a5499f0858a885c1885176a072ce9"> 1538</a></span>&#160;<span class="preprocessor"> #define MXC_F_CSI2_PPI_TURNAROUND_CFG_DL0FRCRX          ((uint32_t)(0x1UL &lt;&lt; MXC_F_CSI2_PPI_TURNAROUND_CFG_DL0FRCRX_POS)) </span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;}</div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160; </div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _CSI2_REGS_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="agroup__csi2__registers_html_a00b0243431d188ce97ac0b9f09c9d058"><div class="ttname"><a href="group__csi2__registers.html#a00b0243431d188ce97ac0b9f09c9d058">mxc_csi2_regs_t::aon_power_ready_n</a></div><div class="ttdeci">__IO uint32_t aon_power_ready_n</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:168</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a024e72412d537b43b23240d9e301c569"><div class="ttname"><a href="group__csi2__registers.html#a024e72412d537b43b23240d9e301c569">mxc_csi2_regs_t::gpio_dn_c</a></div><div class="ttdeci">__IO uint32_t gpio_dn_c</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:152</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a030348811e43b7a8b10894a3c4dff480"><div class="ttname"><a href="group__csi2__registers.html#a030348811e43b7a8b10894a3c4dff480">mxc_csi2_regs_t::mpsov3</a></div><div class="ttdeci">__IO uint32_t mpsov3</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:156</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a0623f05f3beac2a97e2e17654cafc89f"><div class="ttname"><a href="group__csi2__registers.html#a0623f05f3beac2a97e2e17654cafc89f">mxc_csi2_regs_t::cfg_ppi_16_en</a></div><div class="ttdeci">__IO uint32_t cfg_ppi_16_en</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:107</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a0c5eb9e424dc860e25c0b2f28c2a3e42"><div class="ttname"><a href="group__csi2__registers.html#a0c5eb9e424dc860e25c0b2f28c2a3e42">mxc_csi2_regs_t::gpio_mode</a></div><div class="ttdeci">__IO uint32_t gpio_mode</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:148</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a0d0e060cc0509aa39c13759e772a2f4d"><div class="ttname"><a href="group__csi2__registers.html#a0d0e060cc0509aa39c13759e772a2f4d">mxc_csi2_regs_t::xcfgi_dw02</a></div><div class="ttdeci">__IO uint32_t xcfgi_dw02</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:136</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a0ff3af264eaa7410a739e0012a9b23d5"><div class="ttname"><a href="group__csi2__registers.html#a0ff3af264eaa7410a739e0012a9b23d5">mxc_csi2_regs_t::cfg_num_lanes</a></div><div class="ttdeci">__IO uint32_t cfg_num_lanes</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:89</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a10b5b69f9a4aa873a1467922740b49fb"><div class="ttname"><a href="group__csi2__registers.html#a10b5b69f9a4aa873a1467922740b49fb">mxc_csi2_regs_t::ppi_errsotsync_hs</a></div><div class="ttdeci">__IO uint32_t ppi_errsotsync_hs</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:102</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a1124778ad79c0c6d3779653771fff0e5"><div class="ttname"><a href="group__csi2__registers.html#a1124778ad79c0c6d3779653771fff0e5">mxc_csi2_regs_t::rx_eint_ppi_if</a></div><div class="ttdeci">__IO uint32_t rx_eint_ppi_if</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:194</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a1317f0b7ef0757b68d58ae494db73a4f"><div class="ttname"><a href="group__csi2__registers.html#a1317f0b7ef0757b68d58ae494db73a4f">mxc_csi2_regs_t::vfifo_ahbm_trans_cnt</a></div><div class="ttdeci">__IO uint32_t vfifo_ahbm_trans_cnt</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:189</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a166f0dd05cb02c6c65abc21deda50c53"><div class="ttname"><a href="group__csi2__registers.html#a166f0dd05cb02c6c65abc21deda50c53">mxc_csi2_regs_t::vfifo_ahbm_start_addr</a></div><div class="ttdeci">__IO uint32_t vfifo_ahbm_start_addr</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:186</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a1a7bdfd1bdb64845fdbd971a3d14823f"><div class="ttname"><a href="group__csi2__registers.html#a1a7bdfd1bdb64845fdbd971a3d14823f">mxc_csi2_regs_t::rxbyteclkhs_inv</a></div><div class="ttdeci">__IO uint32_t rxbyteclkhs_inv</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:170</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a1e3dbe0bb7a7c0917ce69bf05db7c9c8"><div class="ttname"><a href="group__csi2__registers.html#a1e3dbe0bb7a7c0917ce69bf05db7c9c8">mxc_csi2_regs_t::ppi_stopstate</a></div><div class="ttdeci">__IO uint32_t ppi_stopstate</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:198</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a20b3a714b0d9c708f14c27609ae1ce5b"><div class="ttname"><a href="group__csi2__registers.html#a20b3a714b0d9c708f14c27609ae1ce5b">mxc_csi2_regs_t::cfg_vid_hsync_fp</a></div><div class="ttdeci">__IO uint32_t cfg_vid_hsync_fp</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:118</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a248f8edf652086c73cb1a183864ee2c4"><div class="ttname"><a href="group__csi2__registers.html#a248f8edf652086c73cb1a183864ee2c4">mxc_csi2_regs_t::ulps_status</a></div><div class="ttdeci">__IO uint32_t ulps_status</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:98</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a255b80a83cd1a5ec0e60fc9af669abba"><div class="ttname"><a href="group__csi2__registers.html#a255b80a83cd1a5ec0e60fc9af669abba">mxc_csi2_regs_t::gpio_dp_ie</a></div><div class="ttdeci">__IO uint32_t gpio_dp_ie</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:149</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a2600c0a5919f3ec1afb8048207c8b5ab"><div class="ttname"><a href="group__csi2__registers.html#a2600c0a5919f3ec1afb8048207c8b5ab">mxc_csi2_regs_t::ppi_errcontrol</a></div><div class="ttdeci">__IO uint32_t ppi_errcontrol</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:105</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a26b6216d75a061680a30aa024f348770"><div class="ttname"><a href="group__csi2__registers.html#a26b6216d75a061680a30aa024f348770">mxc_csi2_regs_t::vfifo_ctrl</a></div><div class="ttdeci">__IO uint32_t vfifo_ctrl</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:174</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a26efca675e373ba0032a0e6575afc6b0"><div class="ttname"><a href="group__csi2__registers.html#a26efca675e373ba0032a0e6575afc6b0">mxc_csi2_regs_t::ppi_errsyncesc</a></div><div class="ttdeci">__IO uint32_t ppi_errsyncesc</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:104</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a28ba5a5a63c9790b2695a42d53ab8094"><div class="ttname"><a href="group__csi2__registers.html#a28ba5a5a63c9790b2695a42d53ab8094">mxc_csi2_regs_t::vfifo_pixel_cnt</a></div><div class="ttdeci">__IO uint32_t vfifo_pixel_cnt</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:179</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a29c28c58193c70556a9a9af6fcaef352"><div class="ttname"><a href="group__csi2__registers.html#a29c28c58193c70556a9a9af6fcaef352">mxc_csi2_regs_t::rx_eint_ctrl_if</a></div><div class="ttdeci">__IO uint32_t rx_eint_ctrl_if</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:196</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a2a57fd74e2d1e0145d2f35e0282b993d"><div class="ttname"><a href="group__csi2__registers.html#a2a57fd74e2d1e0145d2f35e0282b993d">mxc_csi2_regs_t::xcfgi_dw07</a></div><div class="ttdeci">__IO uint32_t xcfgi_dw07</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:141</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a2b23b496b4013ecde85efd2c8ae31696"><div class="ttname"><a href="group__csi2__registers.html#a2b23b496b4013ecde85efd2c8ae31696">mxc_csi2_regs_t::rg_cdrx_bisths_pll_fbk_int</a></div><div class="ttdeci">__IO uint32_t rg_cdrx_bisths_pll_fbk_int</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:163</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a2b49ddfa3062037edc566c37e7967e38"><div class="ttname"><a href="group__csi2__registers.html#a2b49ddfa3062037edc566c37e7967e38">mxc_csi2_regs_t::cfg_cphy_en</a></div><div class="ttdeci">__IO uint32_t cfg_cphy_en</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:106</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a2d67d43c2678bab3673377816b11c367"><div class="ttname"><a href="group__csi2__registers.html#a2d67d43c2678bab3673377816b11c367">mxc_csi2_regs_t::vfifo_raw_buf1_addr</a></div><div class="ttdeci">__IO uint32_t vfifo_raw_buf1_addr</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:183</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a32bda681ef456466a4a5d6933e058df2"><div class="ttname"><a href="group__csi2__registers.html#a32bda681ef456466a4a5d6933e058df2">mxc_csi2_regs_t::rg_cdrx_dsirx_en</a></div><div class="ttdeci">__IO uint32_t rg_cdrx_dsirx_en</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:158</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a35209407030eca2d7dfec8982ffafe43"><div class="ttname"><a href="group__csi2__registers.html#a35209407030eca2d7dfec8982ffafe43">mxc_csi2_regs_t::dbg2_mux_sel</a></div><div class="ttdeci">__IO uint32_t dbg2_mux_sel</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:165</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a39bcddf3698d27e7ec551bdf021a8b51"><div class="ttname"><a href="group__csi2__registers.html#a39bcddf3698d27e7ec551bdf021a8b51">mxc_csi2_regs_t::rx_eint_vff_if</a></div><div class="ttdeci">__IO uint32_t rx_eint_vff_if</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:192</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a3b5de531be11d476fa70a1496f5c496b"><div class="ttname"><a href="group__csi2__registers.html#a3b5de531be11d476fa70a1496f5c496b">mxc_csi2_regs_t::gpio_dn_ie</a></div><div class="ttdeci">__IO uint32_t gpio_dn_ie</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:150</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a3ff67880d1d278c398e4fe6d041d9c67"><div class="ttname"><a href="group__csi2__registers.html#a3ff67880d1d278c398e4fe6d041d9c67">mxc_csi2_regs_t::xcfgi_dw0b</a></div><div class="ttdeci">__IO uint32_t xcfgi_dw0b</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:145</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a405a94aa736398863a9a371bedeff55b"><div class="ttname"><a href="group__csi2__registers.html#a405a94aa736398863a9a371bedeff55b">mxc_csi2_regs_t::cfg_vcx_en</a></div><div class="ttdeci">__IO uint32_t cfg_vcx_en</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:109</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a406c39d40ca8ff54c2972af2fa324cbb"><div class="ttname"><a href="group__csi2__registers.html#a406c39d40ca8ff54c2972af2fa324cbb">mxc_csi2_regs_t::vfifo_sts</a></div><div class="ttdeci">__IO uint32_t vfifo_sts</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:175</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a41b424dd43e904cc949a6b4d923c132c"><div class="ttname"><a href="group__csi2__registers.html#a41b424dd43e904cc949a6b4d923c132c">mxc_csi2_regs_t::cfg_d2_swap_sel</a></div><div class="ttdeci">__IO uint32_t cfg_d2_swap_sel</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:125</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a44e67642ea84fa69c32edcd027aa2eb9"><div class="ttname"><a href="group__csi2__registers.html#a44e67642ea84fa69c32edcd027aa2eb9">mxc_csi2_regs_t::cfg_disable_payload_0</a></div><div class="ttdeci">__IO uint32_t cfg_disable_payload_0</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:111</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a49a30001ea4f757e16dfebe490d45775"><div class="ttname"><a href="group__csi2__registers.html#a49a30001ea4f757e16dfebe490d45775">mxc_csi2_regs_t::pma_rdy</a></div><div class="ttdeci">__IO uint32_t pma_rdy</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:133</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a4b2417924066390bfc27fa8961f11a33"><div class="ttname"><a href="group__csi2__registers.html#a4b2417924066390bfc27fa8961f11a33">mxc_csi2_regs_t::cfg_vid_vc</a></div><div class="ttdeci">__IO uint32_t cfg_vid_vc</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:115</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a51b972c49c02b097b2d75e010dda5cb8"><div class="ttname"><a href="group__csi2__registers.html#a51b972c49c02b097b2d75e010dda5cb8">mxc_csi2_regs_t::cfg_vid_ignore_vc</a></div><div class="ttdeci">__IO uint32_t cfg_vid_ignore_vc</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:114</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a56a41c988a0acfa051e1dea9483c5150"><div class="ttname"><a href="group__csi2__registers.html#a56a41c988a0acfa051e1dea9483c5150">mxc_csi2_regs_t::vfifo_ahbm_sts</a></div><div class="ttdeci">__IO uint32_t vfifo_ahbm_sts</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:185</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a57a601e7730734b6c9c58004d2c7ef63"><div class="ttname"><a href="group__csi2__registers.html#a57a601e7730734b6c9c58004d2c7ef63">mxc_csi2_regs_t::xcfgi_dw08</a></div><div class="ttdeci">__IO uint32_t xcfgi_dw08</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:142</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a57c4678decae3fd2e505c2be9a57064d"><div class="ttname"><a href="group__csi2__registers.html#a57c4678decae3fd2e505c2be9a57064d">mxc_csi2_regs_t::xcfgi_dw00</a></div><div class="ttdeci">__IO uint32_t xcfgi_dw00</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:134</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a5be3709c1b25071cb323d012a1833e4b"><div class="ttname"><a href="group__csi2__registers.html#a5be3709c1b25071cb323d012a1833e4b">mxc_csi2_regs_t::cfg_databus16_sel</a></div><div class="ttdeci">__IO uint32_t cfg_databus16_sel</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:122</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a5c871f1454e54cc034d5a1ac281da338"><div class="ttname"><a href="group__csi2__registers.html#a5c871f1454e54cc034d5a1ac281da338">mxc_csi2_regs_t::xcfgi_dw03</a></div><div class="ttdeci">__IO uint32_t xcfgi_dw03</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:137</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a5e65409d089e647450950b532c63734c"><div class="ttname"><a href="group__csi2__registers.html#a5e65409d089e647450950b532c63734c">mxc_csi2_regs_t::rg_cdrx_bisths_pll_en</a></div><div class="ttdeci">__IO uint32_t rg_cdrx_bisths_pll_en</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:161</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a61a9f7b55a34bd1e29e65cb017491c5b"><div class="ttname"><a href="group__csi2__registers.html#a61a9f7b55a34bd1e29e65cb017491c5b">mxc_csi2_regs_t::cfg_c0_swap_sel</a></div><div class="ttdeci">__IO uint32_t cfg_c0_swap_sel</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:127</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a620cf7ea34bc272191a020985dd5681d"><div class="ttname"><a href="group__csi2__registers.html#a620cf7ea34bc272191a020985dd5681d">mxc_csi2_regs_t::ulps_clk_status</a></div><div class="ttdeci">__IO uint32_t ulps_clk_status</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:97</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a64d774c390f6bb9b5249b39180ab598d"><div class="ttname"><a href="group__csi2__registers.html#a64d774c390f6bb9b5249b39180ab598d">mxc_csi2_regs_t::vfifo_ahbm_addr_range</a></div><div class="ttdeci">__IO uint32_t vfifo_ahbm_addr_range</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:187</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a666c1b8e793e18925b734776334bf487"><div class="ttname"><a href="group__csi2__registers.html#a666c1b8e793e18925b734776334bf487">mxc_csi2_regs_t::mpsov2</a></div><div class="ttdeci">__IO uint32_t mpsov2</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:155</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a686b284f1142d0e55869cb4db4736d2b"><div class="ttname"><a href="group__csi2__registers.html#a686b284f1142d0e55869cb4db4736d2b">mxc_csi2_regs_t::cfg_packet_interface_en</a></div><div class="ttdeci">__IO uint32_t cfg_packet_interface_en</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:108</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a68dacd173a4546931be0bbd1dac903d0"><div class="ttname"><a href="group__csi2__registers.html#a68dacd173a4546931be0bbd1dac903d0">mxc_csi2_regs_t::rg_cdrx_l012_sublvds_en</a></div><div class="ttdeci">__IO uint32_t rg_cdrx_l012_sublvds_en</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:159</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a6e93b1541644068f7e0f27e1dcf9f5f4"><div class="ttname"><a href="group__csi2__registers.html#a6e93b1541644068f7e0f27e1dcf9f5f4">mxc_csi2_regs_t::cfg_p_fifo_send_level</a></div><div class="ttdeci">__IO uint32_t cfg_p_fifo_send_level</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:116</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a71f2c8f06f727c29b11948be26f744e4"><div class="ttname"><a href="group__csi2__registers.html#a71f2c8f06f727c29b11948be26f744e4">mxc_csi2_regs_t::ppi_errsot_hs</a></div><div class="ttdeci">__IO uint32_t ppi_errsot_hs</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:101</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a72879e30cf197e91489c12c81b8914a0"><div class="ttname"><a href="group__csi2__registers.html#a72879e30cf197e91489c12c81b8914a0">mxc_csi2_regs_t::vfifo_cfg1</a></div><div class="ttdeci">__IO uint32_t vfifo_cfg1</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:173</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a7bd7eee86cede11e817013a88094c70e"><div class="ttname"><a href="group__csi2__registers.html#a7bd7eee86cede11e817013a88094c70e">mxc_csi2_regs_t::vfifo_raw_buf0_addr</a></div><div class="ttdeci">__IO uint32_t vfifo_raw_buf0_addr</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:182</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a7fc4e3f2efae31a9c3cd86eb0200511a"><div class="ttname"><a href="group__csi2__registers.html#a7fc4e3f2efae31a9c3cd86eb0200511a">mxc_csi2_regs_t::xcfgi_dw0c</a></div><div class="ttdeci">__IO uint32_t xcfgi_dw0c</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:146</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a86acb801011661d82ec1796f98a85dfb"><div class="ttname"><a href="group__csi2__registers.html#a86acb801011661d82ec1796f98a85dfb">mxc_csi2_regs_t::reset_deskew</a></div><div class="ttdeci">__IO uint32_t reset_deskew</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:132</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a88ea54031eca2464c742fc4beb191436"><div class="ttname"><a href="group__csi2__registers.html#a88ea54031eca2464c742fc4beb191436">mxc_csi2_regs_t::xcfgi_dw05</a></div><div class="ttdeci">__IO uint32_t xcfgi_dw05</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:139</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a8a3a7aa763a24942ee2583a1e88d0b6a"><div class="ttname"><a href="group__csi2__registers.html#a8a3a7aa763a24942ee2583a1e88d0b6a">mxc_csi2_regs_t::rx_eint_ppi_ie</a></div><div class="ttdeci">__IO uint32_t rx_eint_ppi_ie</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:193</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a8b6cf080c0b9908d07d6ce8f4d3a3619"><div class="ttname"><a href="group__csi2__registers.html#a8b6cf080c0b9908d07d6ce8f4d3a3619">mxc_csi2_regs_t::irq_status</a></div><div class="ttdeci">__IO uint32_t irq_status</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:94</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a8c55d85f900d71ad2d8c8ae5b1a76747"><div class="ttname"><a href="group__csi2__registers.html#a8c55d85f900d71ad2d8c8ae5b1a76747">mxc_csi2_regs_t::cfg_vid_vsync</a></div><div class="ttdeci">__IO uint32_t cfg_vid_vsync</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:117</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a8cde461b055a5d4cccc4424cae001c59"><div class="ttname"><a href="group__csi2__registers.html#a8cde461b055a5d4cccc4424cae001c59">mxc_csi2_regs_t::mpsov1</a></div><div class="ttdeci">__IO uint32_t mpsov1</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:154</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a8f026bb867258718c14bd64c910dd41f"><div class="ttname"><a href="group__csi2__registers.html#a8f026bb867258718c14bd64c910dd41f">mxc_csi2_regs_t::vfifo_line_cnt</a></div><div class="ttdeci">__IO uint32_t vfifo_line_cnt</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:178</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a9157318a771653b89ad67938ea784120"><div class="ttname"><a href="group__csi2__registers.html#a9157318a771653b89ad67938ea784120">mxc_csi2_regs_t::xcfgi_dw0a</a></div><div class="ttdeci">__IO uint32_t xcfgi_dw0a</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:144</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a92e38d35819c289a5e0504894be68063"><div class="ttname"><a href="group__csi2__registers.html#a92e38d35819c289a5e0504894be68063">mxc_csi2_regs_t::rg_cfgclk_1us_cnt</a></div><div class="ttdeci">__IO uint32_t rg_cfgclk_1us_cnt</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:129</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a959c53bf9eb0af8d78d7b65eb46afb9a"><div class="ttname"><a href="group__csi2__registers.html#a959c53bf9eb0af8d78d7b65eb46afb9a">mxc_csi2_regs_t::cfg_vid_hsync_bp</a></div><div class="ttdeci">__IO uint32_t cfg_vid_hsync_bp</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:120</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a99839f6e0acd223b6569de8161a0929a"><div class="ttname"><a href="group__csi2__registers.html#a99839f6e0acd223b6569de8161a0929a">mxc_csi2_regs_t::ulps_clk_mark_status</a></div><div class="ttdeci">__IO uint32_t ulps_clk_mark_status</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:99</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a9c23b46f94d04378ef869f175a7957ff"><div class="ttname"><a href="group__csi2__registers.html#a9c23b46f94d04378ef869f175a7957ff">mxc_csi2_regs_t::cfg_disable_payload_1</a></div><div class="ttdeci">__IO uint32_t cfg_disable_payload_1</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:112</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a9cf57224be3b7845bcc1b1c00548a39f"><div class="ttname"><a href="group__csi2__registers.html#a9cf57224be3b7845bcc1b1c00548a39f">mxc_csi2_regs_t::cfg_flush_count</a></div><div class="ttdeci">__IO uint32_t cfg_flush_count</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:92</div></div>
<div class="ttc" id="agroup__csi2__registers_html_a9f2216de84d38d4fff280af2e835b67f"><div class="ttname"><a href="group__csi2__registers.html#a9f2216de84d38d4fff280af2e835b67f">mxc_csi2_regs_t::vfifo_ahbm_max_trans</a></div><div class="ttdeci">__IO uint32_t vfifo_ahbm_max_trans</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:188</div></div>
<div class="ttc" id="agroup__csi2__registers_html_aa21da082e2a21cc5c98260a35a27d07f"><div class="ttname"><a href="group__csi2__registers.html#aa21da082e2a21cc5c98260a35a27d07f">mxc_csi2_regs_t::vfifo_line_num</a></div><div class="ttdeci">__IO uint32_t vfifo_line_num</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:176</div></div>
<div class="ttc" id="agroup__csi2__registers_html_aa3f54eefdf3aa813893416b2f05c1a67"><div class="ttname"><a href="group__csi2__registers.html#aa3f54eefdf3aa813893416b2f05c1a67">mxc_csi2_regs_t::xcfgi_dw01</a></div><div class="ttdeci">__IO uint32_t xcfgi_dw01</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:135</div></div>
<div class="ttc" id="agroup__csi2__registers_html_aa5f0feb516084b7869040834f4424e7c"><div class="ttname"><a href="group__csi2__registers.html#aa5f0feb516084b7869040834f4424e7c">mxc_csi2_regs_t::cfg_d0_swap_sel</a></div><div class="ttdeci">__IO uint32_t cfg_d0_swap_sel</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:123</div></div>
<div class="ttc" id="agroup__csi2__registers_html_aa6564722d49c46fec6e8e59d9a120399"><div class="ttname"><a href="group__csi2__registers.html#aa6564722d49c46fec6e8e59d9a120399">mxc_csi2_regs_t::cfg_vid_hsync</a></div><div class="ttdeci">__IO uint32_t cfg_vid_hsync</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:119</div></div>
<div class="ttc" id="agroup__csi2__registers_html_aa7653980693947a27c1f15c9bb0e2a3a"><div class="ttname"><a href="group__csi2__registers.html#aa7653980693947a27c1f15c9bb0e2a3a">mxc_csi2_regs_t::xcfgi_dw09</a></div><div class="ttdeci">__IO uint32_t xcfgi_dw09</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:143</div></div>
<div class="ttc" id="agroup__csi2__registers_html_aa99741d6deb790f4b006094a401ae96b"><div class="ttname"><a href="group__csi2__registers.html#aa99741d6deb790f4b006094a401ae96b">mxc_csi2_regs_t::xcfgi_dw06</a></div><div class="ttdeci">__IO uint32_t xcfgi_dw06</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:140</div></div>
<div class="ttc" id="agroup__csi2__registers_html_aac28728cd7c6a8a3f8ef0ffbec5a6b37"><div class="ttname"><a href="group__csi2__registers.html#aac28728cd7c6a8a3f8ef0ffbec5a6b37">mxc_csi2_regs_t::cfg_d3_swap_sel</a></div><div class="ttdeci">__IO uint32_t cfg_d3_swap_sel</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:126</div></div>
<div class="ttc" id="agroup__csi2__registers_html_ab318a4a31c7296ddc90c694d987e187b"><div class="ttname"><a href="group__csi2__registers.html#ab318a4a31c7296ddc90c694d987e187b">mxc_csi2_regs_t::dbg2_mux_dout</a></div><div class="ttdeci">__IO uint32_t dbg2_mux_dout</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:167</div></div>
<div class="ttc" id="agroup__csi2__registers_html_ab467e7fdc50abcfd2cbf77d7f8e8b7c5"><div class="ttname"><a href="group__csi2__registers.html#ab467e7fdc50abcfd2cbf77d7f8e8b7c5">mxc_csi2_regs_t::vfifo_ahbm_ctrl</a></div><div class="ttdeci">__IO uint32_t vfifo_ahbm_ctrl</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:184</div></div>
<div class="ttc" id="agroup__csi2__registers_html_ab5630073fe60a0e48c167793a5506294"><div class="ttname"><a href="group__csi2__registers.html#ab5630073fe60a0e48c167793a5506294">mxc_csi2_regs_t::vfifo_pixel_num</a></div><div class="ttdeci">__IO uint32_t vfifo_pixel_num</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:177</div></div>
<div class="ttc" id="agroup__csi2__registers_html_ab57720aeb604867c945ce883eaf949d7"><div class="ttname"><a href="group__csi2__registers.html#ab57720aeb604867c945ce883eaf949d7">mxc_csi2_regs_t::vfifo_frame_sts</a></div><div class="ttdeci">__IO uint32_t vfifo_frame_sts</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:180</div></div>
<div class="ttc" id="agroup__csi2__registers_html_ab777e410b6f8f75c404a552038478fe1"><div class="ttname"><a href="group__csi2__registers.html#ab777e410b6f8f75c404a552038478fe1">mxc_csi2_regs_t::xcfgi_dw0d</a></div><div class="ttdeci">__IO uint32_t xcfgi_dw0d</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:147</div></div>
<div class="ttc" id="agroup__csi2__registers_html_ab97b3bf60693acb604bdfae37301d7bb"><div class="ttname"><a href="group__csi2__registers.html#ab97b3bf60693acb604bdfae37301d7bb">mxc_csi2_regs_t::rg_cdrx_l012_hsrt_ctrl</a></div><div class="ttdeci">__IO uint32_t rg_cdrx_l012_hsrt_ctrl</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:160</div></div>
<div class="ttc" id="agroup__csi2__registers_html_ac003cbb01c5be9ca975c397875c685c7"><div class="ttname"><a href="group__csi2__registers.html#ac003cbb01c5be9ca975c397875c685c7">mxc_csi2_regs_t::dbg1_mux_sel</a></div><div class="ttdeci">__IO uint32_t dbg1_mux_sel</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:164</div></div>
<div class="ttc" id="agroup__csi2__registers_html_ac3c467df963392af60b18150df8f1be6"><div class="ttname"><a href="group__csi2__registers.html#ac3c467df963392af60b18150df8f1be6">mxc_csi2_regs_t::rx_eint_ctrl_ie</a></div><div class="ttdeci">__IO uint32_t rx_eint_ctrl_ie</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:195</div></div>
<div class="ttc" id="agroup__csi2__registers_html_ac6486327d9e7f6878984ef7d870de01d"><div class="ttname"><a href="group__csi2__registers.html#ac6486327d9e7f6878984ef7d870de01d">mxc_csi2_regs_t::cfg_clk_lane_en</a></div><div class="ttdeci">__IO uint32_t cfg_clk_lane_en</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:90</div></div>
<div class="ttc" id="agroup__csi2__registers_html_acc943f4f91cd3ccfdb9b8b93db269ae1"><div class="ttname"><a href="group__csi2__registers.html#acc943f4f91cd3ccfdb9b8b93db269ae1">mxc_csi2_regs_t::rg_cdrx_bisths_pll_pre_div2</a></div><div class="ttdeci">__IO uint32_t rg_cdrx_bisths_pll_pre_div2</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:162</div></div>
<div class="ttc" id="agroup__csi2__registers_html_ad543dea02b968972871a7c8ed35545a6"><div class="ttname"><a href="group__csi2__registers.html#ad543dea02b968972871a7c8ed35545a6">mxc_csi2_regs_t::ppi_turnaround_cfg</a></div><div class="ttdeci">__IO uint32_t ppi_turnaround_cfg</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:199</div></div>
<div class="ttc" id="agroup__csi2__registers_html_ad561bf6503e0342d0e0b9079fbd1ca42"><div class="ttname"><a href="group__csi2__registers.html#ad561bf6503e0342d0e0b9079fbd1ca42">mxc_csi2_regs_t::dbg1_mux_dout</a></div><div class="ttdeci">__IO uint32_t dbg1_mux_dout</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:166</div></div>
<div class="ttc" id="agroup__csi2__registers_html_adb56cd287542ce96a6ebb7be3b2661c2"><div class="ttname"><a href="group__csi2__registers.html#adb56cd287542ce96a6ebb7be3b2661c2">mxc_csi2_regs_t::dphy_rst_n</a></div><div class="ttdeci">__IO uint32_t dphy_rst_n</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:169</div></div>
<div class="ttc" id="agroup__csi2__registers_html_adc93e2d5b751c7ed14b0a38df44ba166"><div class="ttname"><a href="group__csi2__registers.html#adc93e2d5b751c7ed14b0a38df44ba166">mxc_csi2_regs_t::cfg_byte_data_format</a></div><div class="ttdeci">__IO uint32_t cfg_byte_data_format</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:110</div></div>
<div class="ttc" id="agroup__csi2__registers_html_adcfe2a182375e2b301378e136c366f84"><div class="ttname"><a href="group__csi2__registers.html#adcfe2a182375e2b301378e136c366f84">mxc_csi2_regs_t::vfifo_raw_ctrl</a></div><div class="ttdeci">__IO uint32_t vfifo_raw_ctrl</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:181</div></div>
<div class="ttc" id="agroup__csi2__registers_html_add8b18cc6655d010d3d42a7a748cbe71"><div class="ttname"><a href="group__csi2__registers.html#add8b18cc6655d010d3d42a7a748cbe71">mxc_csi2_regs_t::gpio_dp_c</a></div><div class="ttdeci">__IO uint32_t gpio_dp_c</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:151</div></div>
<div class="ttc" id="agroup__csi2__registers_html_ade3d33d865770a401bf306dc99aa384b"><div class="ttname"><a href="group__csi2__registers.html#ade3d33d865770a401bf306dc99aa384b">mxc_csi2_regs_t::xcfgi_dw04</a></div><div class="ttdeci">__IO uint32_t xcfgi_dw04</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:138</div></div>
<div class="ttc" id="agroup__csi2__registers_html_adf1ee158fd1db77b5b3b270866ef0dc3"><div class="ttname"><a href="group__csi2__registers.html#adf1ee158fd1db77b5b3b270866ef0dc3">mxc_csi2_regs_t::cfg_bit_err</a></div><div class="ttdeci">__IO uint32_t cfg_bit_err</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:93</div></div>
<div class="ttc" id="agroup__csi2__registers_html_ae124807618d431a687932216ba537dd6"><div class="ttname"><a href="group__csi2__registers.html#ae124807618d431a687932216ba537dd6">mxc_csi2_regs_t::vcontrol</a></div><div class="ttdeci">__IO uint32_t vcontrol</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:153</div></div>
<div class="ttc" id="agroup__csi2__registers_html_ae7b48c9f98e455bfbf5ad86f2f575423"><div class="ttname"><a href="group__csi2__registers.html#ae7b48c9f98e455bfbf5ad86f2f575423">mxc_csi2_regs_t::cfg_d1_swap_sel</a></div><div class="ttdeci">__IO uint32_t cfg_d1_swap_sel</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:124</div></div>
<div class="ttc" id="agroup__csi2__registers_html_af0dc0a63829dc17847975a2b7b481ae3"><div class="ttname"><a href="group__csi2__registers.html#af0dc0a63829dc17847975a2b7b481ae3">mxc_csi2_regs_t::rx_eint_vff_ie</a></div><div class="ttdeci">__IO uint32_t rx_eint_vff_ie</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:191</div></div>
<div class="ttc" id="agroup__csi2__registers_html_af0ed46e029755ffcfb35becdf1a13bd1"><div class="ttname"><a href="group__csi2__registers.html#af0ed46e029755ffcfb35becdf1a13bd1">mxc_csi2_regs_t::rg_hsrx_clk_pre_time_grp0</a></div><div class="ttdeci">__IO uint32_t rg_hsrx_clk_pre_time_grp0</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:130</div></div>
<div class="ttc" id="agroup__csi2__registers_html_af3d0d08215672418d12f644d11aec750"><div class="ttname"><a href="group__csi2__registers.html#af3d0d08215672418d12f644d11aec750">mxc_csi2_regs_t::irq_enable</a></div><div class="ttdeci">__IO uint32_t irq_enable</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:95</div></div>
<div class="ttc" id="agroup__csi2__registers_html_af524217aed42b02c25efb21eb7162fe5"><div class="ttname"><a href="group__csi2__registers.html#af524217aed42b02c25efb21eb7162fe5">mxc_csi2_regs_t::irq_clr</a></div><div class="ttdeci">__IO uint32_t irq_clr</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:96</div></div>
<div class="ttc" id="agroup__csi2__registers_html_af6c0d8adfc9907aac2f86b6ec5233e6a"><div class="ttname"><a href="group__csi2__registers.html#af6c0d8adfc9907aac2f86b6ec5233e6a">mxc_csi2_regs_t::cfg_data_lane_en</a></div><div class="ttdeci">__IO uint32_t cfg_data_lane_en</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:91</div></div>
<div class="ttc" id="agroup__csi2__registers_html_af85de3197d1b1bb26f699bec7d6afb13"><div class="ttname"><a href="group__csi2__registers.html#af85de3197d1b1bb26f699bec7d6afb13">mxc_csi2_regs_t::vfifo_cfg0</a></div><div class="ttdeci">__IO uint32_t vfifo_cfg0</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:172</div></div>
<div class="ttc" id="agroup__csi2__registers_html_af98aee7254aa2c9fa561e5c1a08c4f64"><div class="ttname"><a href="group__csi2__registers.html#af98aee7254aa2c9fa561e5c1a08c4f64">mxc_csi2_regs_t::rg_hsrx_data_pre_time_grp0</a></div><div class="ttdeci">__IO uint32_t rg_hsrx_data_pre_time_grp0</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:131</div></div>
<div class="ttc" id="agroup__csi2__registers_html_afc219e12efa7bf5bac64e6f972166042"><div class="ttname"><a href="group__csi2__registers.html#afc219e12efa7bf5bac64e6f972166042">mxc_csi2_regs_t::cfg_dpdn_swap</a></div><div class="ttdeci">__IO uint32_t cfg_dpdn_swap</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:128</div></div>
<div class="ttc" id="agroup__csi2__registers_html_afe04dcfd642fd50cb527a57ff8067d14"><div class="ttname"><a href="group__csi2__registers.html#afe04dcfd642fd50cb527a57ff8067d14">mxc_csi2_regs_t::ulps_mark_status</a></div><div class="ttdeci">__IO uint32_t ulps_mark_status</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:100</div></div>
<div class="ttc" id="agroup__csi2__registers_html_afec8f07f5c94ef2dacfe089d66de01ce"><div class="ttname"><a href="group__csi2__registers.html#afec8f07f5c94ef2dacfe089d66de01ce">mxc_csi2_regs_t::ppi_erresc</a></div><div class="ttdeci">__IO uint32_t ppi_erresc</div><div class="ttdef"><b>Definition:</b> csi2_regs.h:103</div></div>
<div class="ttc" id="agroup__csi2__registers_html_structmxc__csi2__regs__t"><div class="ttname"><a href="group__csi2__registers.html#structmxc__csi2__regs__t">mxc_csi2_regs_t</a></div><div class="ttdef"><b>Definition:</b> csi2_regs.h:88</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_a0e4af1adc616affeeac088c5d4df2c4.html">MAX78002</a></li><li class="navelem"><a class="el" href="dir_3d2f09ee758a000c28125e33cb40f431.html">Include</a></li><li class="navelem"><b>csi2_regs.h</b></li>
    <li class="footer">Generated on Thu Dec 16 2021 13:28:49 for MAX78002 Peripheral Driver API by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
