
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000359                       # Number of seconds simulated
sim_ticks                                   358845000                       # Number of ticks simulated
final_tick                               2259637879000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              126429399                       # Simulator instruction rate (inst/s)
host_op_rate                                126425023                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              427818334                       # Simulator tick rate (ticks/s)
host_mem_usage                                 751524                       # Number of bytes of host memory used
host_seconds                                     0.84                       # Real time elapsed on the host
sim_insts                                   106039405                       # Number of instructions simulated
sim_ops                                     106039405                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus1.inst       164992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data       104704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            269696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst       164992                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       164992                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks        17408                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          17408                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         2578                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data         1636                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               4214                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks          272                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               272                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus1.inst    459786259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data    291780574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            751566832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst    459786259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       459786259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       48511196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            48511196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       48511196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst    459786259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data    291780574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           800078028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus1.inst        64384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data       685120                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            749504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst        64384                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        64384                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       543168                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         543168                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst         1006                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data        10705                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              11711                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         8487                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              8487                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus1.inst    179420084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data   1909236578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2088656662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst    179420084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       179420084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1513656314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1513656314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1513656314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst    179420084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data   1909236578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          3602312976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358650000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358823500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                0                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          372.252885                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   370.536670                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     1.716215                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.723704                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.003352                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.727056                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              312                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             312                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           81                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             81                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           61                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            61                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            2                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            1                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          142                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             142                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          142                       # number of overall hits
system.cpu0.dcache.overall_hits::total            142                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            4                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::total            6                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          148                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              776                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             776                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          388                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            388                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          388                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             388                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          388                       # number of overall hits
system.cpu0.icache.overall_hits::total            388                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          388                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          388                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          388                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          388                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2366                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     476     49.22%     49.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    491     50.78%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 967                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      474     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     474     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  948                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               336330000     93.70%     93.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               22615500      6.30%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           358945500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.995798                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.965377                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.980352                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      5.56%      5.56% # number of syscalls executed
system.cpu1.kern.syscall::3                         2     11.11%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     11.11%     27.78% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      5.56%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      5.56%     38.89% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      5.56%     44.44% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     16.67%     61.11% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      5.56%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      5.56%     72.22% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     22.22%     94.44% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      5.56%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    18                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  112      9.96%     10.05% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.44%     10.50% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  793     70.55%     81.05% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.18%     81.23% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.09%     81.32% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.09%     81.41% # number of callpals executed
system.cpu1.kern.callpal::rti                     174     15.48%     96.89% # number of callpals executed
system.cpu1.kern.callpal::callsys                  31      2.76%     99.64% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.36%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1124                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              286                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                172                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                172                      
system.cpu1.kern.mode_good::user                  172                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.601399                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.751092                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         257457000     71.73%     71.73% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           101488500     28.27%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     112                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            18805                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.990968                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             240773                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            18805                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.803669                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    24.289596                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   487.701373                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.047441                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.952542                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           537863                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          537863                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       122311                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         122311                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       114015                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        114015                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2036                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2036                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2229                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2229                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       236326                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          236326                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       236326                       # number of overall hits
system.cpu1.dcache.overall_hits::total         236326                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9314                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9314                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         9365                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         9365                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          228                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          228                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           28                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           28                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18679                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18679                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18679                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18679                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       131625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       131625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       123380                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       123380                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       255005                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       255005                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       255005                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       255005                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.070762                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070762                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.075904                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.075904                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.100707                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100707                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.012406                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.012406                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.073250                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.073250                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.073250                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.073250                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12113                       # number of writebacks
system.cpu1.dcache.writebacks::total            12113                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7398                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.966658                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             710752                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7398                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            96.073533                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    24.905002                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   487.061656                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.048643                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.951292                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1442119                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1442119                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       709958                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         709958                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       709958                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          709958                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       709958                       # number of overall hits
system.cpu1.icache.overall_hits::total         709958                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         7401                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7401                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         7401                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7401                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         7401                       # number of overall misses
system.cpu1.icache.overall_misses::total         7401                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       717359                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       717359                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       717359                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       717359                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       717359                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       717359                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010317                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010317                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010317                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010317                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010317                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010317                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         7398                       # number of writebacks
system.cpu1.icache.writebacks::total             7398                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   2                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       16                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests             9                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests            5                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            1423                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         1423                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp                  3                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  1                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 1                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq                3                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp               5                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq                 1                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp                1                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq             3                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                     20                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                     264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            34845                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             34592                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.041137                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.198609                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   33169     95.89%     95.89% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    1423      4.11%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               1                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               34592                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         52539                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        26328                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests           46                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            9072                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         9064                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              16943                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  1                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 1                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        12113                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         7384                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             6661                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq               96                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             28                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             124                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              9269                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             9269                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           7401                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          9542                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu1.icache.mem_side::system.l2cache1.cpu_side        22186                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu1.dcache.mem_side::system.l2cache1.cpu_side        56646                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  78832                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu1.icache.mem_side::system.l2cache1.cpu_side       946240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu1.dcache.mem_side::system.l2cache1.cpu_side      1979144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 2925384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            27168                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             79703                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.115090                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.319447                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   70538     88.50%     88.50% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    9157     11.49%     99.99% # Request fanout histogram
system.l2bus1.snoop_fanout::2                       8      0.01%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               79703                       # Request fanout histogram
system.l2cache0.tags.replacements                   0                       # number of replacements
system.l2cache0.tags.tagsinuse            2571.431688                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                     0                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                   0                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                     nan                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1004.906951                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst          940                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data   625.952872                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     0.571864                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.245339                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.229492                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.152821                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.000140                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.627791                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         2477                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2339                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3          138                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.604736                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses                  76                       # Number of tag accesses
system.l2cache0.tags.data_accesses                 76                       # Number of data accesses
system.l2cache0.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total            2                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total             1                       # number of ReadExReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data            3                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total            3                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.data            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total                4                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.data            4                       # number of overall misses
system.l2cache0.overall_misses::total               4                       # number of overall misses
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.data            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total              4                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total             4                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total             1                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               18260                       # number of replacements
system.l2cache1.tags.tagsinuse            3991.826177                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 23750                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               18260                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.300657                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1849.587044                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu1.inst    28.219311                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu1.data    52.239960                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus1.inst   839.035421                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus1.data  1222.744441                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.451559                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu1.inst     0.006889                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu1.data     0.012754                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus1.inst     0.204843                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus1.data     0.298522                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.974567                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3997                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0         1019                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2889                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              447566                       # Number of tag accesses
system.l2cache1.tags.data_accesses             447566                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        12113                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        12113                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         7384                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         7384                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus1.data         1020                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            1020                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus1.inst         3816                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         3816                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus1.data         4152                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         4152                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus1.inst         3816                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus1.data         5172                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               8988                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus1.inst         3816                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus1.data         5172                       # number of overall hits
system.l2cache1.overall_hits::total              8988                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus1.data           95                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total           95                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus1.data           28                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           28                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus1.data         8249                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          8249                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus1.inst         3585                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         3585                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus1.data         5390                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         5390                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus1.inst         3585                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus1.data        13639                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            17224                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus1.inst         3585                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus1.data        13639                       # number of overall misses
system.l2cache1.overall_misses::total           17224                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        12113                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        12113                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         7384                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         7384                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus1.data           96                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total           96                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus1.data         9269                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         9269                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus1.inst         7401                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         7401                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus1.data         9542                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         9542                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus1.inst         7401                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus1.data        18811                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          26212                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus1.inst         7401                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus1.data        18811                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         26212                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus1.data     0.989583                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.989583                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus1.data     0.889956                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.889956                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus1.inst     0.484394                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.484394                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus1.data     0.564871                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.564871                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus1.inst     0.484394                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus1.data     0.725054                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.657104                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus1.inst     0.484394                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus1.data     0.725054                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.657104                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           8765                       # number of writebacks
system.l2cache1.writebacks::total                8765                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              4188                       # Transaction distribution
system.membus0.trans_dist::WriteReq                 2                       # Transaction distribution
system.membus0.trans_dist::WriteResp                2                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty          272                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            3216                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq               8                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            20                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             28                       # Transaction distribution
system.membus0.trans_dist::ReadExReq               64                       # Transaction distribution
system.membus0.trans_dist::ReadExResp              64                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         4188                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port            8                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total           20                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        12030                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        12032                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 12052                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total          264                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       289280                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       289288                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 289552                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           27362                       # Total snoops (count)
system.membus0.snoop_fanout::samples            34592                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.752399                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.431625                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                   8565     24.76%     24.76% # Request fanout histogram
system.membus0.snoop_fanout::3                  26027     75.24%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              34592                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              8976                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 1                       # Transaction distribution
system.membus1.trans_dist::WriteResp                1                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         8765                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            7185                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             109                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            28                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            137                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             8239                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            8239                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         8976                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        37797                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        12849                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        50646                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port           10                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total           10                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 50656                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port      1372416                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       290184                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1662600                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1662728                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                            8902                       # Total snoops (count)
system.membus1.snoop_fanout::samples            43499                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.204556                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.403382                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  34601     79.54%     79.54% # Request fanout histogram
system.membus1.snoop_fanout::2                   8898     20.46%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              43499                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements            0                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse     5.400782                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     4.280333                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu0.data     0.548610                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.571839                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.267521                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu0.data     0.034288                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.035740                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.337549                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            3                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses           42                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses           42                       # Number of data accesses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::total            2                       # number of overall misses
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         4449                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.851370                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           21                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         4449                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.004720                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     3.074224                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu1.inst     0.038124                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu1.data     0.047260                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus1.inst     6.354228                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus1.data     6.337534                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.192139                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu1.inst     0.002383                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu1.data     0.002954                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus1.inst     0.397139                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus1.data     0.396096                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.990711                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        73073                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        73073                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          278                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          278                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus1.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus1.data            4                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus1.data            5                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            5                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus1.data            5                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            5                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus1.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            5                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus1.data           18                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           18                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus1.data           63                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total           63                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus1.inst         2578                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus1.data         1610                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         4188                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus1.inst         2578                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus1.data         1673                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         4251                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus1.inst         2578                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus1.data         1673                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         4251                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          278                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          278                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus1.data           64                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total           64                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus1.inst         2578                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus1.data         1614                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         4192                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus1.inst         2578                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus1.data         1678                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         4256                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus1.inst         2578                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus1.data         1678                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         4256                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus1.data     0.984375                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.984375                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.997522                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999046                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus1.data     0.997020                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.998825                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus1.data     0.997020                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.998825                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          275                       # number of writebacks
system.numa_caches_downward1.writebacks::total          275                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         4444                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.789550                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           18                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         4444                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.004050                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     2.601919                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu1.inst     0.024419                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu1.data     0.060812                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus1.inst     6.675966                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus1.data     6.426435                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.162620                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu1.inst     0.001526                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu1.data     0.003801                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus1.inst     0.417248                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus1.data     0.401652                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.986847                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        73003                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        73003                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          275                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          275                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus1.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus1.data            3                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            3                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus1.data            3                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            3                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus1.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            5                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus1.data           18                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           18                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus1.data           63                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total           63                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus1.inst         2578                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus1.data         1607                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4185                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus1.inst         2578                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus1.data         1670                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         4248                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus1.inst         2578                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus1.data         1670                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         4248                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          275                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          275                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus1.data           63                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total           63                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus1.inst         2578                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus1.data         1610                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         4188                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus1.inst         2578                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus1.data         1673                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         4251                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus1.inst         2578                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus1.data         1673                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         4251                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.998137                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999284                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus1.data     0.998207                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999294                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus1.data     0.998207                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999294                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          272                       # number of writebacks
system.numa_caches_upward0.writebacks::total          272                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements            0                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse     9.373423                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     8.252974                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu0.data     0.548610                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.571839                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.515811                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu0.data     0.034288                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.035740                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.585839                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses           42                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses           42                       # Number of data accesses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::total            2                       # number of overall misses
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  86                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 69                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 155                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4518865488                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                388                       # Number of instructions committed
system.switch_cpus0.committedOps                  388                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          364                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           32                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 364                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          488                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          261                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  156                       # number of memory refs
system.switch_cpus0.num_load_insts                 86                       # Number of load instructions
system.switch_cpus0.num_store_insts                70                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4516428780.035583                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2436707.964417                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000539                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999461                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            7      1.80%      1.80% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              198     51.03%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              95     24.48%     77.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             71     18.30%     95.62% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.38%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               388                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              132852                       # DTB read hits
system.switch_cpus1.dtb.read_misses               736                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           43405                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             125475                       # DTB write hits
system.switch_cpus1.dtb.write_misses              149                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20608                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              258327                       # DTB hits
system.switch_cpus1.dtb.data_misses               885                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           64013                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             222333                       # ITB hits
system.switch_cpus1.itb.fetch_misses              331                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         222664                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  717690                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             716448                       # Number of instructions committed
system.switch_cpus1.committedOps               716448                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       689736                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3891                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              14413                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        76391                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              689736                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3891                       # number of float instructions
system.switch_cpus1.num_int_register_reads       971248                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       481338                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2507                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2473                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               260612                       # number of memory refs
system.switch_cpus1.num_load_insts             134637                       # Number of load instructions
system.switch_cpus1.num_store_insts            125975                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles            717690                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.Branches                    95631                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        14762      2.06%      2.06% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           418188     58.30%     60.35% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             720      0.10%     60.45% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1218      0.17%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.03%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          138687     19.33%     79.99% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         126321     17.61%     97.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         17233      2.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            717359                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           4189                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              1                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             1                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty          275                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         4011                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           18                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           26                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq            64                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp           64                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         4189                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total           10                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        12836                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        12836                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              12846                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       289672                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       289672                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              289800                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        31824                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         39042                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.780595                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.413849                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1                8566     21.94%     21.94% # Request fanout histogram
system.system_bus.snoop_fanout::2               30476     78.06%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           39042                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  4.184864                       # Number of seconds simulated
sim_ticks                                4184864129000                       # Number of ticks simulated
final_tick                               6444875259500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 570163                       # Simulator instruction rate (inst/s)
host_op_rate                                   570163                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              281885235                       # Simulator tick rate (ticks/s)
host_mem_usage                                 766884                       # Number of bytes of host memory used
host_seconds                                 14845.99                       # Real time elapsed on the host
sim_insts                                  8464631455                       # Number of instructions simulated
sim_ops                                    8464631455                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst     13495552                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data     19820864                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst       335552                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data       270464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          33926464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst     13495552                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst       335552                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     13831104                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     11616128                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       11616128                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst       210868                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data       309701                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         5243                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data         4226                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::tsunami.ide           63                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             530101                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       181502                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            181502                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      3224848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      4736322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst        80182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data        64629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::tsunami.ide            963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              8106945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      3224848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst        80182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         3305031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        2775748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             2775748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        2775748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      3224848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      4736322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst        80182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data        64629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::tsunami.ide           963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            10882693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst      1433600                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data   1554018560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst       156736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data       875648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     21919360                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        1578403904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst      1433600                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst       156736                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total      1590336                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks   1088832896                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total     1088832896                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst        22400                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data     24281540                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst         2449                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data        13682                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       342490                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           24662561                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks     17013014                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          17013014                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst       342568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data    371342656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst        37453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data       209242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide        5237771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            377169689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst       342568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst        37453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          380021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      260183572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           260183572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      260183572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst       342568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data    371342656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst        37453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data       209242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide       5237771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           637353261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    1257                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   7148469                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  108202     40.02%     40.02% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    767      0.28%     40.31% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   4285      1.58%     41.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      4      0.00%     41.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 157099     58.11%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              270357                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   108197     48.86%     48.86% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     767      0.35%     49.21% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    4285      1.94%     51.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       4      0.00%     51.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  108193     48.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               221446                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            4170146335500     99.65%     99.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               56209000      0.00%     99.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              209965000      0.01%     99.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 509500      0.00%     99.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            14451328500      0.35%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        4184864347500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999954                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.688693                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.819087                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                      2472     79.95%     79.95% # number of syscalls executed
system.cpu0.kern.syscall::4                        15      0.49%     80.43% # number of syscalls executed
system.cpu0.kern.syscall::6                        55      1.78%     82.21% # number of syscalls executed
system.cpu0.kern.syscall::15                        1      0.03%     82.24% # number of syscalls executed
system.cpu0.kern.syscall::17                      360     11.64%     93.89% # number of syscalls executed
system.cpu0.kern.syscall::23                        1      0.03%     93.92% # number of syscalls executed
system.cpu0.kern.syscall::24                        1      0.03%     93.95% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      0.03%     93.98% # number of syscalls executed
system.cpu0.kern.syscall::45                      110      3.56%     97.54% # number of syscalls executed
system.cpu0.kern.syscall::47                        1      0.03%     97.57% # number of syscalls executed
system.cpu0.kern.syscall::48                        3      0.10%     97.67% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      0.03%     97.70% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      0.03%     97.74% # number of syscalls executed
system.cpu0.kern.syscall::60                        3      0.10%     97.83% # number of syscalls executed
system.cpu0.kern.syscall::71                       48      1.55%     99.39% # number of syscalls executed
system.cpu0.kern.syscall::73                        9      0.29%     99.68% # number of syscalls executed
system.cpu0.kern.syscall::74                        4      0.13%     99.81% # number of syscalls executed
system.cpu0.kern.syscall::132                       1      0.03%     99.84% # number of syscalls executed
system.cpu0.kern.syscall::136                       2      0.06%     99.90% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      0.03%     99.94% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      0.03%     99.97% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      0.03%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                  3092                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   95      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  651      0.01%      0.02% # number of callpals executed
system.cpu0.kern.callpal::tbi                      14      0.00%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpipl               224528      4.60%      4.62% # number of callpals executed
system.cpu0.kern.callpal::rdps                  10657      0.22%      4.83% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.00%      4.83% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%      4.83% # number of callpals executed
system.cpu0.kern.callpal::rti                   40773      0.84%      5.67% # number of callpals executed
system.cpu0.kern.callpal::callsys                3127      0.06%      5.73% # number of callpals executed
system.cpu0.kern.callpal::imb                      18      0.00%      5.73% # number of callpals executed
system.cpu0.kern.callpal::rdunique            4600948     94.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               4880815                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            41424                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              40056                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel              40056                      
system.cpu0.kern.mode_good::user                40056                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.966976                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.983211                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       81216671000      1.94%      1.94% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        4103647676500     98.06%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     651                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements         97681928                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.961803                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         3102856331                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         97681928                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            31.764896                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.961803                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999925                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999925                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          438                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       6498773019                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      6498773019                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data   1959532392                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     1959532392                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data   1108024401                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total    1108024401                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data     17598230                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     17598230                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data     17697735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     17697735                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data   3067556793                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      3067556793                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data   3067556793                       # number of overall hits
system.cpu0.dcache.overall_hits::total     3067556793                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     55214552                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     55214552                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data     42373045                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     42373045                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data       103027                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       103027                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1301                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1301                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     97587597                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      97587597                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     97587597                       # number of overall misses
system.cpu0.dcache.overall_misses::total     97587597                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data   2014746944                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   2014746944                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data   1150397446                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total   1150397446                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data     17701257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     17701257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data     17699036                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     17699036                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data   3165144390                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   3165144390                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data   3165144390                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   3165144390                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.027405                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.027405                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.036833                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036833                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.005820                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005820                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.000074                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000074                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.030832                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.030832                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.030832                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.030832                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks     82047630                       # number of writebacks
system.cpu0.dcache.writebacks::total         82047630                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          3131685                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.998287                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         8333170489                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3131685                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2660.922311                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000005                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.998282                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          248                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      16707721021                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     16707721021                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   8349162962                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     8349162962                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   8349162962                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      8349162962                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   8349162962                       # number of overall hits
system.cpu0.icache.overall_hits::total     8349162962                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      3131699                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3131699                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      3131699                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3131699                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      3131699                       # number of overall misses
system.cpu0.icache.overall_misses::total      3131699                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   8352294661                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   8352294661                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   8352294661                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   8352294661                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   8352294661                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   8352294661                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000375                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000375                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000375                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000375                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000375                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000375                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks      3131685                       # number of writebacks
system.cpu0.icache.writebacks::total          3131685                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4382                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     80254                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   18104     26.70%     26.70% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   4285      6.32%     33.02% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     95      0.14%     33.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  45330     66.84%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               67814                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    18095     44.71%     44.71% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    4285     10.59%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      95      0.23%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   18000     44.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                40475                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            4182549783000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              209965000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               20064500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             2273077500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        4185052890000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999503                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.397088                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.596853                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      2.00%      2.00% # number of syscalls executed
system.cpu1.kern.syscall::3                         5     10.00%     12.00% # number of syscalls executed
system.cpu1.kern.syscall::6                         5     10.00%     22.00% # number of syscalls executed
system.cpu1.kern.syscall::17                        3      6.00%     28.00% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      2.00%     30.00% # number of syscalls executed
system.cpu1.kern.syscall::20                        2      4.00%     34.00% # number of syscalls executed
system.cpu1.kern.syscall::24                        2      4.00%     38.00% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      2.00%     40.00% # number of syscalls executed
system.cpu1.kern.syscall::45                        9     18.00%     58.00% # number of syscalls executed
system.cpu1.kern.syscall::47                        2      4.00%     62.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        2      4.00%     66.00% # number of syscalls executed
system.cpu1.kern.syscall::54                        1      2.00%     68.00% # number of syscalls executed
system.cpu1.kern.syscall::58                        1      2.00%     70.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        2      4.00%     74.00% # number of syscalls executed
system.cpu1.kern.syscall::71                        8     16.00%     90.00% # number of syscalls executed
system.cpu1.kern.syscall::73                        2      4.00%     94.00% # number of syscalls executed
system.cpu1.kern.syscall::74                        2      4.00%     98.00% # number of syscalls executed
system.cpu1.kern.syscall::87                        1      2.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    50                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    4      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  291      0.40%      0.41% # number of callpals executed
system.cpu1.kern.callpal::tbi                      11      0.02%      0.42% # number of callpals executed
system.cpu1.kern.callpal::swpipl                58776     81.11%     81.54% # number of callpals executed
system.cpu1.kern.callpal::rdps                   8578     11.84%     93.37% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.00%     93.37% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.00%     93.38% # number of callpals executed
system.cpu1.kern.callpal::rti                    4658      6.43%     99.80% # number of callpals executed
system.cpu1.kern.callpal::callsys                  89      0.12%     99.93% # number of callpals executed
system.cpu1.kern.callpal::imb                      46      0.06%     99.99% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  7      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 72462                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              470                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                269                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               4479                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                280                      
system.cpu1.kern.mode_good::user                  269                      
system.cpu1.kern.mode_good::idle                   11                      
system.cpu1.kern.mode_switch_good::kernel     0.595745                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.002456                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.107321                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         397258000      0.01%      0.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           309773000      0.01%      0.02% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        3783449572000     99.98%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     291                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            41791                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          472.091580                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1722359                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            41791                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            41.213635                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   472.091580                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.922054                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.922054                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          5322449                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         5322449                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1616728                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1616728                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       936073                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        936073                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16071                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16071                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16179                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16179                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2552801                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2552801                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2552801                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2552801                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        39965                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        39965                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        10202                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        10202                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          545                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          545                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          411                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          411                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        50167                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         50167                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        50167                       # number of overall misses
system.cpu1.dcache.overall_misses::total        50167                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1656693                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1656693                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       946275                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       946275                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16590                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16590                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2602968                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2602968                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2602968                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2602968                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.024123                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024123                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.010781                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.010781                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.032800                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.032800                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.024774                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.024774                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.019273                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.019273                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.019273                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.019273                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14057                       # number of writebacks
system.cpu1.dcache.writebacks::total            14057                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            47399                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999064                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5511549                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            47399                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           116.279858                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999064                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15626503                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15626503                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      7742087                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7742087                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      7742087                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7742087                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      7742087                       # number of overall hits
system.cpu1.icache.overall_hits::total        7742087                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        47443                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        47443                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        47443                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         47443                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        47443                       # number of overall misses
system.cpu1.icache.overall_misses::total        47443                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      7789530                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7789530                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      7789530                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7789530                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      7789530                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7789530                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.006091                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006091                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.006091                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006091                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.006091                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006091                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        47399                       # number of writebacks
system.cpu1.icache.writebacks::total            47399                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                2900                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 24010752                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       2962                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 7184                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7184                       # Transaction distribution
system.iobus.trans_dist::WriteReq              392072                       # Transaction distribution
system.iobus.trans_dist::WriteResp             392072                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        20574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          544                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         3128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        18048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        46292                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       752220                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       752220                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  798512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        82296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         4301                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1999                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        10152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       100924                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     24021872                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     24021872                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 24122796                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               376110                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               376110                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              3384990                       # Number of tag accesses
system.iocache.tags.data_accesses             3384990                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          942                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              942                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       375168                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       375168                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          942                       # number of demand (read+write) misses
system.iocache.demand_misses::total               942                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          942                       # number of overall misses
system.iocache.overall_misses::total              942                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          942                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            942                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       375168                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       375168                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          942                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             942                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          942                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            942                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          375184                       # number of writebacks
system.iocache.writebacks::total               375184                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     201637237                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests    100821898                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests          126                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops        21427326                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops     21427264                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops           62                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                6238                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp           58455516                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              12507                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             12507                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     82047630                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean      3131598                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         15634259                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             6971                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           1301                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            8272                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq          42366074                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp         42366074                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq        3131699                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      55317579                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      9394996                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side    293103229                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              302498225                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side    400851008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side  11502867944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total             11903718952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         82105441                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         283755485                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.075514                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.264221                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               262327894     92.45%     92.45% # Request fanout histogram
system.l2bus0.snoop_fanout::1                21427529      7.55%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::2                      62      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           283755485                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests        187756                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        90251                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests           76                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops          254311                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops       254295                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                   4                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp              87957                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               4397                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              4397                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        14057                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        47374                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict            27689                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              611                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            411                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp            1022                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              9591                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             9591                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          47443                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         40510                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu1.icache.mem_side::system.l2cache1.cpu_side       142260                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu1.dcache.mem_side::system.l2cache1.cpu_side       152794                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 295054                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu1.icache.mem_side::system.l2cache1.cpu_side      6068288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu1.dcache.mem_side::system.l2cache1.cpu_side      4141204                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                10209492                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         50476269                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          50664874                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.005024                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.070703                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                50410372     99.50%     99.50% # Request fanout histogram
system.l2bus1.snoop_fanout::1                  254486      0.50%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      16      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            50664874                       # Request fanout histogram
system.l2cache0.tags.replacements            25272355                       # number of replacements
system.l2cache0.tags.tagsinuse            3963.781253                       # Cycle average of tags in use
system.l2cache0.tags.total_refs             133977050                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs            25272355                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                5.301328                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1524.185720                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst     0.049811                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data     0.097912                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   117.765842                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data  2321.681968                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.372116                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.000012                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.000024                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.028751                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.566817                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.967720                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4074                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          266                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         3075                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          733                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.994629                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses          1680745715                       # Number of tag accesses
system.l2cache0.tags.data_accesses         1680745715                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     82047630                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     82047630                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks      3131598                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total      3131598                       # number of WritebackClean hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data     28710566                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total        28710566                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst      2898397                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total      2898397                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data     44093221                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     44093221                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst      2898397                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data     72803787                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           75702184                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst      2898397                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data     72803787                       # number of overall hits
system.l2cache0.overall_hits::total          75702184                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         6971                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         6971                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data         1301                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         1301                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data     13655508                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total      13655508                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst       233293                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       233293                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data     11224358                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total     11224358                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst       233293                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data     24879866                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total         25113159                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst       233293                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data     24879866                       # number of overall misses
system.l2cache0.overall_misses::total        25113159                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     82047630                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     82047630                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks      3131598                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total      3131598                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         6971                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         6971                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data         1301                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         1301                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data     42366074                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total     42366074                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst      3131690                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total      3131690                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data     55317579                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     55317579                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst      3131690                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data     97683653                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total      100815343                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst      3131690                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data     97683653                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total     100815343                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.322322                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.322322                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.074494                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.074494                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.202908                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.202908                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.074494                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.254698                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.249101                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.074494                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.254698                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.249101                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks       17095240                       # number of writebacks
system.l2cache0.writebacks::total            17095240                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               23820                       # number of replacements
system.l2cache1.tags.tagsinuse            3869.629613                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 56202                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               23820                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                2.359446                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   633.497662                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu1.inst     2.359771                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu1.data     2.001896                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus1.inst  1957.088301                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus1.data  1274.681983                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.154663                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu1.inst     0.000576                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu1.data     0.000489                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus1.inst     0.477805                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus1.data     0.311202                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.944734                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3926                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3925                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.958496                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses             1544654                       # Number of tag accesses
system.l2cache1.tags.data_accesses            1544654                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        14057                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        14057                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        47374                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        47374                       # number of WritebackClean hits
system.l2cache1.ReadExReq_hits::switch_cpus1.data         2062                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            2062                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus1.inst        39745                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        39745                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus1.data        22610                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total        22610                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus1.inst        39745                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus1.data        24672                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              64417                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus1.inst        39745                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus1.data        24672                       # number of overall hits
system.l2cache1.overall_hits::total             64417                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus1.data          611                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          611                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus1.data          411                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          411                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus1.data         7529                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          7529                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus1.inst         7692                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         7692                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus1.data        17900                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total        17900                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus1.inst         7692                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus1.data        25429                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            33121                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus1.inst         7692                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus1.data        25429                       # number of overall misses
system.l2cache1.overall_misses::total           33121                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        14057                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        14057                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        47374                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        47374                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus1.data          611                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          611                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus1.data          411                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          411                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus1.data         9591                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         9591                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus1.inst        47437                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        47437                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus1.data        40510                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        40510                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus1.inst        47437                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus1.data        50101                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          97538                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus1.inst        47437                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus1.data        50101                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         97538                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus1.data     0.785007                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.785007                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus1.inst     0.162152                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.162152                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus1.data     0.441866                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.441866                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus1.inst     0.162152                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus1.data     0.507555                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.339570                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus1.inst     0.162152                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus1.data     0.507555                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.339570                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           7145                       # number of writebacks
system.l2cache1.writebacks::total                7145                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               6242                       # Transaction distribution
system.membus0.trans_dist::ReadResp          11479768                       # Transaction distribution
system.membus0.trans_dist::WriteReq             16904                       # Transaction distribution
system.membus0.trans_dist::WriteResp            16904                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty     17470771                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         7871041                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            7565                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          1636                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           9201                       # Transaction distribution
system.membus0.trans_dist::ReadExReq         13655975                       # Transaction distribution
system.membus0.trans_dist::ReadExResp        13655975                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq     11473526                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       375168                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       375168                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port      1431457                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     73772443                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        37490                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     75241390                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        38200                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         8802                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        47002                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        97711                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      1029741                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      1127452                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              76415844                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     42949760                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side   2658366208                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        65832                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total   2701381800                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      1029376                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        35092                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total      1064468                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      2084864                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     21987200                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     24072064                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total             2726518332                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        56048357                       # Total snoops (count)
system.membus0.snoop_fanout::samples        107077914                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.523422                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.499451                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2               51030985     47.66%     47.66% # Request fanout histogram
system.membus0.snoop_fanout::3               56046929     52.34%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total          107077914                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                  4                       # Transaction distribution
system.membus1.trans_dist::ReadResp          10848994                       # Transaction distribution
system.membus1.trans_dist::WriteReq              4397                       # Transaction distribution
system.membus1.trans_dist::WriteResp             4397                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty     17013369                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         7650431                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            1451                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           612                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           2063                       # Transaction distribution
system.membus1.trans_dist::ReadExReq         13832387                       # Transaction distribution
system.membus1.trans_dist::ReadExResp        13832387                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq     10848990                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        50724                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        48747                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        99471                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     73940011                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     73940011                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              74039482                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port      1541888                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      1065300                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      2607188                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port   2665891648                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total   2665891648                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             2668498836                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                         1154749                       # Total snoops (count)
system.membus1.snoop_fanout::samples         50510193                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.022802                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.149272                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               49358456     97.72%     97.72% # Request fanout histogram
system.membus1.snoop_fanout::2                1151737      2.28%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           50510193                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements     28115282                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.669733                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs       186265                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs     28115282                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.006625                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     7.436871                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.025450                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     8.207412                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000000                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.464804                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.001591                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.512963                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.979358                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    440624723                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    440624723                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks     17289269                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total     17289269                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data        65414                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total        65414                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.inst            6                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data       117648                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total       117654                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.inst            6                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data       183062                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total       183068                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.inst            6                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data       183062                       # number of overall hits
system.numa_caches_downward0.overall_hits::total       183068                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          757                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          757                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data          201                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total          201                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data     13513043                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total     13513043                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst        22401                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data     10871750                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total     10894152                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       342656                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       342656                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst        22401                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data     24384793                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total     24407195                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst        22401                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data     24384793                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::total     24407195                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks     17289269                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total     17289269                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          757                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          757                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data          201                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total          201                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data     13578457                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total     13578457                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst        22407                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data     10989398                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total     11011806                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       342656                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       342656                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst        22407                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data     24567855                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total     24590263                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst        22407                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data     24567855                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total     24590263                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.995183                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.995183                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst     0.999732                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.989294                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.989316                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst     0.999732                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.992549                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.992555                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst     0.999732                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.992549                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.992555                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks     17106658                       # number of writebacks
system.numa_caches_downward0.writebacks::total     17106658                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         8500                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    10.365146                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs          300                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         8500                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.035294                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.004414                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus1.inst     5.800401                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus1.data     4.560330                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.000276                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus1.inst     0.362525                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus1.data     0.285021                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.647822                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses       204984                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       204984                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          355                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          355                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus1.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus1.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus1.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus1.data          257                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total          257                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus1.data          335                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          335                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus1.data          804                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          804                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus1.inst         5243                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus1.data         9694                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total        14937                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus1.inst         5243                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus1.data        10498                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total        15741                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus1.inst         5243                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus1.data        10498                       # number of overall misses
system.numa_caches_downward1.overall_misses::total        15741                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          355                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          355                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus1.data          257                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total          257                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus1.data          335                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          335                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus1.data          804                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          804                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus1.inst         5243                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus1.data         9695                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total        14938                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus1.inst         5243                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus1.data        10499                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total        15742                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus1.inst         5243                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus1.data        10499                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total        15742                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.999897                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999933                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus1.data     0.999905                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999936                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus1.data     0.999905                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999936                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          353                       # number of writebacks
system.numa_caches_downward1.writebacks::total          353                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         8493                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    10.365142                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          303                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         8493                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.035676                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.001134                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus1.inst     5.800847                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus1.data     4.563161                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.000071                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus1.inst     0.362553                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus1.data     0.285198                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.647821                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses       204954                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       204954                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          353                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          353                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus1.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus1.data            4                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            4                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus1.data            4                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            4                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus1.data          257                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total          257                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus1.data          335                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          335                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus1.data          804                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          804                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus1.inst         5243                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus1.data         9690                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total        14933                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus1.inst         5243                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus1.data        10494                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total        15737                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus1.inst         5243                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus1.data        10494                       # number of overall misses
system.numa_caches_upward0.overall_misses::total        15737                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          353                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          353                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus1.data          257                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total          257                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus1.data          335                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          335                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus1.data          804                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          804                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus1.inst         5243                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus1.data         9694                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total        14937                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus1.inst         5243                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus1.data        10498                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total        15741                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus1.inst         5243                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus1.data        10498                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total        15741                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.999587                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999732                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus1.data     0.999619                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999746                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus1.data     0.999619                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999746                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          347                       # number of writebacks
system.numa_caches_upward0.writebacks::total          347                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements     27898363                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.613144                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs       103809                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs     27898363                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.003721                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     7.249618                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.024180                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     8.339346                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.453101                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.001511                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.521209                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.975822                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    437755908                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    437755908                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks     17106658                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total     17106658                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data        30758                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total        30758                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.inst            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data        70753                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total        70754                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data       101511                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total       101512                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data       101511                       # number of overall hits
system.numa_caches_upward1.overall_hits::total       101512                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          761                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          761                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data          201                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total          201                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data     13482281                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       342656                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total     13824937                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst        22400                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data     10800997                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total     10823398                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst        22400                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data     24283278                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       342657                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total     24648335                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst        22400                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data     24283278                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       342657                       # number of overall misses
system.numa_caches_upward1.overall_misses::total     24648335                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks     17106658                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total     17106658                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          761                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          761                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data          201                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total          201                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data     13513039                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       342656                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total     13855695                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst        22401                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data     10871750                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total     10894152                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst        22401                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data     24384789                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       342657                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total     24749847                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst        22401                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data     24384789                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       342657                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total     24749847                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.997724                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.997780                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst     0.999955                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.993492                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.993505                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst     0.999955                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.995837                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.995898                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst     0.999955                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.995837                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.995898                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks     17006224                       # number of writebacks
system.numa_caches_upward1.writebacks::total     17006224                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits          2027422008                       # DTB read hits
system.switch_cpus0.dtb.read_misses           1890310                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses      2012085348                       # DTB read accesses
system.switch_cpus0.dtb.write_hits         1168143445                       # DTB write hits
system.switch_cpus0.dtb.write_misses           369361                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  28                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses     1126060951                       # DTB write accesses
system.switch_cpus0.dtb.data_hits          3195565453                       # DTB hits
system.switch_cpus0.dtb.data_misses           2259671                       # DTB misses
system.switch_cpus0.dtb.data_acv                   40                       # DTB access violations
system.switch_cpus0.dtb.data_accesses      3138146299                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         8211248916                       # ITB hits
system.switch_cpus0.itb.fetch_misses             2887                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     8211251803                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              8369729515                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         8350034950                       # Number of instructions committed
system.switch_cpus0.committedOps           8350034950                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   7880759737                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     337743152                       # Number of float alu accesses
system.switch_cpus0.num_func_calls          136295026                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts   1096184519                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          7880759737                       # number of integer instructions
system.switch_cpus0.num_fp_insts            337743152                       # number of float instructions
system.switch_cpus0.num_int_register_reads  11107695375                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   5474454807                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    418322442                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    216520251                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs           3202863933                       # number of memory refs
system.switch_cpus0.num_load_insts         2034344761                       # Number of load instructions
system.switch_cpus0.num_store_insts        1168519172                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      17431868.845985                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      8352297646.154015                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.997917                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.002083                       # Percentage of idle cycles
system.switch_cpus0.Branches               1288796966                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass    196331388      2.35%      2.35% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       4584371577     54.89%     57.24% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        57830639      0.69%     57.93% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     57.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd      190515058      2.28%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       47040492      0.56%     60.77% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            181      0.00%     60.77% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      24039997      0.29%     61.06% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        1515897      0.02%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt       1183215      0.01%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.09% # Class of executed instruction
system.switch_cpus0.op_class::MemRead      2052207987     24.57%     85.67% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite     1168567415     13.99%     99.66% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      28690815      0.34%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        8352294661                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits             1670998                       # DTB read hits
system.switch_cpus1.dtb.read_misses              2051                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    5                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses          123127                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             966663                       # DTB write hits
system.switch_cpus1.dtb.write_misses              194                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  23                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          58464                       # DTB write accesses
system.switch_cpus1.dtb.data_hits             2637661                       # DTB hits
system.switch_cpus1.dtb.data_misses              2245                       # DTB misses
system.switch_cpus1.dtb.data_acv                   28                       # DTB access violations
system.switch_cpus1.dtb.data_accesses          181591                       # DTB accesses
system.switch_cpus1.itb.fetch_hits            1551678                       # ITB hits
system.switch_cpus1.itb.fetch_misses             1139                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses        1552817                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              8370110162                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            7787257                       # Number of instructions committed
system.switch_cpus1.committedOps              7787257                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses      7452786                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses         11677                       # Number of float alu accesses
system.switch_cpus1.num_func_calls             298803                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts       600328                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts             7452786                       # number of integer instructions
system.switch_cpus1.num_fp_insts                11677                       # number of float instructions
system.switch_cpus1.num_int_register_reads     10213280                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      5817041                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         7139                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         7010                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs              2647506                       # number of memory refs
system.switch_cpus1.num_load_insts            1675369                       # Number of load instructions
system.switch_cpus1.num_store_insts            972137                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      8362323519.717959                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      7786642.282041                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000930                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999070                       # Percentage of idle cycles
system.switch_cpus1.Branches                  1043550                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        71180      0.91%      0.91% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          4662561     59.86%     60.77% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           26134      0.34%     61.11% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           2757      0.04%     61.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              3      0.00%     61.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            518      0.01%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         1709134     21.94%     83.09% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         972642     12.49%     95.58% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        344601      4.42%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           7789530                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq               4                       # Transaction distribution
system.system_bus.trans_dist::ReadResp       10909093                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           4397                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          4397                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty     17107011                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      7649641                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         1018                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          536                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         1554                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq      13856499                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp     13856499                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq     10909089                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     74250995                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     74250995                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        48743                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        48743                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           74299738                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side   2678816320                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   2678816320                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      1065108                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total      1065108                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          2679881428                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     29079333                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      78603079                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.369895                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.482776                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1            49528195     63.01%     63.01% # Request fanout histogram
system.system_bus.snoop_fanout::2            29074884     36.99%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total        78603079                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
