Info: Generated by version: 24.1 build 115
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/angela/Documents/github/cva6/corev_apu/fpga/intel/emif_cal.ip --block-symbol-file --output-directory=/home/angela/Documents/github/cva6/corev_apu/fpga/intel/emif_cal --family="Agilex 7" --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/angela/Documents/github/cva6/corev_apu/fpga/intel/emif_cal.ip --synthesis=VERILOG --output-directory=/home/angela/Documents/github/cva6/corev_apu/fpga/intel/emif_cal --family="Agilex 7" --part=AGFB014R24B2E2V
Info: emif_cal: "Transforming system: emif_cal"
Info: emif_cal: "Naming system components in system: emif_cal"
Info: emif_cal: "Processing generation queue"
Info: emif_cal: "Generating: emif_cal"
Info: emif_cal: "Generating: emif_cal_altera_emif_cal_274_kaypsya"
Info: emif_cal: "Generating: emif_cal_altera_emif_cal_iossm_274_yagv7fq"
Info: emif_cal: Done "emif_cal" with 3 modules, 11 files
Info: Finished: Create HDL design files for synthesis
