// Seed: 3617842525
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_4 = id_2 != 1;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    input logic id_2,
    output tri0 id_3,
    output logic id_4,
    output tri1 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    output tri id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
  logic id_12 = id_2;
  always @(*) begin : LABEL_0
    if (1) begin : LABEL_0
      id_1 <= id_2;
    end else if (id_2) if (1) id_4 <= 1 != 1 > 1'b0;
  end
endmodule
