$date
	Tue Oct 28 12:12:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module lut_tb $end
$var wire 32 ! instruction_memory_v [31:0] $end
$var wire 1 " halt_f $end
$var wire 2 # err_bits [1:0] $end
$var wire 32 $ data_memory_in_v [31:0] $end
$var reg 32 % actual_value [31:0] $end
$var reg 32 & addr [31:0] $end
$var reg 1 ' clk $end
$var reg 1 ( clk_en $end
$var reg 32 ) expected_value [31:0] $end
$var reg 256 * line [255:0] $end
$var reg 1 + rst $end
$var reg 1 , seen_halt $end
$var reg 32 - value [31:0] $end
$var integer 32 . fd [31:0] $end
$var integer 32 / mem [31:0] $end
$scope module dut $end
$var wire 1 ' clk $end
$var wire 1 ( clk_en $end
$var wire 1 " halt_f $end
$var wire 1 + rst $end
$var wire 1 0 writeBit $end
$var wire 1 1 readBit $end
$var wire 32 2 programCounter [31:0] $end
$var wire 32 3 instruction_memory_v [31:0] $end
$var wire 32 4 instruction [31:0] $end
$var wire 1 5 halt $end
$var wire 2 6 err_bits [1:0] $end
$var wire 32 7 data_memory_in_v [31:0] $end
$var wire 32 8 dataOutMem [31:0] $end
$var wire 32 9 dataIn [31:0] $end
$var wire 32 : addressFetch [31:0] $end
$scope module memMod $end
$var wire 1 ; instruction_memory_en $end
$var wire 1 ' mem_Clk $end
$var wire 32 < instruction_memory_a [31:0] $end
$var wire 1 5 halt_f $end
$var wire 1 0 data_memory_write $end
$var wire 1 1 data_memory_read $end
$var wire 32 = data_memory_out_v [31:0] $end
$var wire 32 > data_memory_a [31:0] $end
$var reg 8 ? a [7:0] $end
$var reg 8 @ b [7:0] $end
$var reg 8 A c [7:0] $end
$var reg 8 B d [7:0] $end
$var reg 32 C data_memory_in_v [31:0] $end
$var reg 32 D instruction_memory_v [31:0] $end
$var integer 32 E fd [31:0] $end
$var integer 32 F i [31:0] $end
$upscope $end
$scope module scc $end
$var wire 1 ' clk $end
$var wire 1 ( clk_en $end
$var wire 32 G dataIn [31:0] $end
$var wire 32 H instruction [31:0] $end
$var wire 32 I memoryDataIn [31:0] $end
$var wire 1 + rst $end
$var wire 1 0 writeFlag $end
$var wire 32 J ucode_inst [31:0] $end
$var wire 1 K specialEncoding $end
$var wire 1 L setFlags $end
$var wire 4 M secondLevelDecode [3:0] $end
$var wire 1 N regWrite $end
$var wire 1 O regRead $end
$var wire 32 P readDataSec [31:0] $end
$var wire 32 Q readDataFirst [31:0] $end
$var wire 32 R readDataDest [31:0] $end
$var wire 32 S programCounter [31:0] $end
$var wire 4 T out_sourceSecReg [3:0] $end
$var wire 4 U out_sourceFirstReg [3:0] $end
$var wire 16 V out_imm [15:0] $end
$var wire 4 W out_destRegister [3:0] $end
$var wire 7 X opcode [6:0] $end
$var wire 1 Y mux_ctrl $end
$var wire 2 Z mul_type [1:0] $end
$var wire 1 [ mul_trigger $end
$var wire 1 \ mul_release $end
$var wire 1 1 memoryRead $end
$var wire 1 ] loadStore $end
$var wire 32 ^ instructionForID [31:0] $end
$var wire 1 5 halt $end
$var wire 4 _ flags_ucode_to_exe [3:0] $end
$var wire 4 ` flags_out [3:0] $end
$var wire 2 a firstLevelDecode [1:0] $end
$var wire 32 b filtered_instruction [31:0] $end
$var wire 1 c exe_writeToReg $end
$var wire 32 d exe_writeData [31:0] $end
$var wire 4 e exe_readRegSec [3:0] $end
$var wire 4 f exe_readRegFirst [3:0] $end
$var wire 4 g exe_readRegDest [3:0] $end
$var wire 1 h exeOverrideBR $end
$var wire 1 i exeOverride $end
$var wire 16 j exeData [15:0] $end
$var wire 1 k dataRegisterImm $end
$var wire 1 l dataRegister $end
$var wire 32 m dataOut [31:0] $end
$var wire 4 n branchInstruction [3:0] $end
$var wire 1 o branch $end
$var wire 3 p aluFunction [2:0] $end
$var wire 32 q addressIn [31:0] $end
$var reg 32 r data_memory_v [31:0] $end
$var reg 2 s err_bits [1:0] $end
$var reg 32 t instruction_memory_v [31:0] $end
$scope module EXE $end
$var wire 1 ' clk $end
$var wire 32 u memoryDataIn [31:0] $end
$var wire 1 + rst $end
$var wire 1 K specialEncoding $end
$var wire 4 v sourceSecReg [3:0] $end
$var wire 4 w sourceFirstReg [3:0] $end
$var wire 1 L setFlags $end
$var wire 4 x secondLevelDecode [3:0] $end
$var wire 32 y readDataSec [31:0] $end
$var wire 32 z readDataFirst [31:0] $end
$var wire 32 { readDataDest [31:0] $end
$var wire 7 | opcode_in [6:0] $end
$var wire 2 } mul_type [1:0] $end
$var wire 1 \ mul_release $end
$var wire 16 ~ imm [15:0] $end
$var wire 4 !" flags_back_in [3:0] $end
$var wire 2 "" firstLevelDecode [1:0] $end
$var wire 4 #" destReg [3:0] $end
$var wire 4 $" branchInstruction [3:0] $end
$var wire 3 %" aluFunctions [2:0] $end
$var reg 33 &" aluRegister [32:0] $end
$var reg 16 '" exeData [15:0] $end
$var reg 1 i exeOverride $end
$var reg 1 h exeOverrideBR $end
$var reg 4 (" flags [3:0] $end
$var reg 4 )" flags_next [3:0] $end
$var reg 4 *" flags_out [3:0] $end
$var reg 1 +" help_trigger $end
$var reg 32 ," immExt [31:0] $end
$var reg 32 -" memoryAddressOut [31:0] $end
$var reg 32 ." memoryDataOut [31:0] $end
$var reg 1 1 memoryRead $end
$var reg 1 0 memoryWrite $end
$var reg 4 /" readRegDest [3:0] $end
$var reg 4 0" readRegFirst [3:0] $end
$var reg 4 1" readRegSec [3:0] $end
$var reg 33 2" tempDiff [32:0] $end
$var reg 32 3" writeData [31:0] $end
$var reg 1 c writeToReg $end
$upscope $end
$scope module ID $end
$var wire 1 ' clk $end
$var wire 1 + rst $end
$var wire 1 4" specialBit $end
$var wire 4 5" sourceSecReg [3:0] $end
$var wire 4 6" sourceFirstReg [3:0] $end
$var wire 4 7" secondLevelDecode [3:0] $end
$var wire 7 8" opcode [6:0] $end
$var wire 32 9" instruction [31:0] $end
$var wire 16 :" imm [15:0] $end
$var wire 2 ;" firstLevelDecode [1:0] $end
$var wire 4 <" destReg [3:0] $end
$var wire 4 =" branchCondition [3:0] $end
$var wire 3 >" aluOperationCommands [2:0] $end
$var reg 3 ?" aluFunction [2:0] $end
$var reg 1 o branch $end
$var reg 4 @" branchInstruction [3:0] $end
$var reg 1 l dataRegister $end
$var reg 1 k dataRegisterImm $end
$var reg 2 A" firstLevelDecode_out [1:0] $end
$var reg 1 5 halt $end
$var reg 1 ] loadStore $end
$var reg 1 [ mul_trigger $end
$var reg 2 B" mul_type [1:0] $end
$var reg 7 C" opcode_out [6:0] $end
$var reg 4 D" out_destRegister [3:0] $end
$var reg 16 E" out_imm [15:0] $end
$var reg 4 F" out_sourceFirstReg [3:0] $end
$var reg 4 G" out_sourceSecReg [3:0] $end
$var reg 1 O regRead $end
$var reg 1 N regWrite $end
$var reg 4 H" secondLevelDecode_out [3:0] $end
$var reg 1 L setFlags $end
$var reg 1 K specialEncoding $end
$upscope $end
$scope module IF $end
$var wire 1 ' clk $end
$var wire 16 I" exeData [15:0] $end
$var wire 1 i exeOverride $end
$var wire 1 h exeOverrideBR $end
$var wire 32 J" fetchedInstruction [31:0] $end
$var wire 16 K" imm16_exe [15:0] $end
$var wire 7 L" opcode [6:0] $end
$var wire 1 + rst $end
$var wire 32 M" readDataFirst [31:0] $end
$var wire 16 N" imm16 [15:0] $end
$var wire 32 O" for_br [31:0] $end
$var wire 1 Y control $end
$var wire 32 P" branchOffsetAddress_exe [31:0] $end
$var wire 32 Q" branchOffsetAddress [31:0] $end
$var parameter 32 R" sFilter $end
$var parameter 32 S" sIdle $end
$var parameter 32 T" sUcode $end
$var reg 32 U" PC_next [31:0] $end
$var reg 32 V" filteredInstruction [31:0] $end
$var reg 32 W" programCounter [31:0] $end
$var reg 2 X" state [1:0] $end
$var reg 2 Y" stateNext [1:0] $end
$upscope $end
$scope module REGFILE $end
$var wire 1 ' clk $end
$var wire 32 Z" dbg_R0 [31:0] $end
$var wire 32 [" dbg_R1 [31:0] $end
$var wire 32 \" dbg_R10 [31:0] $end
$var wire 32 ]" dbg_R11 [31:0] $end
$var wire 32 ^" dbg_R12 [31:0] $end
$var wire 32 _" dbg_R13 [31:0] $end
$var wire 32 `" dbg_R14 [31:0] $end
$var wire 32 a" dbg_R15 [31:0] $end
$var wire 32 b" dbg_R2 [31:0] $end
$var wire 32 c" dbg_R3 [31:0] $end
$var wire 32 d" dbg_R4 [31:0] $end
$var wire 32 e" dbg_R5 [31:0] $end
$var wire 32 f" dbg_R6 [31:0] $end
$var wire 32 g" dbg_R7 [31:0] $end
$var wire 32 h" dbg_R8 [31:0] $end
$var wire 32 i" dbg_R9 [31:0] $end
$var wire 32 j" out_rd [31:0] $end
$var wire 32 k" out_rs1 [31:0] $end
$var wire 32 l" out_rs2 [31:0] $end
$var wire 4 m" rd [3:0] $end
$var wire 4 n" rs1 [3:0] $end
$var wire 4 o" rs2 [3:0] $end
$var wire 1 + rst $end
$var wire 1 c write $end
$var wire 32 p" writeData [31:0] $end
$var integer 32 q" i [31:0] $end
$upscope $end
$scope module Ucode $end
$var wire 1 ' clk $end
$var wire 4 r" dest_reg [3:0] $end
$var wire 4 s" flags_in [3:0] $end
$var wire 16 t" immediate [15:0] $end
$var wire 2 u" mul_type [1:0] $end
$var wire 32 v" readDataSecond [31:0] $end
$var wire 1 + rst $end
$var wire 4 w" source_reg [3:0] $end
$var wire 1 [ start_mul $end
$var parameter 7 x" ADDS_OPCODE $end
$var parameter 7 y" ADD_OPCODE $end
$var parameter 7 z" MOV_OPCODE $end
$var parameter 2 {" MULI $end
$var parameter 2 |" MULR $end
$var parameter 2 }" MULSI $end
$var parameter 2 ~" MULSR $end
$var parameter 7 !# NOT_OPCODE $end
$var parameter 7 "# SUBI_OPCODE $end
$var parameter 7 ## SUBS_OPCODE $end
$var parameter 7 $# SUB_OPCODE $end
$var parameter 3 %# sClear $end
$var parameter 3 &# sFix_it $end
$var parameter 3 '# sHalt $end
$var parameter 3 (# sIdle $end
$var parameter 3 )# sKeep_adding $end
$var parameter 3 *# sMov $end
$var reg 16 +# corrected_imm [15:0] $end
$var reg 32 ,# corrected_readDataSecond [31:0] $end
$var reg 16 -# count_next [15:0] $end
$var reg 16 .# count_reg [15:0] $end
$var reg 4 /# dest_reg_hold [3:0] $end
$var reg 2 0# fix [1:0] $end
$var reg 2 1# fix_next [1:0] $end
$var reg 4 2# flags_back_out [3:0] $end
$var reg 4 3# flags_hold [3:0] $end
$var reg 1 \ mul_release $end
$var reg 1 Y mux_ctrl $end
$var reg 32 4# output_instruction [31:0] $end
$var reg 32 5# register_decrementer_count [31:0] $end
$var reg 32 6# register_decrementer_count_next [31:0] $end
$var reg 3 7# state_next [2:0] $end
$var reg 3 8# state_reg [2:0] $end
$var reg 2 9# true_mul_type [1:0] $end
$var reg 4 :# true_source_reg [3:0] $end
$upscope $end
$scope module mux $end
$var wire 1 Y control $end
$var wire 32 ;# filtered_instruction [31:0] $end
$var wire 32 <# ucode_instruction [31:0] $end
$var reg 32 =# finalized_instruction [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 *#
b11 )#
b0 (#
b100 '#
b101 &#
b1 %#
b110010 $#
b111010 ##
b10010 "#
b110110 !#
b11 ~"
b10 }"
b1 |"
b0 {"
b0 z"
b110001 y"
b111001 x"
b10 T"
b0 S"
b1 R"
$end
#0
$dumpvars
bx =#
b11001000000000000000000000000000 <#
bx ;#
bx :#
bx 9#
b0 8#
b0 7#
bx 6#
bx 5#
b11001000000000000000000000000000 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
b0 .#
b0 -#
bx ,#
bx +#
bx w"
b0 v"
bx u"
bx t"
b0 s"
bx r"
b10000 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
bx V"
b100 U"
b10101000000 Q"
bx P"
b0 O"
b10101000000 N"
b0 M"
bx L"
bx K"
b10101000000 J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
x4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
x+"
b0 *"
b0 )"
b0 ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
b0 {
b0 z
b0 y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
b0 q
bx p
xo
bx n
b0 m
xl
xk
bx j
0i
0h
b0 g
b0 f
b0 e
b0 d
0c
bx b
bx a
b0 `
bx _
bx ^
x]
0\
x[
bx Z
0Y
bx X
bx W
bx V
bx U
bx T
b0 S
b0 R
b0 Q
b0 P
xO
xN
bx M
xL
xK
b11001000000000000000000000000000 J
bx I
b10101000000 H
bx G
bx F
bx E
b10101000000 D
bx C
bx B
bx A
bx @
bx ?
b0 >
b0 =
b0 <
1;
b0 :
bx 9
b0 8
bx 7
bx 6
x5
b10101000000 4
bx 3
b0 2
01
00
bx /
bx .
bx -
0,
1+
bx *
bx )
1(
1'
bx &
bx %
bx $
bx #
x"
bx !
$end
#10000
0'
#20000
b10000 q"
1'
#30000
0'
#40000
b10000 q"
1'
#50000
0'
#60000
1c
b10101000000 d
b10101000000 3"
b10101000000 p"
b0 X
b0 |
b0 C"
b0 L"
b0 M
b0 x
b0 H"
b0 a
b0 ""
b0 A"
0K
b10101000000 P"
b10101000000 K"
b10101000000 j
b10101000000 '"
b10101000000 I"
b10101000000 t"
b0 8"
b10101000000 :"
b0 5"
b0 6"
b0 <"
b0 ="
b0 >"
b0 7"
04"
b0 ;"
0"
05
0[
b10101000000 V
b10101000000 ~
b10101000000 E"
b0 T
b0 v
b0 G"
b0 U
b0 w
b0 F"
b0 w"
b0 W
b0 #"
b0 D"
b0 r"
1O
1N
b0 n
b0 $"
b0 @"
b0 p
b0 %"
b0 ?"
xL
1k
0l
0]
0o
b10101000000 ^
b10101000000 9"
b10101000000 =#
b10101000000 b
b10101000000 V"
b10101000000 ;#
b1 X"
b1 Y"
1'
0+
#70000
0'
#80000
b1 g
b1 /"
b1 m"
b10010110 P"
b10010110 K"
b10010110 j
b10010110 '"
b10010110 I"
b10010110 t"
b1 W
b1 #"
b1 D"
b1 r"
b10010110 :"
b1 <"
b1 ="
b10010110 V
b10010110 ~
b10010110 E"
1O
1N
xL
1k
b1000000000000010010110 ^
b1000000000000010010110 9"
b1000000000000010010110 =#
b10010110 Q"
b10010110 N"
b1000000000000010010110 b
b1000000000000010010110 V"
b1000000000000010010110 ;#
b1000000000000010010110 4
b1000000000000010010110 D
b1000000000000010010110 H
b1000000000000010010110 J"
b1000 U"
b10101000000 O"
b10010110 d
b10010110 3"
b10010110 p"
1c
b100 2
b100 <
b100 S
b100 W"
b0 R
b0 {
b0 j"
b10101000000 Q
b10101000000 z
b10101000000 M"
b10101000000 k"
b10101000000 P
b10101000000 y
b10101000000 l"
b10101000000 v"
b10101000000 Z"
1'
#90000
0'
#100000
b110010000 P"
b110010000 K"
b110010000 j
b110010000 '"
b110010000 I"
b110010000 t"
b110010000 :"
b1001 <"
b1001 ="
b110010000 V
b110010000 ~
b110010000 E"
b1001 W
b1001 #"
b1001 D"
b1001 r"
1O
1N
xL
1k
b1001000000000000110010000 ^
b1001000000000000110010000 9"
b1001000000000000110010000 =#
b110010000 Q"
b110010000 N"
b1001000000000000110010000 b
b1001000000000000110010000 V"
b1001000000000000110010000 ;#
b1001000000000000110010000 4
b1001000000000000110010000 D
b1001000000000000110010000 H
b1001000000000000110010000 J"
b110010000 d
b110010000 3"
b110010000 p"
1c
b1001 g
b1001 /"
b1001 m"
b1100 U"
b0 R
b0 {
b0 j"
b10010110 ["
b1000 2
b1000 <
b1000 S
b1000 W"
1'
#110000
0'
#120000
b10010110 O"
b10 )"
b111100 2"
b1011010 ,"
b10010110 Q
b10010110 z
b10010110 M"
b10010110 k"
b1 f
b1 0"
b1 n"
b1011010 P"
b1011010 K"
b1011010 j
b1011010 '"
b1011010 I"
b1011010 t"
b1 U
b1 w
b1 F"
b1 w"
b11010 X
b11010 |
b11010 C"
b11010 L"
b10 p
b10 %"
b10 ?"
b1010 M
b1010 x
b1010 H"
1K
b11010 8"
b1011010 :"
b1 6"
b1110 <"
b1110 ="
b10 >"
b1010 7"
14"
b1011010 V
b1011010 ~
b1011010 E"
b1110 W
b1110 #"
b1110 D"
b1110 r"
1O
1N
xL
1k
b110101110000100000000001011010 ^
b110101110000100000000001011010 9"
b110101110000100000000001011010 =#
b1011010 Q"
b1011010 N"
b110101110000100000000001011010 b
b110101110000100000000001011010 V"
b110101110000100000000001011010 ;#
b110101110000100000000001011010 4
b110101110000100000000001011010 D
b110101110000100000000001011010 H
b110101110000100000000001011010 J"
b10000 U"
b111100 d
b111100 3"
b111100 p"
1c
b1110 g
b1110 /"
b1110 m"
b1100 2
b1100 <
b1100 S
b1100 W"
b0 R
b0 {
b0 j"
b110010000 i"
1'
#130000
0'
#140000
b10101000000 O"
1i
b10100 P"
b10100 K"
b10100 j
b10100 '"
b10100 I"
b10100 t"
b10 n
b10 $"
b10 @"
1o
b1100001 X
b1100001 |
b1100001 C"
b1100001 L"
b1 M
b1 x
b1 H"
b11 a
b11 ""
b11 A"
0K
b1100001 8"
b10100 :"
b0 6"
b10 <"
b10 ="
b1 >"
b1 7"
04"
b11 ;"
b10100 V
b10100 ~
b10100 E"
b0 U
b0 w
b0 F"
b0 w"
b0 W
b0 #"
b0 D"
b0 r"
1O
0N
b1 p
b1 %"
b1 ?"
xL
0k
b11000010010000000000000000010100 ^
b11000010010000000000000000010100 9"
b11000010010000000000000000010100 =#
b10100 Q"
b10100 N"
b11000010010000000000000000010100 b
b11000010010000000000000000010100 V"
b11000010010000000000000000010100 ;#
b11000010010000000000000000010100 4
b11000010010000000000000000010100 D
b11000010010000000000000000010100 H
b11000010010000000000000000010100 J"
b10 `
b10 *"
b10 s"
b0 2"
b0 ,"
b0 d
b0 3"
b0 p"
0c
b10101000000 Q
b10101000000 z
b10101000000 M"
b10101000000 k"
b0 f
b0 0"
b0 n"
b10101000000 R
b10101000000 {
b10101000000 j"
b0 g
b0 /"
b0 m"
b100100 U"
b10 ("
b10000 2
b10000 <
b10000 S
b10000 W"
1'
#150000
0'
#160000
b10010110 O"
b1000 )"
b11111111111111111111111111100010 d
b11111111111111111111111111100010 3"
b11111111111111111111111111100010 p"
b111111111111111111111111111100010 2"
b10110100 ,"
1c
b10010110 Q
b10010110 z
b10010110 M"
b10010110 k"
b1 f
b1 0"
b1 n"
b0 R
b0 {
b0 j"
b1110 g
b1110 /"
b1110 m"
b10110100 P"
b10110100 K"
b10110100 j
b10110100 '"
b10110100 I"
b10110100 t"
1N
b1 U
b1 w
b1 F"
b1 w"
b1110 W
b1110 #"
b1110 D"
b1110 r"
1k
b11010 X
b11010 |
b11010 C"
b11010 L"
b1010 M
b1010 x
b1010 H"
b0 a
b0 ""
b0 A"
1K
0i
b11010 8"
b10110100 :"
b1 6"
b1110 <"
b1110 ="
b10 >"
b1010 7"
14"
b0 ;"
b10110100 V
b10110100 ~
b10110100 E"
1O
b0 n
b0 $"
b0 @"
b10 p
b10 %"
b10 ?"
xL
0o
b110101110000100000000010110100 ^
b110101110000100000000010110100 9"
b110101110000100000000010110100 =#
b10110100 Q"
b10110100 N"
b110101110000100000000010110100 b
b110101110000100000000010110100 V"
b110101110000100000000010110100 ;#
b110101110000100000000010110100 4
b110101110000100000000010110100 D
b110101110000100000000010110100 H
b110101110000100000000010110100 J"
b101000 U"
b100100 2
b100100 <
b100100 S
b100100 W"
1'
#170000
0'
#180000
b10101000000 O"
b11100 P"
b11100 K"
b11100 j
b11100 '"
b11100 I"
b11100 t"
b10 n
b10 $"
b10 @"
1o
b1100001 X
b1100001 |
b1100001 C"
b1100001 L"
b1 M
b1 x
b1 H"
b11 a
b11 ""
b11 A"
0K
b1100001 8"
b11100 :"
b0 6"
b10 <"
b10 ="
b1 >"
b1 7"
04"
b11 ;"
b11100 V
b11100 ~
b11100 E"
b0 U
b0 w
b0 F"
b0 w"
b0 W
b0 #"
b0 D"
b0 r"
1O
0N
b1 p
b1 %"
b1 ?"
xL
0k
b11000010010000000000000000011100 ^
b11000010010000000000000000011100 9"
b11000010010000000000000000011100 =#
b11100 Q"
b11100 N"
b11000010010000000000000000011100 b
b11000010010000000000000000011100 V"
b11000010010000000000000000011100 ;#
b11000010010000000000000000011100 4
b11000010010000000000000000011100 D
b11000010010000000000000000011100 H
b11000010010000000000000000011100 J"
b1000 `
b1000 *"
b1000 s"
b0 2"
b0 ,"
b0 d
b0 3"
b0 p"
0c
b10101000000 Q
b10101000000 z
b10101000000 M"
b10101000000 k"
b0 f
b0 0"
b0 n"
b10101000000 R
b10101000000 {
b10101000000 j"
b0 g
b0 /"
b0 m"
b101100 U"
b1000 ("
b101000 2
b101000 <
b101000 S
b101000 W"
1'
#190000
0'
#200000
1c
b10110100 d
b10110100 3"
b10110100 p"
b0 R
b0 {
b0 j"
b11 g
b11 /"
b11 m"
b10110100 P"
b10110100 K"
b10110100 j
b10110100 '"
b10110100 I"
b10110100 t"
1N
b11 W
b11 #"
b11 D"
b11 r"
1k
b0 X
b0 |
b0 C"
b0 L"
b0 M
b0 x
b0 H"
b0 a
b0 ""
b0 A"
b0 8"
b10110100 :"
b11 <"
b11 ="
b0 >"
b0 7"
b0 ;"
b10110100 V
b10110100 ~
b10110100 E"
1O
b0 n
b0 $"
b0 @"
b0 p
b0 %"
b0 ?"
xL
0o
b11000000000000010110100 ^
b11000000000000010110100 9"
b11000000000000010110100 =#
b10110100 Q"
b10110100 N"
b11000000000000010110100 b
b11000000000000010110100 V"
b11000000000000010110100 ;#
b11000000000000010110100 4
b11000000000000010110100 D
b11000000000000010110100 H
b11000000000000010110100 J"
b110000 U"
b101100 2
b101100 <
b101100 S
b101100 W"
1'
#210000
0'
#220000
b10110100 O"
b11110 &"
b10010110 P
b10010110 y
b10010110 l"
b10010110 v"
b1 e
b1 1"
b1 o"
b10110100 Q
b10110100 z
b10110100 M"
b10110100 k"
b11 f
b11 0"
b11 n"
b0 P"
b0 K"
b0 j
b0 '"
b0 I"
b0 t"
b1 T
b1 v
b1 G"
b11 U
b11 w
b11 F"
b11 w"
1l
b110010 X
b110010 |
b110010 C"
b110010 L"
b10 p
b10 %"
b10 ?"
b10 M
b10 x
b10 H"
b1 a
b1 ""
b1 A"
1K
b110010 8"
b10000000000000 :"
b1 5"
b11 6"
b10 >"
b10 7"
14"
b1 ;"
b0 V
b0 ~
b0 E"
b11 W
b11 #"
b11 D"
b11 r"
0O
0N
xL
0k
b1100100011001100010000000000000 ^
b1100100011001100010000000000000 9"
b1100100011001100010000000000000 =#
b10000000000000 Q"
b10000000000000 N"
b1100100011001100010000000000000 b
b1100100011001100010000000000000 V"
b1100100011001100010000000000000 ;#
b1100100011001100010000000000000 4
b1100100011001100010000000000000 D
b1100100011001100010000000000000 H
b1100100011001100010000000000000 J"
b11110 d
b11110 3"
b11110 p"
1c
b11 g
b11 /"
b11 m"
b110100 U"
b10110100 R
b10110100 {
b10110100 j"
b10110100 c"
b110000 2
b110000 <
b110000 S
b110000 W"
1'
#230000
0'
#240000
b10 P"
b10 K"
b10 j
b10 '"
b10 I"
b10 t"
1N
b10 V
b10 ~
b10 E"
1O
1k
b100 X
b100 |
b100 C"
b100 L"
b100 M
b100 x
b100 H"
b0 a
b0 ""
b0 A"
0K
b100 8"
b10 :"
b0 5"
b10 <"
b10 ="
b100 >"
b100 7"
04"
b0 ;"
b0 T
b0 v
b0 G"
b11 U
b11 w
b11 F"
b11 w"
b10 W
b10 #"
b10 D"
b10 r"
b100 p
b100 %"
b100 ?"
xL
0l
b1000010001100000000000000010 ^
b1000010001100000000000000010 9"
b1000010001100000000000000010 =#
b10 Q"
b10 N"
b1000010001100000000000000010 b
b1000010001100000000000000010 V"
b1000010001100000000000000010 ;#
b1000010001100000000000000010 4
b1000010001100000000000000010 D
b1000010001100000000000000010 H
b1000010001100000000000000010 J"
b111000 U"
b11110 O"
b111111111111111111111111110001000 &"
b1111000 d
b1111000 3"
b1111000 p"
1c
b10101000000 P
b10101000000 y
b10101000000 l"
b10101000000 v"
b0 e
b0 1"
b0 o"
b11 f
b11 0"
b11 n"
b10 g
b10 /"
b10 m"
b110100 2
b110100 <
b110100 S
b110100 W"
b0 R
b0 {
b0 j"
b11110 Q
b11110 z
b11110 M"
b11110 k"
b11110 c"
1'
#250000
0'
#260000
b10101000000 O"
b10110111000 &"
b1111000 P
b1111000 y
b1111000 l"
b1111000 v"
b10 e
b10 1"
b10 o"
b0 P"
b0 K"
b0 j
b0 '"
b0 I"
b0 t"
b10 T
b10 v
b10 G"
1l
b110001 X
b110001 |
b110001 C"
b110001 L"
b1 M
b1 x
b1 H"
b1 a
b1 ""
b1 A"
1K
b110001 8"
b100000000000000 :"
b10 5"
b0 6"
b11 <"
b11 ="
b1 >"
b1 7"
14"
b1 ;"
b0 V
b0 ~
b0 E"
b0 U
b0 w
b0 F"
b0 w"
b11 W
b11 #"
b11 D"
b11 r"
0O
0N
b1 p
b1 %"
b1 ?"
xL
0k
b1100010011000000100000000000000 ^
b1100010011000000100000000000000 9"
b1100010011000000100000000000000 =#
b100000000000000 Q"
b100000000000000 N"
b1100010011000000100000000000000 b
b1100010011000000100000000000000 V"
b1100010011000000100000000000000 ;#
b1100010011000000100000000000000 4
b1100010011000000100000000000000 D
b1100010011000000100000000000000 H
b1100010011000000100000000000000 J"
b10110111000 d
b10110111000 3"
b10110111000 p"
1c
b10101000000 Q
b10101000000 z
b10101000000 M"
b10101000000 k"
b0 f
b0 0"
b0 n"
b11 g
b11 /"
b11 m"
b111100 U"
b11110 R
b11110 {
b11110 j"
b1111000 b"
b111000 2
b111000 <
b111000 S
b111000 W"
1'
#270000
0'
#280000
b110010 9
b110010 C
b110010 G
b110010 I
b110010 u
b10110111000 O"
11
b10110111000 :
b10110111000 >
b10110111000 q
b10110111000 -"
b10110111000 Q
b10110111000 z
b10110111000 M"
b10110111000 k"
b11 f
b11 0"
b11 n"
b11 U
b11 w
b11 F"
b11 w"
1]
b1000000 X
b1000000 |
b1000000 C"
b1000000 L"
b0 M
b0 x
b0 H"
b10 a
b10 ""
b10 A"
0K
b1000000 8"
b0 :"
b0 5"
b11 6"
b100 <"
b100 ="
b0 >"
b0 7"
04"
b10 ;"
b0 T
b0 v
b0 G"
b100 W
b100 #"
b100 D"
b100 r"
b0 p
b0 %"
b0 ?"
xL
0l
b10000000100001100000000000000000 ^
b10000000100001100000000000000000 9"
b10000000100001100000000000000000 =#
b0 Q"
b0 N"
b10000000100001100000000000000000 b
b10000000100001100000000000000000 V"
b10000000100001100000000000000000 ;#
b10000000100001100000000000000000 4
b10000000100001100000000000000000 D
b10000000100001100000000000000000 H
b10000000100001100000000000000000 J"
b1000000 U"
b110010 d
b110010 3"
b110010 p"
1c
b10101000000 P
b10101000000 y
b10101000000 l"
b10101000000 v"
b0 e
b0 1"
b0 o"
b100 g
b100 /"
b100 m"
b111100 2
b111100 <
b111100 S
b111100 W"
b0 R
b0 {
b0 j"
b10110111000 c"
1'
#290000
0'
#300000
b10101000000 O"
b1000000 P"
b1000000 K"
b1000000 j
b1000000 '"
b1000000 I"
b1000000 t"
b1000000 V
b1000000 ~
b1000000 E"
1O
1o
b1100000 X
b1100000 |
b1100000 C"
b1100000 L"
b11 a
b11 ""
b11 A"
b1100000 8"
b1000000 :"
b0 6"
b0 <"
b0 ="
b11 ;"
b0 U
b0 w
b0 F"
b0 w"
b0 W
b0 #"
b0 D"
b0 r"
xL
0]
b11000000000000000000000001000000 ^
b11000000000000000000000001000000 9"
b11000000000000000000000001000000 =#
b1000000 Q"
b1000000 N"
b11000000000000000000000001000000 b
b11000000000000000000000001000000 V"
b11000000000000000000000001000000 ;#
b11000000000000000000000001000000 4
b11000000000000000000000001000000 D
b11000000000000000000000001000000 H
b11000000000000000000000001000000 J"
b0 :
b0 >
b0 q
b0 -"
01
b0 d
b0 3"
b0 p"
0c
b10101000000 Q
b10101000000 z
b10101000000 M"
b10101000000 k"
b0 f
b0 0"
b0 n"
b0 g
b0 /"
b0 m"
b10000000 U"
b10101000000 R
b10101000000 {
b10101000000 j"
b110010 d"
b1000000 2
b1000000 <
b1000000 S
b1000000 W"
1'
#310000
0'
#320000
bx 9
bx C
bx G
bx I
bx u
b110010000 O"
10
b110010 8
b110010 =
b110010 m
b110010 ."
b110010000 :
b110010000 >
b110010000 q
b110010000 -"
b110010 R
b110010 {
b110010 j"
b100 g
b100 /"
b100 m"
b110010000 Q
b110010000 z
b110010000 M"
b110010000 k"
b1001 f
b1001 0"
b1001 n"
b0 P"
b0 K"
b0 j
b0 '"
b0 I"
b0 t"
b1001 U
b1001 w
b1001 F"
b1001 w"
b100 W
b100 #"
b100 D"
b100 r"
1]
b1000001 X
b1000001 |
b1000001 C"
b1000001 L"
b1 p
b1 %"
b1 ?"
b1 M
b1 x
b1 H"
b10 a
b10 ""
b10 A"
b1000001 8"
b0 :"
b1001 6"
b100 <"
b100 ="
b1 >"
b1 7"
b10 ;"
b0 V
b0 ~
b0 E"
0O
xL
0o
b10000010100100100000000000000000 ^
b10000010100100100000000000000000 9"
b10000010100100100000000000000000 =#
b0 Q"
b0 N"
b10000010100100100000000000000000 b
b10000010100100100000000000000000 V"
b10000010100100100000000000000000 ;#
b10000010100100100000000000000000 4
b10000010100100100000000000000000 D
b10000010100100100000000000000000 H
b10000010100100100000000000000000 J"
b10000100 U"
b10000000 2
b10000000 <
b10000000 S
b10000000 W"
1'
#330000
0'
#340000
b10101000000 O"
1O
1o
b1101000 X
b1101000 |
b1101000 C"
b1101000 L"
b1000 M
b1000 x
b1000 H"
b11 a
b11 ""
b11 A"
b0 B
b0 A
b0 @
b0 ?
b10000000000000000 F
b10000000000000000000000000000011 E
b0 :
b0 >
b0 q
b0 -"
b0 8
b0 =
b0 m
b0 ."
00
b10101000000 Q
b10101000000 z
b10101000000 M"
b10101000000 k"
b0 f
b0 0"
b0 n"
b10101000000 R
b10101000000 {
b10101000000 j"
b0 g
b0 /"
b0 m"
b1101000 8"
b0 6"
b0 <"
b0 ="
b0 >"
b1000 7"
b11 ;"
1"
15
b0 U
b0 w
b0 F"
b0 w"
b0 W
b0 #"
b0 D"
b0 r"
b0 p
b0 %"
b0 ?"
xL
0]
b11010000000000000000000000000000 ^
b11010000000000000000000000000000 9"
b11010000000000000000000000000000 =#
b11010000000000000000000000000000 b
b11010000000000000000000000000000 V"
b11010000000000000000000000000000 ;#
b11010000000000000000000000000000 4
b11010000000000000000000000000000 D
b11010000000000000000000000000000 H
b11010000000000000000000000000000 J"
b10001000 U"
b10000100 2
b10000100 <
b10000100 S
b10000100 W"
1'
#350000
0'
#360000
bx X
bx |
bx C"
bx L"
bx p
bx %"
bx ?"
bx M
bx x
bx H"
bx a
bx ""
bx A"
xK
bx 8"
bx :"
bx 5"
bx 6"
bx <"
bx ="
bx >"
bx 7"
x4"
bx ;"
x"
x5
0O
xL
0o
bx ^
bx 9"
bx =#
bx Q"
bx N"
bx b
bx V"
bx ;#
bx 4
bx D
bx H
bx J"
b10001100 U"
1,
b10001000 2
b10001000 <
b10001000 S
b10001000 W"
1'
#370000
0'
#380000
b10010000 U"
b10001100 2
b10001100 <
b10001100 S
b10001100 W"
1'
#390000
0'
#400000
b10010100 U"
b10010000 2
b10010000 <
b10010000 S
b10010000 W"
1'
#410000
0'
#420000
b10011000 U"
b10010100 2
b10010100 <
b10010100 S
b10010100 W"
1'
#430000
0'
#440000
b10011100 U"
b10011000 2
b10011000 <
b10011000 S
b10011000 W"
1'
#450000
0'
#460000
b10100000 U"
b10011100 2
b10011100 <
b10011100 S
b10011100 W"
1'
#470000
0'
#480000
b10100100 U"
b10100000 2
b10100000 <
b10100000 S
b10100000 W"
1'
#490000
0'
#500000
b10101000 U"
b10100100 2
b10100100 <
b10100100 S
b10100100 W"
1'
#510000
0'
#520000
b10101100 U"
b10101000 2
b10101000 <
b10101000 S
b10101000 W"
1'
#530000
0'
#540000
b10110000 U"
b10101100 2
b10101100 <
b10101100 S
b10101100 W"
1'
#550000
0'
#560000
b10110100 U"
b10110000 2
b10110000 <
b10110000 S
b10110000 W"
1'
#570000
0'
#580000
b10111000 U"
b10110100 2
b10110100 <
b10110100 S
b10110100 W"
1'
#590000
0'
#600000
b10111100 U"
b10111000 2
b10111000 <
b10111000 S
b10111000 W"
1'
#610000
0'
#620000
b11000000 U"
b10111100 2
b10111100 <
b10111100 S
b10111100 W"
1'
#630000
0'
#640000
b11000100 U"
b11000000 2
b11000000 <
b11000000 S
b11000000 W"
1'
#650000
0'
#660000
b11001000 U"
b11000100 2
b11000100 <
b11000100 S
b11000100 W"
1'
#670000
0'
#680000
b11001100 U"
b11001000 2
b11001000 <
b11001000 S
b11001000 W"
1'
#690000
0'
#700000
b11010000 U"
b11001100 2
b11001100 <
b11001100 S
b11001100 W"
1'
#710000
0'
#720000
b11010100 U"
b11010000 2
b11010000 <
b11010000 S
b11010000 W"
1'
#730000
0'
#740000
b11011000 U"
b11010100 2
b11010100 <
b11010100 S
b11010100 W"
1'
#750000
0'
#760000
b11011100 U"
b11011000 2
b11011000 <
b11011000 S
b11011000 W"
1'
#770000
0'
#780000
b11100000 U"
b11011100 2
b11011100 <
b11011100 S
b11011100 W"
1'
#790000
0'
#800000
b11100100 U"
b11100000 2
b11100000 <
b11100000 S
b11100000 W"
1'
#810000
0'
#820000
b11101000 U"
b11100100 2
b11100100 <
b11100100 S
b11100100 W"
1'
#830000
0'
#840000
b11101100 U"
b11101000 2
b11101000 <
b11101000 S
b11101000 W"
1'
#850000
0'
#860000
b11110000 U"
b11101100 2
b11101100 <
b11101100 S
b11101100 W"
1'
#870000
0'
#880000
b11110100 U"
b11110000 2
b11110000 <
b11110000 S
b11110000 W"
1'
#890000
0'
#900000
b11111000 U"
b11110100 2
b11110100 <
b11110100 S
b11110100 W"
1'
#910000
0'
#920000
b11111100 U"
b11111000 2
b11111000 <
b11111000 S
b11111000 W"
1'
#930000
0'
#940000
b100000000 U"
b11111100 2
b11111100 <
b11111100 S
b11111100 W"
1'
#950000
0'
#960000
b100000100 U"
b100000000 2
b100000000 <
b100000000 S
b100000000 W"
1'
#970000
0'
#980000
b100001000 U"
b100000100 2
b100000100 <
b100000100 S
b100000100 W"
1'
#990000
0'
#1000000
b100001100 U"
b100001000 2
b100001000 <
b100001000 S
b100001000 W"
1'
#1010000
0'
#1020000
b100010000 U"
b100001100 2
b100001100 <
b100001100 S
b100001100 W"
1'
#1030000
0'
#1040000
b100010100 U"
b100010000 2
b100010000 <
b100010000 S
b100010000 W"
1'
#1050000
0'
#1060000
b100011000 U"
b100010100 2
b100010100 <
b100010100 S
b100010100 W"
b110010 %
b10 /
b0 -
b1111111111111100 &
b110000011110000011000000110000001100000011000001100110011001100110011001100011001011000011000001111000001100000011000000110000001100000011000000110000001100000011000000001010 *
b10000000000000000000000000000011 .
b110010 )
1'
