Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jun  4 12:50:17 2025
| Host         : LLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.520      -19.180                     17                  835        0.065        0.000                      0                  835        4.500        0.000                       0                   655  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.520      -19.180                     17                  814        0.065        0.000                      0                  814        4.500        0.000                       0                   655  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.786        0.000                      0                   21        0.451        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           17  Failing Endpoints,  Worst Slack       -1.520ns,  Total Violation      -19.180ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.520ns  (required time - arrival time)
  Source:                 questionNum_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.480ns  (logic 4.718ns (41.099%)  route 6.762ns (58.901%))
  Logic Levels:           17  (CARRY4=5 LUT3=1 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  questionNum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.636 r  questionNum_reg[8]/Q
                         net (fo=29, routed)          0.787     6.424    questionNum[8]
    SLICE_X60Y45         LUT3 (Prop_lut3_I2_O)        0.296     6.720 r  seg[6]_i_225/O
                         net (fo=3, routed)           0.303     7.023    seg[6]_i_225_n_0
    SLICE_X59Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.147 r  seg[6]_i_168/O
                         net (fo=2, routed)           0.312     7.459    seg[6]_i_168_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.583 r  seg[6]_i_172/O
                         net (fo=1, routed)           0.000     7.583    seg[6]_i_172_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.133 r  seg_reg[6]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.133    seg_reg[6]_i_112_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.372 r  seg_reg[6]_i_77/O[2]
                         net (fo=16, routed)          1.098     9.470    seg_reg[6]_i_77_n_5
    SLICE_X57Y46         LUT4 (Prop_lut4_I0_O)        0.302     9.772 r  seg[6]_i_238/O
                         net (fo=1, routed)           0.000     9.772    seg[6]_i_238_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.322 r  seg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000    10.322    seg_reg[6]_i_187_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.656 r  seg_reg[6]_i_130/O[1]
                         net (fo=3, routed)           0.814    11.470    seg_reg[6]_i_130_n_6
    SLICE_X59Y48         LUT4 (Prop_lut4_I1_O)        0.303    11.773 r  seg[6]_i_128/O
                         net (fo=1, routed)           0.000    11.773    seg[6]_i_128_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.323 f  seg_reg[6]_i_78/CO[3]
                         net (fo=6, routed)           0.646    12.969    seg_reg[6]_i_78_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.093 r  seg[6]_i_109/O
                         net (fo=6, routed)           0.482    13.575    seg[6]_i_109_n_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I1_O)        0.124    13.699 r  seg[6]_i_132/O
                         net (fo=1, routed)           0.412    14.111    seg[6]_i_132_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.235 r  seg[6]_i_80/O
                         net (fo=1, routed)           0.580    14.815    seg[6]_i_80_n_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.939 r  seg[6]_i_40/O
                         net (fo=3, routed)           0.487    15.426    seg[6]_i_40_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I2_O)        0.124    15.550 r  seg[6]_i_14/O
                         net (fo=1, routed)           0.161    15.711    seg[6]_i_14_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I4_O)        0.124    15.835 r  seg[6]_i_5/O
                         net (fo=7, routed)           0.679    16.514    seg[6]_i_5_n_0
    SLICE_X62Y49         LUT4 (Prop_lut4_I0_O)        0.124    16.638 r  seg[4]_i_1/O
                         net (fo=1, routed)           0.000    16.638    decode7[4]
    SLICE_X62Y49         FDSE                                         r  seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.520    14.861    clk_IBUF_BUFG
    SLICE_X62Y49         FDSE                                         r  seg_reg[4]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y49         FDSE (Setup_fdse_C_D)        0.032    15.118    seg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -16.638    
  -------------------------------------------------------------------
                         slack                                 -1.520    

Slack (VIOLATED) :        -1.518ns  (required time - arrival time)
  Source:                 questionNum_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.475ns  (logic 4.718ns (41.117%)  route 6.757ns (58.883%))
  Logic Levels:           17  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  questionNum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.636 r  questionNum_reg[8]/Q
                         net (fo=29, routed)          0.787     6.424    questionNum[8]
    SLICE_X60Y45         LUT3 (Prop_lut3_I2_O)        0.296     6.720 r  seg[6]_i_225/O
                         net (fo=3, routed)           0.303     7.023    seg[6]_i_225_n_0
    SLICE_X59Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.147 r  seg[6]_i_168/O
                         net (fo=2, routed)           0.312     7.459    seg[6]_i_168_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.583 r  seg[6]_i_172/O
                         net (fo=1, routed)           0.000     7.583    seg[6]_i_172_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.133 r  seg_reg[6]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.133    seg_reg[6]_i_112_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.372 r  seg_reg[6]_i_77/O[2]
                         net (fo=16, routed)          1.098     9.470    seg_reg[6]_i_77_n_5
    SLICE_X57Y46         LUT4 (Prop_lut4_I0_O)        0.302     9.772 r  seg[6]_i_238/O
                         net (fo=1, routed)           0.000     9.772    seg[6]_i_238_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.322 r  seg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000    10.322    seg_reg[6]_i_187_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.656 r  seg_reg[6]_i_130/O[1]
                         net (fo=3, routed)           0.814    11.470    seg_reg[6]_i_130_n_6
    SLICE_X59Y48         LUT4 (Prop_lut4_I1_O)        0.303    11.773 r  seg[6]_i_128/O
                         net (fo=1, routed)           0.000    11.773    seg[6]_i_128_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.323 f  seg_reg[6]_i_78/CO[3]
                         net (fo=6, routed)           0.646    12.969    seg_reg[6]_i_78_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.093 r  seg[6]_i_109/O
                         net (fo=6, routed)           0.328    13.422    seg[6]_i_109_n_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.546 r  seg[6]_i_110/O
                         net (fo=1, routed)           0.607    14.153    seg[6]_i_110_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I2_O)        0.124    14.277 r  seg[6]_i_76/O
                         net (fo=3, routed)           0.326    14.603    seg[6]_i_76_n_0
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.124    14.727 r  seg[6]_i_38/O
                         net (fo=2, routed)           0.678    15.405    seg[6]_i_38_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.529 f  seg[6]_i_21/O
                         net (fo=1, routed)           0.165    15.694    seg[6]_i_21_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.818 r  seg[6]_i_6/O
                         net (fo=7, routed)           0.691    16.509    seg[6]_i_6_n_0
    SLICE_X62Y49         LUT4 (Prop_lut4_I0_O)        0.124    16.633 r  seg[0]_i_1/O
                         net (fo=1, routed)           0.000    16.633    decode7[0]
    SLICE_X62Y49         FDSE                                         r  seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.520    14.861    clk_IBUF_BUFG
    SLICE_X62Y49         FDSE                                         r  seg_reg[0]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y49         FDSE (Setup_fdse_C_D)        0.029    15.115    seg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -16.633    
  -------------------------------------------------------------------
                         slack                                 -1.518    

Slack (VIOLATED) :        -1.510ns  (required time - arrival time)
  Source:                 questionNum_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.480ns  (logic 4.718ns (41.099%)  route 6.762ns (58.901%))
  Logic Levels:           17  (CARRY4=5 LUT3=1 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  questionNum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.636 r  questionNum_reg[8]/Q
                         net (fo=29, routed)          0.787     6.424    questionNum[8]
    SLICE_X60Y45         LUT3 (Prop_lut3_I2_O)        0.296     6.720 r  seg[6]_i_225/O
                         net (fo=3, routed)           0.303     7.023    seg[6]_i_225_n_0
    SLICE_X59Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.147 r  seg[6]_i_168/O
                         net (fo=2, routed)           0.312     7.459    seg[6]_i_168_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.583 r  seg[6]_i_172/O
                         net (fo=1, routed)           0.000     7.583    seg[6]_i_172_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.133 r  seg_reg[6]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.133    seg_reg[6]_i_112_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.372 r  seg_reg[6]_i_77/O[2]
                         net (fo=16, routed)          1.098     9.470    seg_reg[6]_i_77_n_5
    SLICE_X57Y46         LUT4 (Prop_lut4_I0_O)        0.302     9.772 r  seg[6]_i_238/O
                         net (fo=1, routed)           0.000     9.772    seg[6]_i_238_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.322 r  seg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000    10.322    seg_reg[6]_i_187_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.656 r  seg_reg[6]_i_130/O[1]
                         net (fo=3, routed)           0.814    11.470    seg_reg[6]_i_130_n_6
    SLICE_X59Y48         LUT4 (Prop_lut4_I1_O)        0.303    11.773 r  seg[6]_i_128/O
                         net (fo=1, routed)           0.000    11.773    seg[6]_i_128_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.323 f  seg_reg[6]_i_78/CO[3]
                         net (fo=6, routed)           0.646    12.969    seg_reg[6]_i_78_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.093 r  seg[6]_i_109/O
                         net (fo=6, routed)           0.482    13.575    seg[6]_i_109_n_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I1_O)        0.124    13.699 r  seg[6]_i_132/O
                         net (fo=1, routed)           0.412    14.111    seg[6]_i_132_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.235 r  seg[6]_i_80/O
                         net (fo=1, routed)           0.580    14.815    seg[6]_i_80_n_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.939 r  seg[6]_i_40/O
                         net (fo=3, routed)           0.487    15.426    seg[6]_i_40_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I2_O)        0.124    15.550 r  seg[6]_i_14/O
                         net (fo=1, routed)           0.161    15.711    seg[6]_i_14_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I4_O)        0.124    15.835 r  seg[6]_i_5/O
                         net (fo=7, routed)           0.679    16.514    seg[6]_i_5_n_0
    SLICE_X61Y49         LUT4 (Prop_lut4_I0_O)        0.124    16.638 r  seg[2]_i_1/O
                         net (fo=1, routed)           0.000    16.638    decode7[2]
    SLICE_X61Y49         FDSE                                         r  seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X61Y49         FDSE                                         r  seg_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X61Y49         FDSE (Setup_fdse_C_D)        0.029    15.128    seg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -16.638    
  -------------------------------------------------------------------
                         slack                                 -1.510    

Slack (VIOLATED) :        -1.502ns  (required time - arrival time)
  Source:                 questionNum_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.505ns  (logic 4.743ns (41.227%)  route 6.762ns (58.773%))
  Logic Levels:           17  (CARRY4=5 LUT3=1 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  questionNum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.636 r  questionNum_reg[8]/Q
                         net (fo=29, routed)          0.787     6.424    questionNum[8]
    SLICE_X60Y45         LUT3 (Prop_lut3_I2_O)        0.296     6.720 r  seg[6]_i_225/O
                         net (fo=3, routed)           0.303     7.023    seg[6]_i_225_n_0
    SLICE_X59Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.147 r  seg[6]_i_168/O
                         net (fo=2, routed)           0.312     7.459    seg[6]_i_168_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.583 r  seg[6]_i_172/O
                         net (fo=1, routed)           0.000     7.583    seg[6]_i_172_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.133 r  seg_reg[6]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.133    seg_reg[6]_i_112_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.372 r  seg_reg[6]_i_77/O[2]
                         net (fo=16, routed)          1.098     9.470    seg_reg[6]_i_77_n_5
    SLICE_X57Y46         LUT4 (Prop_lut4_I0_O)        0.302     9.772 r  seg[6]_i_238/O
                         net (fo=1, routed)           0.000     9.772    seg[6]_i_238_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.322 r  seg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000    10.322    seg_reg[6]_i_187_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.656 r  seg_reg[6]_i_130/O[1]
                         net (fo=3, routed)           0.814    11.470    seg_reg[6]_i_130_n_6
    SLICE_X59Y48         LUT4 (Prop_lut4_I1_O)        0.303    11.773 r  seg[6]_i_128/O
                         net (fo=1, routed)           0.000    11.773    seg[6]_i_128_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.323 f  seg_reg[6]_i_78/CO[3]
                         net (fo=6, routed)           0.646    12.969    seg_reg[6]_i_78_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.093 r  seg[6]_i_109/O
                         net (fo=6, routed)           0.482    13.575    seg[6]_i_109_n_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I1_O)        0.124    13.699 r  seg[6]_i_132/O
                         net (fo=1, routed)           0.412    14.111    seg[6]_i_132_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.235 r  seg[6]_i_80/O
                         net (fo=1, routed)           0.580    14.815    seg[6]_i_80_n_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.939 r  seg[6]_i_40/O
                         net (fo=3, routed)           0.487    15.426    seg[6]_i_40_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I2_O)        0.124    15.550 r  seg[6]_i_14/O
                         net (fo=1, routed)           0.161    15.711    seg[6]_i_14_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I4_O)        0.124    15.835 r  seg[6]_i_5/O
                         net (fo=7, routed)           0.679    16.514    seg[6]_i_5_n_0
    SLICE_X62Y49         LUT4 (Prop_lut4_I0_O)        0.149    16.663 r  seg[5]_i_1/O
                         net (fo=1, routed)           0.000    16.663    decode7[5]
    SLICE_X62Y49         FDSE                                         r  seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.520    14.861    clk_IBUF_BUFG
    SLICE_X62Y49         FDSE                                         r  seg_reg[5]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y49         FDSE (Setup_fdse_C_D)        0.075    15.161    seg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -16.663    
  -------------------------------------------------------------------
                         slack                                 -1.502    

Slack (VIOLATED) :        -1.498ns  (required time - arrival time)
  Source:                 questionNum_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.501ns  (logic 4.744ns (41.250%)  route 6.757ns (58.750%))
  Logic Levels:           17  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  questionNum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.636 r  questionNum_reg[8]/Q
                         net (fo=29, routed)          0.787     6.424    questionNum[8]
    SLICE_X60Y45         LUT3 (Prop_lut3_I2_O)        0.296     6.720 r  seg[6]_i_225/O
                         net (fo=3, routed)           0.303     7.023    seg[6]_i_225_n_0
    SLICE_X59Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.147 r  seg[6]_i_168/O
                         net (fo=2, routed)           0.312     7.459    seg[6]_i_168_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.583 r  seg[6]_i_172/O
                         net (fo=1, routed)           0.000     7.583    seg[6]_i_172_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.133 r  seg_reg[6]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.133    seg_reg[6]_i_112_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.372 r  seg_reg[6]_i_77/O[2]
                         net (fo=16, routed)          1.098     9.470    seg_reg[6]_i_77_n_5
    SLICE_X57Y46         LUT4 (Prop_lut4_I0_O)        0.302     9.772 r  seg[6]_i_238/O
                         net (fo=1, routed)           0.000     9.772    seg[6]_i_238_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.322 r  seg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000    10.322    seg_reg[6]_i_187_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.656 r  seg_reg[6]_i_130/O[1]
                         net (fo=3, routed)           0.814    11.470    seg_reg[6]_i_130_n_6
    SLICE_X59Y48         LUT4 (Prop_lut4_I1_O)        0.303    11.773 r  seg[6]_i_128/O
                         net (fo=1, routed)           0.000    11.773    seg[6]_i_128_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.323 f  seg_reg[6]_i_78/CO[3]
                         net (fo=6, routed)           0.646    12.969    seg_reg[6]_i_78_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.093 r  seg[6]_i_109/O
                         net (fo=6, routed)           0.328    13.422    seg[6]_i_109_n_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.546 r  seg[6]_i_110/O
                         net (fo=1, routed)           0.607    14.153    seg[6]_i_110_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I2_O)        0.124    14.277 r  seg[6]_i_76/O
                         net (fo=3, routed)           0.326    14.603    seg[6]_i_76_n_0
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.124    14.727 r  seg[6]_i_38/O
                         net (fo=2, routed)           0.678    15.405    seg[6]_i_38_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.529 f  seg[6]_i_21/O
                         net (fo=1, routed)           0.165    15.694    seg[6]_i_21_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.818 r  seg[6]_i_6/O
                         net (fo=7, routed)           0.691    16.509    seg[6]_i_6_n_0
    SLICE_X62Y49         LUT4 (Prop_lut4_I1_O)        0.150    16.659 r  seg[6]_i_2/O
                         net (fo=1, routed)           0.000    16.659    decode7[6]
    SLICE_X62Y49         FDSE                                         r  seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.520    14.861    clk_IBUF_BUFG
    SLICE_X62Y49         FDSE                                         r  seg_reg[6]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y49         FDSE (Setup_fdse_C_D)        0.075    15.161    seg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -16.659    
  -------------------------------------------------------------------
                         slack                                 -1.498    

Slack (VIOLATED) :        -1.490ns  (required time - arrival time)
  Source:                 questionNum_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.506ns  (logic 4.744ns (41.232%)  route 6.762ns (58.768%))
  Logic Levels:           17  (CARRY4=5 LUT3=1 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  questionNum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.636 r  questionNum_reg[8]/Q
                         net (fo=29, routed)          0.787     6.424    questionNum[8]
    SLICE_X60Y45         LUT3 (Prop_lut3_I2_O)        0.296     6.720 r  seg[6]_i_225/O
                         net (fo=3, routed)           0.303     7.023    seg[6]_i_225_n_0
    SLICE_X59Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.147 r  seg[6]_i_168/O
                         net (fo=2, routed)           0.312     7.459    seg[6]_i_168_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.583 r  seg[6]_i_172/O
                         net (fo=1, routed)           0.000     7.583    seg[6]_i_172_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.133 r  seg_reg[6]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.133    seg_reg[6]_i_112_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.372 r  seg_reg[6]_i_77/O[2]
                         net (fo=16, routed)          1.098     9.470    seg_reg[6]_i_77_n_5
    SLICE_X57Y46         LUT4 (Prop_lut4_I0_O)        0.302     9.772 r  seg[6]_i_238/O
                         net (fo=1, routed)           0.000     9.772    seg[6]_i_238_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.322 r  seg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000    10.322    seg_reg[6]_i_187_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.656 r  seg_reg[6]_i_130/O[1]
                         net (fo=3, routed)           0.814    11.470    seg_reg[6]_i_130_n_6
    SLICE_X59Y48         LUT4 (Prop_lut4_I1_O)        0.303    11.773 r  seg[6]_i_128/O
                         net (fo=1, routed)           0.000    11.773    seg[6]_i_128_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.323 f  seg_reg[6]_i_78/CO[3]
                         net (fo=6, routed)           0.646    12.969    seg_reg[6]_i_78_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.093 r  seg[6]_i_109/O
                         net (fo=6, routed)           0.482    13.575    seg[6]_i_109_n_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I1_O)        0.124    13.699 r  seg[6]_i_132/O
                         net (fo=1, routed)           0.412    14.111    seg[6]_i_132_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.235 r  seg[6]_i_80/O
                         net (fo=1, routed)           0.580    14.815    seg[6]_i_80_n_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.939 r  seg[6]_i_40/O
                         net (fo=3, routed)           0.487    15.426    seg[6]_i_40_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I2_O)        0.124    15.550 r  seg[6]_i_14/O
                         net (fo=1, routed)           0.161    15.711    seg[6]_i_14_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I4_O)        0.124    15.835 r  seg[6]_i_5/O
                         net (fo=7, routed)           0.679    16.514    seg[6]_i_5_n_0
    SLICE_X61Y49         LUT4 (Prop_lut4_I0_O)        0.150    16.664 r  seg[3]_i_1/O
                         net (fo=1, routed)           0.000    16.664    decode7[3]
    SLICE_X61Y49         FDSE                                         r  seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X61Y49         FDSE                                         r  seg_reg[3]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X61Y49         FDSE (Setup_fdse_C_D)        0.075    15.174    seg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -16.664    
  -------------------------------------------------------------------
                         slack                                 -1.490    

Slack (VIOLATED) :        -1.483ns  (required time - arrival time)
  Source:                 questionNum_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.455ns  (logic 4.718ns (41.188%)  route 6.737ns (58.812%))
  Logic Levels:           17  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  questionNum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.478     5.636 r  questionNum_reg[8]/Q
                         net (fo=29, routed)          0.787     6.424    questionNum[8]
    SLICE_X60Y45         LUT3 (Prop_lut3_I2_O)        0.296     6.720 r  seg[6]_i_225/O
                         net (fo=3, routed)           0.303     7.023    seg[6]_i_225_n_0
    SLICE_X59Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.147 r  seg[6]_i_168/O
                         net (fo=2, routed)           0.312     7.459    seg[6]_i_168_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.583 r  seg[6]_i_172/O
                         net (fo=1, routed)           0.000     7.583    seg[6]_i_172_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.133 r  seg_reg[6]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.133    seg_reg[6]_i_112_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.372 r  seg_reg[6]_i_77/O[2]
                         net (fo=16, routed)          1.098     9.470    seg_reg[6]_i_77_n_5
    SLICE_X57Y46         LUT4 (Prop_lut4_I0_O)        0.302     9.772 r  seg[6]_i_238/O
                         net (fo=1, routed)           0.000     9.772    seg[6]_i_238_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.322 r  seg_reg[6]_i_187/CO[3]
                         net (fo=1, routed)           0.000    10.322    seg_reg[6]_i_187_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.656 r  seg_reg[6]_i_130/O[1]
                         net (fo=3, routed)           0.814    11.470    seg_reg[6]_i_130_n_6
    SLICE_X59Y48         LUT4 (Prop_lut4_I1_O)        0.303    11.773 r  seg[6]_i_128/O
                         net (fo=1, routed)           0.000    11.773    seg[6]_i_128_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.323 f  seg_reg[6]_i_78/CO[3]
                         net (fo=6, routed)           0.646    12.969    seg_reg[6]_i_78_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.093 r  seg[6]_i_109/O
                         net (fo=6, routed)           0.328    13.422    seg[6]_i_109_n_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.124    13.546 r  seg[6]_i_110/O
                         net (fo=1, routed)           0.607    14.153    seg[6]_i_110_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I2_O)        0.124    14.277 r  seg[6]_i_76/O
                         net (fo=3, routed)           0.326    14.603    seg[6]_i_76_n_0
    SLICE_X62Y48         LUT2 (Prop_lut2_I1_O)        0.124    14.727 r  seg[6]_i_38/O
                         net (fo=2, routed)           0.678    15.405    seg[6]_i_38_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.124    15.529 r  seg[6]_i_21/O
                         net (fo=1, routed)           0.165    15.694    seg[6]_i_21_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.818 f  seg[6]_i_6/O
                         net (fo=7, routed)           0.671    16.489    seg[6]_i_6_n_0
    SLICE_X59Y49         LUT4 (Prop_lut4_I3_O)        0.124    16.613 r  seg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.613    decode7[1]
    SLICE_X59Y49         FDSE                                         r  seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X59Y49         FDSE                                         r  seg_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X59Y49         FDSE (Setup_fdse_C_D)        0.031    15.130    seg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -16.613    
  -------------------------------------------------------------------
                         slack                                 -1.483    

Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 lfsr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            questionNum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.260ns  (logic 5.277ns (46.867%)  route 5.983ns (53.133%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  lfsr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  lfsr_reg[3]/Q
                         net (fo=36, routed)          0.731     6.343    lfsr[3]
    SLICE_X62Y38         LUT3 (Prop_lut3_I0_O)        0.154     6.497 r  correctAnswer[3]_i_125/O
                         net (fo=4, routed)           0.664     7.161    correctAnswer[3]_i_125_n_0
    SLICE_X62Y38         LUT4 (Prop_lut4_I3_O)        0.327     7.488 r  questionNum[6]_i_47/O
                         net (fo=1, routed)           0.000     7.488    questionNum[6]_i_47_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.889 r  questionNum_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.889    questionNum_reg[6]_i_32_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.202 r  questionNum_reg[6]_i_31/O[3]
                         net (fo=2, routed)           0.479     8.681    questionNum_reg[6]_i_31_n_4
    SLICE_X63Y40         LUT3 (Prop_lut3_I2_O)        0.306     8.987 r  questionNum[6]_i_15/O
                         net (fo=2, routed)           0.752     9.739    questionNum[6]_i_15_n_0
    SLICE_X59Y41         LUT4 (Prop_lut4_I3_O)        0.124     9.863 r  questionNum[6]_i_19/O
                         net (fo=1, routed)           0.000     9.863    questionNum[6]_i_19_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.413 r  questionNum_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.413    questionNum_reg[6]_i_11_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.747 r  questionNum_reg[7]_i_34/O[1]
                         net (fo=6, routed)           1.067    11.814    questionNum_reg[7]_i_34_n_6
    SLICE_X57Y44         LUT4 (Prop_lut4_I2_O)        0.303    12.117 r  questionNum[7]_i_30/O
                         net (fo=1, routed)           0.000    12.117    questionNum[7]_i_30_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.697 r  questionNum_reg[7]_i_20/O[2]
                         net (fo=1, routed)           0.432    13.128    questionNum_reg[7]_i_20_n_5
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.302    13.430 r  questionNum[7]_i_15/O
                         net (fo=1, routed)           0.000    13.430    questionNum[7]_i_15_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.008 f  questionNum_reg[7]_i_7/O[2]
                         net (fo=6, routed)           0.724    14.732    questionNum_reg[7]_i_7_n_5
    SLICE_X55Y45         LUT3 (Prop_lut3_I2_O)        0.301    15.033 r  questionNum[6]_i_6/O
                         net (fo=5, routed)           0.719    15.752    questionNum[6]_i_6_n_0
    SLICE_X63Y45         LUT5 (Prop_lut5_I1_O)        0.124    15.876 r  questionNum[5]_i_2/O
                         net (fo=1, routed)           0.416    16.292    questionNum[5]_i_2_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.416 r  questionNum[5]_i_1/O
                         net (fo=1, routed)           0.000    16.416    questionNum[5]_i_1_n_0
    SLICE_X62Y46         FDRE                                         r  questionNum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X62Y46         FDRE                                         r  questionNum_reg[5]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X62Y46         FDRE (Setup_fdre_C_D)        0.032    15.131    questionNum_reg[5]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -16.416    
  -------------------------------------------------------------------
                         slack                                 -1.285    

Slack (VIOLATED) :        -1.116ns  (required time - arrival time)
  Source:                 lfsr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            questionNum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.075ns  (logic 5.277ns (47.649%)  route 5.798ns (52.351%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  lfsr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  lfsr_reg[3]/Q
                         net (fo=36, routed)          0.731     6.343    lfsr[3]
    SLICE_X62Y38         LUT3 (Prop_lut3_I0_O)        0.154     6.497 r  correctAnswer[3]_i_125/O
                         net (fo=4, routed)           0.664     7.161    correctAnswer[3]_i_125_n_0
    SLICE_X62Y38         LUT4 (Prop_lut4_I3_O)        0.327     7.488 r  questionNum[6]_i_47/O
                         net (fo=1, routed)           0.000     7.488    questionNum[6]_i_47_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.889 r  questionNum_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.889    questionNum_reg[6]_i_32_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.202 r  questionNum_reg[6]_i_31/O[3]
                         net (fo=2, routed)           0.479     8.681    questionNum_reg[6]_i_31_n_4
    SLICE_X63Y40         LUT3 (Prop_lut3_I2_O)        0.306     8.987 r  questionNum[6]_i_15/O
                         net (fo=2, routed)           0.752     9.739    questionNum[6]_i_15_n_0
    SLICE_X59Y41         LUT4 (Prop_lut4_I3_O)        0.124     9.863 r  questionNum[6]_i_19/O
                         net (fo=1, routed)           0.000     9.863    questionNum[6]_i_19_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.413 r  questionNum_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.413    questionNum_reg[6]_i_11_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.747 r  questionNum_reg[7]_i_34/O[1]
                         net (fo=6, routed)           1.067    11.814    questionNum_reg[7]_i_34_n_6
    SLICE_X57Y44         LUT4 (Prop_lut4_I2_O)        0.303    12.117 r  questionNum[7]_i_30/O
                         net (fo=1, routed)           0.000    12.117    questionNum[7]_i_30_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.697 r  questionNum_reg[7]_i_20/O[2]
                         net (fo=1, routed)           0.432    13.128    questionNum_reg[7]_i_20_n_5
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.302    13.430 r  questionNum[7]_i_15/O
                         net (fo=1, routed)           0.000    13.430    questionNum[7]_i_15_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.008 f  questionNum_reg[7]_i_7/O[2]
                         net (fo=6, routed)           0.724    14.732    questionNum_reg[7]_i_7_n_5
    SLICE_X55Y45         LUT3 (Prop_lut3_I2_O)        0.301    15.033 r  questionNum[6]_i_6/O
                         net (fo=5, routed)           0.399    15.432    questionNum[6]_i_6_n_0
    SLICE_X54Y45         LUT5 (Prop_lut5_I3_O)        0.124    15.556 r  questionNum[2]_i_3/O
                         net (fo=1, routed)           0.551    16.107    questionNum[2]_i_3_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.231 r  questionNum[2]_i_1/O
                         net (fo=1, routed)           0.000    16.231    questionNum[2]_i_1_n_0
    SLICE_X61Y43         FDRE                                         r  questionNum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  questionNum_reg[2]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y43         FDRE (Setup_fdre_C_D)        0.031    15.115    questionNum_reg[2]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -16.231    
  -------------------------------------------------------------------
                         slack                                 -1.116    

Slack (VIOLATED) :        -1.082ns  (required time - arrival time)
  Source:                 lfsr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            questionNum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.056ns  (logic 5.277ns (47.731%)  route 5.779ns (52.269%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  lfsr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  lfsr_reg[3]/Q
                         net (fo=36, routed)          0.731     6.343    lfsr[3]
    SLICE_X62Y38         LUT3 (Prop_lut3_I0_O)        0.154     6.497 r  correctAnswer[3]_i_125/O
                         net (fo=4, routed)           0.664     7.161    correctAnswer[3]_i_125_n_0
    SLICE_X62Y38         LUT4 (Prop_lut4_I3_O)        0.327     7.488 r  questionNum[6]_i_47/O
                         net (fo=1, routed)           0.000     7.488    questionNum[6]_i_47_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.889 r  questionNum_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.889    questionNum_reg[6]_i_32_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.202 r  questionNum_reg[6]_i_31/O[3]
                         net (fo=2, routed)           0.479     8.681    questionNum_reg[6]_i_31_n_4
    SLICE_X63Y40         LUT3 (Prop_lut3_I2_O)        0.306     8.987 r  questionNum[6]_i_15/O
                         net (fo=2, routed)           0.752     9.739    questionNum[6]_i_15_n_0
    SLICE_X59Y41         LUT4 (Prop_lut4_I3_O)        0.124     9.863 r  questionNum[6]_i_19/O
                         net (fo=1, routed)           0.000     9.863    questionNum[6]_i_19_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.413 r  questionNum_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.413    questionNum_reg[6]_i_11_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.747 r  questionNum_reg[7]_i_34/O[1]
                         net (fo=6, routed)           1.067    11.814    questionNum_reg[7]_i_34_n_6
    SLICE_X57Y44         LUT4 (Prop_lut4_I2_O)        0.303    12.117 r  questionNum[7]_i_30/O
                         net (fo=1, routed)           0.000    12.117    questionNum[7]_i_30_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.697 r  questionNum_reg[7]_i_20/O[2]
                         net (fo=1, routed)           0.432    13.128    questionNum_reg[7]_i_20_n_5
    SLICE_X56Y45         LUT2 (Prop_lut2_I1_O)        0.302    13.430 r  questionNum[7]_i_15/O
                         net (fo=1, routed)           0.000    13.430    questionNum[7]_i_15_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.008 f  questionNum_reg[7]_i_7/O[2]
                         net (fo=6, routed)           0.724    14.732    questionNum_reg[7]_i_7_n_5
    SLICE_X55Y45         LUT3 (Prop_lut3_I2_O)        0.301    15.033 r  questionNum[6]_i_6/O
                         net (fo=5, routed)           0.373    15.406    questionNum[6]_i_6_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I3_O)        0.124    15.530 r  questionNum[3]_i_2/O
                         net (fo=1, routed)           0.558    16.088    questionNum[3]_i_2_n_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.212 r  questionNum[3]_i_1/O
                         net (fo=1, routed)           0.000    16.212    questionNum[3]_i_1_n_0
    SLICE_X62Y45         FDRE                                         r  questionNum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  questionNum_reg[3]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X62Y45         FDRE (Setup_fdre_C_D)        0.031    15.130    questionNum_reg[3]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -16.212    
  -------------------------------------------------------------------
                         slack                                 -1.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rSW1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rSW0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.473%)  route 0.241ns (59.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.595     1.478    clk_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  rSW1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  rSW1_reg[13]/Q
                         net (fo=1, routed)           0.241     1.883    rSW1[13]
    SLICE_X63Y50         FDRE                                         r  rSW0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.864     1.992    clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  rSW0_reg[13]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.070     1.818    rSW0_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rSW0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_sw_debounce[11].dbS/shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.206%)  route 0.260ns (64.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.596     1.479    clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  rSW0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  rSW0_reg[11]/Q
                         net (fo=1, routed)           0.260     1.880    gen_sw_debounce[11].dbS/rSW0_reg[11][0]
    SLICE_X63Y55         FDRE                                         r  gen_sw_debounce[11].dbS/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.863     1.991    gen_sw_debounce[11].dbS/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  gen_sw_debounce[11].dbS/shift_reg[0]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X63Y55         FDRE (Hold_fdre_C_D)         0.046     1.793    gen_sw_debounce[11].dbS/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 gen_sw_debounce[2].dbS/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            last_sw_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.559     1.442    gen_sw_debounce[2].dbS/clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  gen_sw_debounce[2].dbS/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gen_sw_debounce[2].dbS/clean_reg/Q
                         net (fo=4, routed)           0.067     1.650    cleanSW[2]
    SLICE_X43Y36         FDRE                                         r  last_sw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.828     1.955    clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  last_sw_reg[2]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.075     1.517    last_sw_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 gen_sw_debounce[3].dbS/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            last_sw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.559     1.442    gen_sw_debounce[3].dbS/clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  gen_sw_debounce[3].dbS/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gen_sw_debounce[3].dbS/clean_reg/Q
                         net (fo=4, routed)           0.067     1.650    cleanSW[3]
    SLICE_X43Y36         FDRE                                         r  last_sw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.828     1.955    clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  last_sw_reg[3]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.071     1.513    last_sw_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 gen_sw_debounce[2].dbS/shift_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_sw_debounce[2].dbS/shift_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.459%)  route 0.128ns (47.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.560     1.443    gen_sw_debounce[2].dbS/clk_IBUF_BUFG
    SLICE_X44Y35         FDRE                                         r  gen_sw_debounce[2].dbS/shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gen_sw_debounce[2].dbS/shift_reg[13]/Q
                         net (fo=3, routed)           0.128     1.712    gen_sw_debounce[2].dbS/shift[13]
    SLICE_X43Y35         FDRE                                         r  gen_sw_debounce[2].dbS/shift_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.828     1.955    gen_sw_debounce[2].dbS/clk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  gen_sw_debounce[2].dbS/shift_reg[14]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.070     1.547    gen_sw_debounce[2].dbS/shift_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 gen_sw_debounce[3].dbS/shift_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_sw_debounce[3].dbS/shift_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.052%)  route 0.130ns (47.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.559     1.442    gen_sw_debounce[3].dbS/clk_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  gen_sw_debounce[3].dbS/shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gen_sw_debounce[3].dbS/shift_reg[11]/Q
                         net (fo=3, routed)           0.130     1.713    gen_sw_debounce[3].dbS/shift[11]
    SLICE_X41Y35         FDRE                                         r  gen_sw_debounce[3].dbS/shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.828     1.955    gen_sw_debounce[3].dbS/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  gen_sw_debounce[3].dbS/shift_reg[12]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.070     1.547    gen_sw_debounce[3].dbS/shift_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 gen_sw_debounce[12].dbS/shift_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_sw_debounce[12].dbS/shift_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.595%)  route 0.339ns (67.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.596     1.479    gen_sw_debounce[12].dbS/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  gen_sw_debounce[12].dbS/shift_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  gen_sw_debounce[12].dbS/shift_reg[17]/Q
                         net (fo=3, routed)           0.339     1.982    gen_sw_debounce[12].dbS/shift[17]
    SLICE_X62Y50         FDRE                                         r  gen_sw_debounce[12].dbS/shift_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.864     1.992    gen_sw_debounce[12].dbS/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  gen_sw_debounce[12].dbS/shift_reg[18]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.066     1.814    gen_sw_debounce[12].dbS/shift_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 gen_sw_debounce[8].dbS/shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_sw_debounce[8].dbS/shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.787%)  route 0.137ns (49.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.590     1.473    gen_sw_debounce[8].dbS/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  gen_sw_debounce[8].dbS/shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  gen_sw_debounce[8].dbS/shift_reg[15]/Q
                         net (fo=3, routed)           0.137     1.751    gen_sw_debounce[8].dbS/shift[15]
    SLICE_X63Y34         FDRE                                         r  gen_sw_debounce[8].dbS/shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.860     1.987    gen_sw_debounce[8].dbS/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  gen_sw_debounce[8].dbS/shift_reg[16]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X63Y34         FDRE (Hold_fdre_C_D)         0.070     1.579    gen_sw_debounce[8].dbS/shift_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbC/shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbC/shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.730%)  route 0.137ns (49.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.563     1.446    dbC/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  dbC/shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  dbC/shift_reg[16]/Q
                         net (fo=3, routed)           0.137     1.724    dbC/shift[16]
    SLICE_X40Y46         FDRE                                         r  dbC/shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.833     1.960    dbC/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  dbC/shift_reg[17]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.070     1.552    dbC/shift_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 gen_sw_debounce[8].dbS/shift_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_sw_debounce[8].dbS/shift_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.602%)  route 0.138ns (49.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.591     1.474    gen_sw_debounce[8].dbS/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  gen_sw_debounce[8].dbS/shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  gen_sw_debounce[8].dbS/shift_reg[13]/Q
                         net (fo=3, routed)           0.138     1.753    gen_sw_debounce[8].dbS/shift[13]
    SLICE_X61Y34         FDRE                                         r  gen_sw_debounce[8].dbS/shift_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.858     1.985    gen_sw_debounce[8].dbS/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  gen_sw_debounce[8].dbS/shift_reg[14]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X61Y34         FDRE (Hold_fdre_C_D)         0.070     1.577    gen_sw_debounce[8].dbS/shift_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y43   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X51Y43   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y42   correct_edge_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   dbL/shift_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   dbL/shift_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   dbL/shift_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y48   dbR/clean_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y48   dbR/shift_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y49   dbR/shift_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   gen_sw_debounce[5].dbS/shift_reg[19]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   led_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X44Y41   led_reg_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   led_reg_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   led_reg_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   led_reg_reg[12]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   led_reg_reg[13]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   led_reg_reg[14]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   led_reg_reg[14]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   scnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y43   FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y48   dbR/shift_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49   gen_sw_debounce[12].dbS/shift_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49   gen_sw_debounce[12].dbS/shift_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48   gen_sw_debounce[12].dbS/shift_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48   gen_sw_debounce[12].dbS/shift_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y49   gen_sw_debounce[12].dbS/shift_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y49   gen_sw_debounce[12].dbS/shift_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y49   gen_sw_debounce[12].dbS/shift_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y49   gen_sw_debounce[12].dbS/shift_reg[17]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.786ns  (required time - arrival time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.419ns (26.638%)  route 1.154ns (73.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.419     5.511 f  reset_edge_reg/Q
                         net (fo=23, routed)          1.154     6.665    reset_edge
    SLICE_X49Y44         FDCE                                         f  sc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X49Y44         FDCE                                         r  sc_reg[0]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X49Y44         FDCE (Recov_fdce_C_CLR)     -0.580    14.451    sc_reg[0]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  7.786    

Slack (MET) :             7.786ns  (required time - arrival time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.419ns (26.638%)  route 1.154ns (73.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.419     5.511 f  reset_edge_reg/Q
                         net (fo=23, routed)          1.154     6.665    reset_edge
    SLICE_X49Y44         FDCE                                         f  sc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X49Y44         FDCE                                         r  sc_reg[1]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X49Y44         FDCE (Recov_fdce_C_CLR)     -0.580    14.451    sc_reg[1]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  7.786    

Slack (MET) :             7.786ns  (required time - arrival time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.419ns (26.638%)  route 1.154ns (73.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.419     5.511 f  reset_edge_reg/Q
                         net (fo=23, routed)          1.154     6.665    reset_edge
    SLICE_X49Y44         FDCE                                         f  sc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X49Y44         FDCE                                         r  sc_reg[3]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X49Y44         FDCE (Recov_fdce_C_CLR)     -0.580    14.451    sc_reg[3]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  7.786    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.419ns (30.234%)  route 0.967ns (69.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.419     5.511 f  reset_edge_reg/Q
                         net (fo=23, routed)          0.967     6.478    reset_edge
    SLICE_X51Y45         FDCE                                         f  sc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.452    14.793    clk_IBUF_BUFG
    SLICE_X51Y45         FDCE                                         r  sc_reg[10]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y45         FDCE (Recov_fdce_C_CLR)     -0.580    14.438    sc_reg[10]
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.419ns (30.234%)  route 0.967ns (69.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.419     5.511 f  reset_edge_reg/Q
                         net (fo=23, routed)          0.967     6.478    reset_edge
    SLICE_X51Y45         FDCE                                         f  sc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.452    14.793    clk_IBUF_BUFG
    SLICE_X51Y45         FDCE                                         r  sc_reg[12]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y45         FDCE (Recov_fdce_C_CLR)     -0.580    14.438    sc_reg[12]
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             8.098ns  (required time - arrival time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_idx_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.419ns (33.588%)  route 0.828ns (66.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.419     5.511 f  reset_edge_reg/Q
                         net (fo=23, routed)          0.828     6.340    reset_edge
    SLICE_X51Y44         FDCE                                         f  mux_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.452    14.793    clk_IBUF_BUFG
    SLICE_X51Y44         FDCE                                         r  mux_idx_reg[0]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y44         FDCE (Recov_fdce_C_CLR)     -0.580    14.438    mux_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  8.098    

Slack (MET) :             8.098ns  (required time - arrival time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_idx_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.419ns (33.588%)  route 0.828ns (66.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.419     5.511 f  reset_edge_reg/Q
                         net (fo=23, routed)          0.828     6.340    reset_edge
    SLICE_X51Y44         FDCE                                         f  mux_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.452    14.793    clk_IBUF_BUFG
    SLICE_X51Y44         FDCE                                         r  mux_idx_reg[1]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y44         FDCE (Recov_fdce_C_CLR)     -0.580    14.438    mux_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  8.098    

Slack (MET) :             8.098ns  (required time - arrival time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.419ns (33.588%)  route 0.828ns (66.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.419     5.511 f  reset_edge_reg/Q
                         net (fo=23, routed)          0.828     6.340    reset_edge
    SLICE_X51Y44         FDCE                                         f  sc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.452    14.793    clk_IBUF_BUFG
    SLICE_X51Y44         FDCE                                         r  sc_reg[2]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y44         FDCE (Recov_fdce_C_CLR)     -0.580    14.438    sc_reg[2]
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  8.098    

Slack (MET) :             8.098ns  (required time - arrival time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.419ns (33.588%)  route 0.828ns (66.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.419     5.511 f  reset_edge_reg/Q
                         net (fo=23, routed)          0.828     6.340    reset_edge
    SLICE_X51Y44         FDCE                                         f  sc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.452    14.793    clk_IBUF_BUFG
    SLICE_X51Y44         FDCE                                         r  sc_reg[4]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y44         FDCE (Recov_fdce_C_CLR)     -0.580    14.438    sc_reg[4]
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  8.098    

Slack (MET) :             8.098ns  (required time - arrival time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.419ns (33.588%)  route 0.828ns (66.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.419     5.511 f  reset_edge_reg/Q
                         net (fo=23, routed)          0.828     6.340    reset_edge
    SLICE_X51Y44         FDCE                                         f  sc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.452    14.793    clk_IBUF_BUFG
    SLICE_X51Y44         FDCE                                         r  sc_reg[5]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y44         FDCE (Recov_fdce_C_CLR)     -0.580    14.438    sc_reg[5]
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  8.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.948%)  route 0.192ns (60.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.128     1.578 f  reset_edge_reg/Q
                         net (fo=23, routed)          0.192     1.771    reset_edge
    SLICE_X49Y46         FDCE                                         f  sc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X49Y46         FDCE                                         r  sc_reg[13]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X49Y46         FDCE (Remov_fdce_C_CLR)     -0.146     1.319    sc_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.948%)  route 0.192ns (60.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.128     1.578 f  reset_edge_reg/Q
                         net (fo=23, routed)          0.192     1.771    reset_edge
    SLICE_X49Y46         FDCE                                         f  sc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X49Y46         FDCE                                         r  sc_reg[14]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X49Y46         FDCE (Remov_fdce_C_CLR)     -0.146     1.319    sc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.948%)  route 0.192ns (60.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.128     1.578 f  reset_edge_reg/Q
                         net (fo=23, routed)          0.192     1.771    reset_edge
    SLICE_X49Y46         FDCE                                         f  sc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X49Y46         FDCE                                         r  sc_reg[15]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X49Y46         FDCE (Remov_fdce_C_CLR)     -0.146     1.319    sc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.948%)  route 0.192ns (60.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.128     1.578 f  reset_edge_reg/Q
                         net (fo=23, routed)          0.192     1.771    reset_edge
    SLICE_X49Y46         FDCE                                         f  sc_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X49Y46         FDCE                                         r  sc_reg[16]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X49Y46         FDCE (Remov_fdce_C_CLR)     -0.146     1.319    sc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.948%)  route 0.192ns (60.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.128     1.578 f  reset_edge_reg/Q
                         net (fo=23, routed)          0.192     1.771    reset_edge
    SLICE_X49Y46         FDCE                                         f  sc_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X49Y46         FDCE                                         r  sc_reg[17]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X49Y46         FDCE (Remov_fdce_C_CLR)     -0.146     1.319    sc_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.948%)  route 0.192ns (60.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.128     1.578 f  reset_edge_reg/Q
                         net (fo=23, routed)          0.192     1.771    reset_edge
    SLICE_X49Y46         FDCE                                         f  sc_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X49Y46         FDCE                                         r  sc_reg[18]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X49Y46         FDCE (Remov_fdce_C_CLR)     -0.146     1.319    sc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.444%)  route 0.267ns (67.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.128     1.578 f  reset_edge_reg/Q
                         net (fo=23, routed)          0.267     1.845    reset_edge
    SLICE_X49Y45         FDCE                                         f  sc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X49Y45         FDCE                                         r  sc_reg[11]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X49Y45         FDCE (Remov_fdce_C_CLR)     -0.146     1.319    sc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.444%)  route 0.267ns (67.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.128     1.578 f  reset_edge_reg/Q
                         net (fo=23, routed)          0.267     1.845    reset_edge
    SLICE_X49Y45         FDCE                                         f  sc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X49Y45         FDCE                                         r  sc_reg[9]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X49Y45         FDCE (Remov_fdce_C_CLR)     -0.146     1.319    sc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_idx_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.128ns (27.559%)  route 0.336ns (72.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.128     1.578 f  reset_edge_reg/Q
                         net (fo=23, routed)          0.336     1.915    reset_edge
    SLICE_X51Y44         FDCE                                         f  mux_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X51Y44         FDCE                                         r  mux_idx_reg[0]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X51Y44         FDCE (Remov_fdce_C_CLR)     -0.146     1.340    mux_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_idx_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.128ns (27.559%)  route 0.336ns (72.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.128     1.578 f  reset_edge_reg/Q
                         net (fo=23, routed)          0.336     1.915    reset_edge
    SLICE_X51Y44         FDCE                                         f  mux_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X51Y44         FDCE                                         r  mux_idx_reg[1]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X51Y44         FDCE (Remov_fdce_C_CLR)     -0.146     1.340    mux_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.574    





