# Home Alarm System - 2nd Year CADD Project

The project implements a simple **Home Alarm System** using the **Basys 3 FPGA Board**, **LEDs**, and a **Buzzer**. The design is written in **SystemVerilog**, and the code is programmed using **Xilinx Vivado**.

---

## Project Structure

### Source Files
- Contains the logic and are used to upload the design to the FPGA.

### Testbench File (`_tb`)
- Used for simulating and verifying that the logic behaves as expected.

### Constraints File (`.xdc`)
- Maps the FPGA pins to the input/output variables of the design.

---

## Additional Information

A detailed project description is available in the uploaded **PDF**. Please feel free to review it for a deeper understanding of the project.

---


