 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Oct 30 16:09:54 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0073    0.0034     0.5034 f                   
  tdi (net)                      3                 0.0000     0.5034 f                   
  U562/Z (BUFFD1BWP16P90CPD)             0.0128    0.0179 *   0.5212 f                   0.80
  n471 (net)                     4                 0.0000     0.5212 f                   
  U285/Z (BUFFD1BWP16P90CPD)             0.0056    0.0146 *   0.5358 f                   0.80
  n484 (net)                     1                 0.0000     0.5358 f                   
  U558/ZN (INVD1BWP16P90CPD)             0.0069    0.0078 *   0.5436 r                   0.80
  n467 (net)                     1                 0.0000     0.5436 r                   
  U557/ZN (INVD2BWP16P90CPD)             0.1967    0.1247 *   0.6683 f                   0.80
  dbg_datm_si[0] (net)           1                 0.0000     0.6683 f                   
  dbg_datm_si[0] (out)                   0.1967    0.0077 *   0.6760 f                   
  data arrival time                                           0.6760                     

  clock clock (rise edge)                          1.2800     1.2800                     
  clock network delay (ideal)                      0.0000     1.2800                     
  clock uncertainty                               -0.0700     1.2100                     
  output external delay                           -0.5000     0.7100                     
  data required time                                          0.7100                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.7100                     
  data arrival time                                          -0.6760                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0340                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datf_so[0] (in)                                   0.0053    0.0012     0.5012 f                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5012 f                   
  U266/ZN (AOI222D1BWP16P90CPDLVT)                      0.0225    0.0213 *   0.5225 r                   0.80
  n133 (net)                                    1                 0.0000     0.5225 r                   
  U267/ZN (NR2D1BWP16P90CPD)                            0.0096    0.0129 *   0.5354 f                   0.80
  n143 (net)                                    1                 0.0000     0.5354 f                   
  U280/ZN (NR3D1BWP16P90CPD)                            0.0119    0.0117 *   0.5471 r                   0.80
  n144 (net)                                    1                 0.0000     0.5471 r                   
  U281/ZN (AOI21D1BWP16P90CPD)                          0.0136    0.0097 *   0.5567 f                   0.80
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5567 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0136    0.0000 *   0.5568 f                   0.80
  data arrival time                                                          0.5568                     

  clock clock (fall edge)                                         0.6400     0.6400                     
  clock network delay (ideal)                                     0.0000     0.6400                     
  clock uncertainty                                              -0.0700     0.5700                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5700 f                   
  library setup time                                             -0.0096     0.5604                     
  data required time                                                         0.5604                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5604                     
  data arrival time                                                         -0.5568                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0037                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.6400     0.6400                     
  clock network delay (ideal)                                     0.0000     0.6400                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0400   0.0000    0.6400 f    i              0.80
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0059    0.0386     0.6786 r                   0.80
  n397 (net)                                    1                 0.0000     0.6786 r                   
  U524/Z (CKBD12BWP16P90CPDULVT)                        0.0245    0.0237 *   0.7022 r                   0.80
  tdo (net)                                     1                 0.0000     0.7022 r                   
  tdo (out)                                             0.0259    0.0076 *   0.7098 r                   
  data arrival time                                                          0.7098                     

  clock clock (rise edge)                                         1.2800     1.2800                     
  clock network delay (ideal)                                     0.0000     1.2800                     
  clock uncertainty                                              -0.0700     1.2100                     
  output external delay                                          -0.5000     0.7100                     
  data required time                                                         0.7100                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.7100                     
  data arrival time                                                         -0.7098                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0002                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0400   0.0000   0.0000 r i  0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0326   0.0839   0.0839 r 0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0839 r                  
  U300/ZN (INVD1BWP16P90CPD)                            0.0352    0.0356 *   0.1195 f                   0.80
  n387 (net)                                    8                 0.0000     0.1195 f                   
  U253/ZN (NR2D1BWP16P90CPD)                            0.0174    0.0194 *   0.1390 r                   0.80
  n214 (net)                                    2                 0.0000     0.1390 r                   
  U254/ZN (INVD1BWP16P90CPD)                            0.0097    0.0125 *   0.1515 f                   0.80
  n195 (net)                                    2                 0.0000     0.1515 f                   
  U255/ZN (NR2D1BWP16P90CPD)                            0.0255    0.0200 *   0.1715 r                   0.80
  n209 (net)                                    4                 0.0000     0.1715 r                   
  U278/ZN (INVD1BWP16P90CPD)                            0.0208    0.0233 *   0.1947 f                   0.80
  n212 (net)                                    5                 0.0000     0.1947 f                   
  U279/ZN (IND3D1BWP16P90CPD)                           0.0111    0.0137 *   0.2084 r                   0.80
  n141 (net)                                    1                 0.0000     0.2084 r                   
  U280/ZN (NR3D1BWP16P90CPD)                            0.0100    0.0117 *   0.2201 f                   0.80
  n144 (net)                                    1                 0.0000     0.2201 f                   
  U281/ZN (AOI21D1BWP16P90CPD)                          0.0123    0.0126 *   0.2327 r                   0.80
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.2327 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0123    0.0000 *   0.2327 r                   0.80
  data arrival time                                                          0.2327                     

  clock clock (fall edge)                                         0.6400     0.6400                     
  clock network delay (ideal)                                     0.0000     0.6400                     
  clock uncertainty                                              -0.0700     0.5700                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5700 f                   
  library setup time                                             -0.0059     0.5641                     
  data required time                                                         0.5641                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5641                     
  data arrival time                                                         -0.2327                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.3313                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0053    0.0026     0.5026 f                   
  tdi (net)                      3                 0.0000     0.5026 f                   
  U562/Z (BUFFD1BWP16P90CPD)             0.0088    0.0138 *   0.5164 f                   0.88
  n471 (net)                     4                 0.0000     0.5164 f                   
  U285/Z (BUFFD1BWP16P90CPD)             0.0040    0.0114 *   0.5278 f                   0.88
  n484 (net)                     1                 0.0000     0.5278 f                   
  U558/ZN (INVD1BWP16P90CPD)             0.0056    0.0067 *   0.5344 r                   0.88
  n467 (net)                     1                 0.0000     0.5344 r                   
  U557/ZN (INVD2BWP16P90CPD)             0.1369    0.0915 *   0.6260 f                   0.88
  dbg_datm_si[0] (net)           1                 0.0000     0.6260 f                   
  dbg_datm_si[0] (out)                   0.1369    0.0028 *   0.6288 f                   
  data arrival time                                           0.6288                     

  clock clock (rise edge)                          1.2800     1.2800                     
  clock network delay (ideal)                      0.0000     1.2800                     
  clock uncertainty                               -0.0100     1.2700                     
  output external delay                           -0.5000     0.7700                     
  data required time                                          0.7700                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.7700                     
  data arrival time                                          -0.6288                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.1412                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datf_so[0] (in)                                   0.0039    0.0009     0.5009 f                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5009 f                   
  U266/ZN (AOI222D1BWP16P90CPDLVT)                      0.0173    0.0174 *   0.5183 r                   0.88
  n133 (net)                                    1                 0.0000     0.5183 r                   
  U267/ZN (NR2D1BWP16P90CPD)                            0.0071    0.0091 *   0.5274 f                   0.88
  n143 (net)                                    1                 0.0000     0.5274 f                   
  U280/ZN (NR3D1BWP16P90CPD)                            0.0084    0.0092 *   0.5365 r                   0.88
  n144 (net)                                    1                 0.0000     0.5365 r                   
  U281/ZN (AOI21D1BWP16P90CPD)                          0.0092    0.0069 *   0.5434 f                   0.88
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5434 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0092    0.0000 *   0.5434 f                   0.88
  data arrival time                                                          0.5434                     

  clock clock (fall edge)                                         0.6400     0.6400                     
  clock network delay (ideal)                                     0.0000     0.6400                     
  clock uncertainty                                              -0.0100     0.6300                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6300 f                   
  library setup time                                             -0.0081     0.6219                     
  data required time                                                         0.6219                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6219                     
  data arrival time                                                         -0.5434                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0785                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.6400     0.6400                     
  clock network delay (ideal)                                     0.0000     0.6400                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0600   0.0000    0.6400 f    i              0.88
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0043    0.0321     0.6721 r                   0.88
  n397 (net)                                    1                 0.0000     0.6721 r                   
  U524/Z (CKBD12BWP16P90CPDULVT)                        0.0200    0.0197 *   0.6918 r                   0.88
  tdo (net)                                     1                 0.0000     0.6918 r                   
  tdo (out)                                             0.0201    0.0027 *   0.6945 r                   
  data arrival time                                                          0.6945                     

  clock clock (rise edge)                                         1.2800     1.2800                     
  clock network delay (ideal)                                     0.0000     1.2800                     
  clock uncertainty                                              -0.0100     1.2700                     
  output external delay                                          -0.5000     0.7700                     
  data required time                                                         0.7700                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.7700                     
  data arrival time                                                         -0.6945                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0755                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0600   0.0000   0.0000 r i  0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0217   0.0707   0.0707 f 0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0707 f                  
  U300/ZN (INVD1BWP16P90CPD)                            0.0241    0.0251 *   0.0958 r                   0.88
  n387 (net)                                    8                 0.0000     0.0958 r                   
  U253/ZN (NR2D1BWP16P90CPD)                            0.0095    0.0119 *   0.1077 f                   0.88
  n214 (net)                                    2                 0.0000     0.1077 f                   
  U254/ZN (INVD1BWP16P90CPD)                            0.0064    0.0086 *   0.1163 r                   0.88
  n195 (net)                                    2                 0.0000     0.1163 r                   
  U255/ZN (NR2D1BWP16P90CPD)                            0.0142    0.0111 *   0.1274 f                   0.88
  n209 (net)                                    4                 0.0000     0.1274 f                   
  U278/ZN (INVD1BWP16P90CPD)                            0.0141    0.0156 *   0.1430 r                   0.88
  n212 (net)                                    5                 0.0000     0.1430 r                   
  U279/ZN (IND3D1BWP16P90CPD)                           0.0132    0.0139 *   0.1569 f                   0.88
  n141 (net)                                    1                 0.0000     0.1569 f                   
  U280/ZN (NR3D1BWP16P90CPD)                            0.0084    0.0137 *   0.1706 r                   0.88
  n144 (net)                                    1                 0.0000     0.1706 r                   
  U281/ZN (AOI21D1BWP16P90CPD)                          0.0092    0.0069 *   0.1775 f                   0.88
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.1775 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0092    0.0000 *   0.1775 f                   0.88
  data arrival time                                                          0.1775                     

  clock clock (fall edge)                                         0.6400     0.6400                     
  clock network delay (ideal)                                     0.0000     0.6400                     
  clock uncertainty                                              -0.0100     0.6300                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6300 f                   
  library setup time                                             -0.0081     0.6219                     
  data required time                                                         0.6219                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6219                     
  data arrival time                                                         -0.1775                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.4444                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0103    0.0046     0.5046 f                   
  tdi (net)                      3                 0.0000     0.5046 f                   
  U562/Z (BUFFD1BWP16P90CPD)             0.0182    0.0263 *   0.5309 f                   0.72
  n471 (net)                     4                 0.0000     0.5309 f                   
  U285/Z (BUFFD1BWP16P90CPD)             0.0085    0.0225 *   0.5534 f                   0.72
  n484 (net)                     1                 0.0000     0.5534 f                   
  U558/ZN (INVD1BWP16P90CPD)             0.0100    0.0113 *   0.5647 r                   0.72
  n467 (net)                     1                 0.0000     0.5647 r                   
  U557/ZN (INVD2BWP16P90CPD)             0.2703    0.1722 *   0.7369 f                   0.72
  dbg_datm_si[0] (net)           1                 0.0000     0.7369 f                   
  dbg_datm_si[0] (out)                   0.2703    0.0142 *   0.7512 f                   
  data arrival time                                           0.7512                     

  clock clock (rise edge)                          1.2800     1.2800                     
  clock network delay (ideal)                      0.0000     1.2800                     
  clock uncertainty                               -0.0100     1.2700                     
  output external delay                           -0.5000     0.7700                     
  data required time                                          0.7700                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.7700                     
  data arrival time                                          -0.7512                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0188                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datf_so[0] (in)                                   0.0075    0.0016     0.5016 f                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5016 f                   
  U266/ZN (AOI222D1BWP16P90CPDLVT)                      0.0303    0.0292 *   0.5308 r                   0.72
  n133 (net)                                    1                 0.0000     0.5308 r                   
  U267/ZN (NR2D1BWP16P90CPD)                            0.0128    0.0195 *   0.5503 f                   0.72
  n143 (net)                                    1                 0.0000     0.5503 f                   
  U280/ZN (NR3D1BWP16P90CPD)                            0.0189    0.0182 *   0.5685 r                   0.72
  n144 (net)                                    1                 0.0000     0.5685 r                   
  U281/ZN (AOI21D1BWP16P90CPD)                          0.0206    0.0156 *   0.5841 f                   0.72
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5841 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0206    0.0001 *   0.5842 f                   0.72
  data arrival time                                                          0.5842                     

  clock clock (fall edge)                                         0.6400     0.6400                     
  clock network delay (ideal)                                     0.0000     0.6400                     
  clock uncertainty                                              -0.0100     0.6300                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6300 f                   
  library setup time                                             -0.0130     0.6170                     
  data required time                                                         0.6170                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6170                     
  data arrival time                                                         -0.5842                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0328                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_2_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_datm_cp[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_2_/CP (DFCNQD1BWP16P90CPD)   0.0700   0.0000   0.0000 r i  0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_2_/Q (DFCNQD1BWP16P90CPD)   0.0357   0.1279   0.1279 r 0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[2] (net)     6   0.0000   0.1279 r                  
  U295/Z (BUFFD1BWP16P90CPD)                            0.0365    0.0470 *   0.1749 r                   0.72
  n382 (net)                                   10                 0.0000     0.1749 r                   
  U296/ZN (INVD1BWP16P90CPD)                            0.0740    0.0655 *   0.2404 f                   0.72
  n383 (net)                                   16                 0.0000     0.2404 f                   
  U311/ZN (ND3D1BWP16P90CPD)                            0.0289    0.0398 *   0.2802 r                   0.72
  n189 (net)                                    2                 0.0000     0.2802 r                   
  U462/ZN (NR2D1BWP16P90CPD)                            0.0252    0.0282 *   0.3084 f                   0.72
  n239 (net)                                    4                 0.0000     0.3084 f                   
  U463/ZN (INVD1BWP16P90CPD)                            0.0292    0.0297 *   0.3381 r                   0.72
  n236 (net)                                    5                 0.0000     0.3381 r                   
  U471/ZN (NR2D1BWP16P90CPD)                            0.0123    0.0192 *   0.3573 f                   0.72
  n439 (net)                                    1                 0.0000     0.3573 f                   
  U530/Z (BUFFD1BWP16P90CPD)                            0.0080    0.0199 *   0.3773 f                   0.72
  n485 (net)                                    1                 0.0000     0.3773 f                   
  U546/ZN (INVD1BWP16P90CPD)                            0.0072    0.0092 *   0.3865 r                   0.72
  n455 (net)                                    1                 0.0000     0.3865 r                   
  U545/ZN (INVD1BWP16P90CPD)                            0.5689    0.3540 *   0.7405 f                   0.72
  dbg_datm_cp[0] (net)                          1                 0.0000     0.7405 f                   
  dbg_datm_cp[0] (out)                                  0.5689    0.0155 *   0.7559 f                   
  data arrival time                                                          0.7559                     

  clock clock (rise edge)                                         1.2800     1.2800                     
  clock network delay (ideal)                                     0.0000     1.2800                     
  clock uncertainty                                              -0.0100     1.2700                     
  output external delay                                          -0.5000     0.7700                     
  data required time                                                         0.7700                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.7700                     
  data arrival time                                                         -0.7559                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0141                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0700   0.0000   0.0000 r i  0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0461   0.1347   0.1347 r 0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.1347 r                  
  U300/ZN (INVD1BWP16P90CPD)                            0.0495    0.0528 *   0.1875 f                   0.72
  n387 (net)                                    8                 0.0000     0.1875 f                   
  U253/ZN (NR2D1BWP16P90CPD)                            0.0250    0.0305 *   0.2180 r                   0.72
  n214 (net)                                    2                 0.0000     0.2180 r                   
  U254/ZN (INVD1BWP16P90CPD)                            0.0141    0.0198 *   0.2378 f                   0.72
  n195 (net)                                    2                 0.0000     0.2378 f                   
  U255/ZN (NR2D1BWP16P90CPD)                            0.0368    0.0296 *   0.2674 r                   0.72
  n209 (net)                                    4                 0.0000     0.2674 r                   
  U278/ZN (INVD1BWP16P90CPD)                            0.0299    0.0354 *   0.3028 f                   0.72
  n212 (net)                                    5                 0.0000     0.3028 f                   
  U279/ZN (IND3D1BWP16P90CPD)                           0.0157    0.0209 *   0.3237 r                   0.72
  n141 (net)                                    1                 0.0000     0.3237 r                   
  U280/ZN (NR3D1BWP16P90CPD)                            0.0142    0.0178 *   0.3415 f                   0.72
  n144 (net)                                    1                 0.0000     0.3415 f                   
  U281/ZN (AOI21D1BWP16P90CPD)                          0.0180    0.0192 *   0.3606 r                   0.72
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.3606 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0180    0.0001 *   0.3607 r                   0.72
  data arrival time                                                          0.3607                     

  clock clock (fall edge)                                         0.6400     0.6400                     
  clock network delay (ideal)                                     0.0000     0.6400                     
  clock uncertainty                                              -0.0100     0.6300                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6300 f                   
  library setup time                                             -0.0041     0.6259                     
  data required time                                                         0.6259                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6259                     
  data arrival time                                                         -0.3607                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.2652                     


1
