
---------- Begin Simulation Statistics ----------
final_tick                               1046258890000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58135                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701644                       # Number of bytes of host memory used
host_op_rate                                    58326                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19022.17                       # Real time elapsed on the host
host_tick_rate                               55002092                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105855844                       # Number of instructions simulated
sim_ops                                    1109481217                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.046259                       # Number of seconds simulated
sim_ticks                                1046258890000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.686887                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              143646486                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           163817523                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12805749                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        224188086                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18476650                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18610039                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          133389                       # Number of indirect misses.
system.cpu0.branchPred.lookups              285410523                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1864251                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811472                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8500785                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260687594                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29765696                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441398                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       90811125                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050765341                       # Number of instructions committed
system.cpu0.commit.committedOps            1052579338                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1931743941                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.544886                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.306092                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1415259190     73.26%     73.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    315118870     16.31%     89.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71043940      3.68%     93.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     67500057      3.49%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19840121      1.03%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7332002      0.38%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2462100      0.13%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3421965      0.18%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29765696      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1931743941                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857866                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015958234                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326224348                       # Number of loads committed
system.cpu0.commit.membars                    3625354                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625360      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583916478     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328035812     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127160246     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052579338                       # Class of committed instruction
system.cpu0.commit.refs                     455196082                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050765341                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052579338                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.986954                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.986954                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            331855716                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4313227                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142102819                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1166935637                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               802184345                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                800384520                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8512860                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7893318                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5629672                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  285410523                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                204581061                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1139711582                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5622212                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1191388740                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 115                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               25635648                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136702                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         796037476                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         162123136                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.570637                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1948567113                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.613958                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.904356                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1106493378     56.78%     56.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               618217024     31.73%     88.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               134695528      6.91%     95.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                69421159      3.56%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9140676      0.47%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5345770      0.27%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1518040      0.08%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816658      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1918880      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1948567113                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      39                       # number of floating regfile writes
system.cpu0.idleCycles                      139255451                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8608026                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               269630912                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.529463                       # Inst execution rate
system.cpu0.iew.exec_refs                   483483415                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133943958                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              262591150                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            359451860                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3589328                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3437810                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           140281384                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1143371102                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349539457                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8073973                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1105425175                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2158237                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6226140                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8512860                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10333955                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       136597                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16299784                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        46144                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13673                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4307473                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     33227512                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11309650                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13673                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1159763                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7448263                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                457437300                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1095352144                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.881846                       # average fanout of values written-back
system.cpu0.iew.wb_producers                403389157                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.524639                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1095446839                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1351531491                       # number of integer regfile reads
system.cpu0.int_regfile_writes              699882894                       # number of integer regfile writes
system.cpu0.ipc                              0.503283                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.503283                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626897      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            611928842     54.96%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035640      0.72%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811555      0.16%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           354316388     31.82%     87.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          133779747     12.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             42      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1113499149                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     82                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                162                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           63                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               220                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2348672                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002109                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 459677     19.57%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1677335     71.42%     90.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               211658      9.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1112220842                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4178055729                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1095352081                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1234175393                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1132610009                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1113499149                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10761093                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       90791760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           141809                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5319695                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     50282775                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1948567113                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.571445                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801961                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1139368166     58.47%     58.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          564503993     28.97%     87.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          201011699     10.32%     97.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33355541      1.71%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6592108      0.34%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2435810      0.13%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             905524      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             229667      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             164605      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1948567113                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.533330                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         26825022                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4809803                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           359451860                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          140281384                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1504                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2087822564                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4696228                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              284882299                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670621388                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10799371                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               813346314                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17933518                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                46533                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1412431849                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1155316415                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          740977622                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                793228971                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              19022503                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8512860                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             48457828                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                70356226                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1412431809                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        138841                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4763                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22412668                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4761                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3045349624                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2303622098                       # The number of ROB writes
system.cpu0.timesIdled                       25755035                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1471                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.362545                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9880621                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10361113                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1893797                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19311562                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            308522                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         432483                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          123961                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20951290                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4743                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811199                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1110535                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12205065                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1295187                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434269                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22552233                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55090503                       # Number of instructions committed
system.cpu1.commit.committedOps              56901879                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    333533782                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.170603                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.818590                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    310260214     93.02%     93.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11444369      3.43%     96.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3702899      1.11%     97.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3694823      1.11%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1008864      0.30%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       299976      0.09%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1721739      0.52%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       105711      0.03%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1295187      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    333533782                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502888                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52987489                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16128055                       # Number of loads committed
system.cpu1.commit.membars                    3622521                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622521      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32020532     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17939254     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3319431      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56901879                       # Class of committed instruction
system.cpu1.commit.refs                      21258697                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55090503                       # Number of Instructions Simulated
system.cpu1.committedOps                     56901879                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.123431                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.123431                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            291174143                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               789872                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8869355                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              87471446                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12101227                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28069497                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1111104                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1153296                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4628077                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20951290                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12771344                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    321245615                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               116942                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     101040922                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3788732                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.062107                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13944044                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10189143                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.299520                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         337084048                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.311549                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.809318                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               277892339     82.44%     82.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31597930      9.37%     91.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16694734      4.95%     96.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5951467      1.77%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3015433      0.89%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1485362      0.44%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  443074      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     140      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3569      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           337084048                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         258831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1181861                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14814320                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.192211                       # Inst execution rate
system.cpu1.iew.exec_refs                    22673025                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5220209                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              246297831                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22604554                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712008                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1744125                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7087287                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79443009                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17452816                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           774314                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64840862                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1550952                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2039342                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1111104                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5489309                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        36395                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          310943                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         9026                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          603                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3184                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6476499                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1956645                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           603                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       208039                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        973822                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36894914                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64294332                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.846104                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31216916                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.190590                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64310353                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80963980                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42742660                       # number of integer regfile writes
system.cpu1.ipc                              0.163307                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.163307                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622626      5.52%      5.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39172253     59.70%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19396959     29.56%     94.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3423194      5.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65615176                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1982026                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030207                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 344790     17.40%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1447406     73.03%     90.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               189828      9.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63974562                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         470439115                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64294320                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        101984627                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  71307984                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65615176                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8135025                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22541129                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           142715                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2700756                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15036556                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    337084048                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.194655                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.653133                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          297047582     88.12%     88.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26276703      7.80%     95.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7255444      2.15%     98.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2953457      0.88%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2545414      0.76%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             437646      0.13%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             428172      0.13%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              88744      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              50886      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      337084048                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.194506                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16118570                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1937966                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22604554                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7087287                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       337342879                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1755167429                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              264891219                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38004413                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11126698                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14470077                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1768666                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                56673                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102981781                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83663211                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56377959                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28479895                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              14050880                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1111104                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             28115631                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18373546                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102981769                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         16122                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               624                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23405494                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           623                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   411692473                       # The number of ROB reads
system.cpu1.rob.rob_writes                  162463976                       # The number of ROB writes
system.cpu1.timesIdled                           2907                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5684785                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1125542                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7431162                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              29179                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1682598                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8089930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16145376                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1927915                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        36236                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59177699                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4074677                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    118342438                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4110913                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5541328                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2760488                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5294824                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              332                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            258                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2547950                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2547944                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5541328                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           196                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24234648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24234648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    694384640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               694384640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              535                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8090064                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8090064    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8090064                       # Request fanout histogram
system.membus.respLayer1.occupancy        42086721348                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         28924726729                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1046258890000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1046258890000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       587029000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   548057190.838237                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value     14979000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1295522500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1043910774000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2348116000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    172983775                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       172983775                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    172983775                       # number of overall hits
system.cpu0.icache.overall_hits::total      172983775                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31597285                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31597285                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31597285                       # number of overall misses
system.cpu0.icache.overall_misses::total     31597285                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 412976851498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 412976851498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 412976851498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 412976851498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    204581060                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    204581060                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    204581060                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    204581060                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.154449                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.154449                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.154449                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.154449                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13070.010651                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13070.010651                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13070.010651                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13070.010651                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2499                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.057692                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29824173                       # number of writebacks
system.cpu0.icache.writebacks::total         29824173                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1773079                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1773079                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1773079                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1773079                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29824206                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29824206                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29824206                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29824206                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 366706617000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 366706617000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 366706617000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 366706617000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.145782                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.145782                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.145782                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.145782                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12295.603678                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12295.603678                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12295.603678                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12295.603678                       # average overall mshr miss latency
system.cpu0.icache.replacements              29824173                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    172983775                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      172983775                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31597285                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31597285                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 412976851498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 412976851498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    204581060                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    204581060                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.154449                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.154449                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13070.010651                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13070.010651                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1773079                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1773079                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29824206                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29824206                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 366706617000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 366706617000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.145782                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.145782                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12295.603678                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12295.603678                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999952                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          202807746                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29824173                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.800113                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999952                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        438986325                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       438986325                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    410021290                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       410021290                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    410021290                       # number of overall hits
system.cpu0.dcache.overall_hits::total      410021290                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     45505825                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      45505825                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     45505825                       # number of overall misses
system.cpu0.dcache.overall_misses::total     45505825                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1216303628396                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1216303628396                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1216303628396                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1216303628396                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455527115                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455527115                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455527115                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455527115                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.099897                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.099897                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.099897                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.099897                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26728.526038                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26728.526038                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26728.526038                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26728.526038                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7653375                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       597970                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           149447                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7359                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.211299                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.256964                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     27606701                       # number of writebacks
system.cpu0.dcache.writebacks::total         27606701                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18650509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18650509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18650509                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18650509                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26855316                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26855316                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26855316                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26855316                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 494227928231                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 494227928231                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 494227928231                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 494227928231                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058954                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058954                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058954                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058954                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18403.355530                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18403.355530                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18403.355530                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18403.355530                       # average overall mshr miss latency
system.cpu0.dcache.replacements              27606701                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    294991241                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      294991241                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33378707                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33378707                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 740014531500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 740014531500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    328369948                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    328369948                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.101650                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.101650                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22170.257569                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22170.257569                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11522264                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11522264                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     21856443                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     21856443                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 353546469000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 353546469000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066560                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066560                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16175.846591                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16175.846591                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115030049                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115030049                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12127118                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12127118                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 476289096896                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 476289096896                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127157167                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127157167                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.095371                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.095371                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39274.714478                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39274.714478                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7128245                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7128245                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4998873                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4998873                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 140681459231                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 140681459231                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039313                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039313                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28142.635196                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28142.635196                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1782                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1782                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1364                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1364                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8505000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8505000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.433566                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.433566                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6235.337243                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6235.337243                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1349                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1349                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       721000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       721000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004768                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004768                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 48066.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48066.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2946                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2946                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       670000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       670000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3092                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3092                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.047219                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047219                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4589.041096                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4589.041096                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       524000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       524000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.047219                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.047219                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3589.041096                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3589.041096                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050688                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050688                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760784                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760784                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65716486000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65716486000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811472                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811472                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419981                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419981                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86379.952786                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86379.952786                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760784                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760784                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64955702000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64955702000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419981                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419981                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85379.952786                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85379.952786                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987936                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          438692535                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         27615872                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.885522                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987936                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999623                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999623                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        942305554                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       942305554                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29753888                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25297081                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 867                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              199428                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55251264                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29753888                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25297081                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                867                       # number of overall hits
system.l2.overall_hits::.cpu1.data             199428                       # number of overall hits
system.l2.overall_hits::total                55251264                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             70314                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2308965                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2050                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1527321                       # number of demand (read+write) misses
system.l2.demand_misses::total                3908650                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            70314                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2308965                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2050                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1527321                       # number of overall misses
system.l2.overall_misses::total               3908650                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6055594498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 235867833734                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    188824498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 157988541913                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     400100794643                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6055594498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 235867833734                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    188824498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 157988541913                       # number of overall miss cycles
system.l2.overall_miss_latency::total    400100794643                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29824202                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        27606046                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2917                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1726749                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59159914                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29824202                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       27606046                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2917                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1726749                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59159914                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002358                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.083640                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.702777                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.884507                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.066069                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002358                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.083640                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.702777                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.884507                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.066069                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86122.173365                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102153.057207                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92109.511220                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103441.609140                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102362.911656                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86122.173365                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102153.057207                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92109.511220                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103441.609140                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102362.911656                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             199311                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7421                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.857701                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4082362                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2760488                       # number of writebacks
system.l2.writebacks::total                   2760488                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          60382                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5067                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               65463                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         60382                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5067                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              65463                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        70306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2248583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1522254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3843187                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        70306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2248583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1522254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4311903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8155090                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5352094498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 209258368371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    168031499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 142455843433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 357234337801                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5352094498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 209258368371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    168031499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 142455843433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 404886896328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 762121234129                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002357                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.081453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.700720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.881572                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.064963                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002357                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.081453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.700720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.881572                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.137848                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76125.714704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93062.327862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82207.191292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93582.177109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92952.629628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76125.714704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93062.327862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82207.191292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93582.177109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93899.815540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93453.442467                       # average overall mshr miss latency
system.l2.replacements                       12066047                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7430395                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7430395                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7430395                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7430395                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51611690                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51611690                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51611690                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51611690                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4311903                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4311903                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 404886896328                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 404886896328                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93899.815540                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93899.815540                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 44                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.962963                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.897959                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4615.384615                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2727.272727                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       517500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       351500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       869000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.962963                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.897959                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19903.846154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19527.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19750                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       209000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       267500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20576.923077                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4294647                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           113141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4407788                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1473490                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1107898                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2581388                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 147775172181                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 113141536921                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  260916709102                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5768137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1221039                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6989176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.255453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.907340                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.369341                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100289.226382                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102122.701658                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101076.130013                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        31262                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2580                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            33842                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1442228                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1105318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2547546                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 130999533236                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 101901008433                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 232900541669                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.250034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.905227                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.364499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90831.361779                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92191.576029                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91421.525527                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29753888                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           867                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29754755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        70314                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2050                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            72364                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6055594498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    188824498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6244418996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29824202                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2917                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29827119                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.702777                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002426                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86122.173365                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92109.511220                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86291.788679                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        70306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2044                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        72350                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5352094498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    168031499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5520125997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002357                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.700720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002426                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76125.714704                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82207.191292                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76297.525874                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21002434                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        86287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21088721                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       835475                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       419423                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1254898                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  88092661553                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  44847004992                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 132939666545                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     21837909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       505710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22343619                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038258                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.829375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056164                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105440.212517                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106925.478555                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105936.631141                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        29120                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2487                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        31607                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       806355                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       416936                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1223291                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  78258835135                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  40554835000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 118813670135                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.036925                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.824457                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97052.582467                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97268.729493                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97126.252163                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           43                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                45                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          244                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             250                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3565496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       137498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3702994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          287                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           295                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.850174                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.750000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.847458                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14612.688525                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 22916.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14811.976000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           50                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           54                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          194                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          196                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3807499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        39000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3846499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.675958                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.664407                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19626.283505                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19624.994898                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999914                       # Cycle average of tags in use
system.l2.tags.total_refs                   122365483                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12066146                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.141223                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.133721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.920191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.923447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.179288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.840745                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.548964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.045628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.170679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.034051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.200637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 957685058                       # Number of tag accesses
system.l2.tags.data_accesses                957685058                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4499520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     143941504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        130816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      97427072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    271714496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          517713408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4499520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       130816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4630336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    176671232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       176671232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          70305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2249086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1522298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4245539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8089272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2760488                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2760488                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4300580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        137577329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           125032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         93119469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    259701015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             494823426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4300580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       125032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4425612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      168859958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            168859958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      168859958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4300580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       137577329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          125032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        93119469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    259701015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            663683383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2713126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     70303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2187132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1501829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4242102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008919462751                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       166471                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       166471                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15081694                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2552283                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8089272                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2760488                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8089272                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2760488                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  85862                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 47362                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            361967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            364654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            423878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1765294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            435285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            487398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            441776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            449484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            480369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            453251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           409690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           383385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           444424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           362255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           360308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           379992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            184647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            209406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            201505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            217613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            232262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            218610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           172921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           155248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           178909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           138767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           138795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           145962                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 318371549605                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                40017050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            468435487105                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39779.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58529.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5772869                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1589653                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8089272                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2760488                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2281067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1371752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  581868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  475737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  411861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  354430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  326053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  305404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  281608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  259848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 268994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 404190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 239154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 155560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 122359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  87986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  52873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  20520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 148680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 167702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 170559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 170074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 170051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 171052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 170978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 171879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 176878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 170678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 169825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 167308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 165163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 164941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 165422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3353971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    204.489878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.201981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.382142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2037576     60.75%     60.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       641155     19.12%     79.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       152250      4.54%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        83407      2.49%     86.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        62552      1.87%     88.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        53803      1.60%     90.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        48152      1.44%     91.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        46395      1.38%     93.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       228681      6.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3353971                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       166471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.076710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    431.809117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       166466    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-172031            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        166471                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       166471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.297716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.276956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.867423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           145740     87.55%     87.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2247      1.35%     88.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11860      7.12%     96.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4255      2.56%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1574      0.95%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              476      0.29%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              181      0.11%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               80      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               33      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               16      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        166471                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              512218240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5495168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               173638208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               517713408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            176671232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       489.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       165.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    494.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1046258781000                       # Total gap between requests
system.mem_ctrls.avgGap                      96431.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4499392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    139976448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       130816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     96117056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    271494528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    173638208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4300457.604713876732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 133787582.918411329389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 125032.151459186163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 91867373.284637033939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 259490772.881270319223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 165961034.749248325825                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        70305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2249086                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1522298                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4245539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2760488                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2440342510                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 116484927913                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     82559351                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  79466802557                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 269960854774                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25060421799239                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34710.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51792.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40391.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52201.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63586.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9078257.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11793273660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6268247040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         23374032360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7211294280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82590406080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     231089753400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     207161516160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       569488522980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.309375                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 535767801764                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34936720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 475554368236                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12154179240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6460072905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         33770315040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6951072060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82590406080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     346205718210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     110221756320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       598353519855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        571.898146                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 282169259335                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34936720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 729152910665                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10083254942.528736                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46769376061.220795                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 349515751500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   169015710000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 877243180000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12768069                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12768069                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12768069                       # number of overall hits
system.cpu1.icache.overall_hits::total       12768069                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3275                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3275                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3275                       # number of overall misses
system.cpu1.icache.overall_misses::total         3275                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    222068499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    222068499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    222068499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    222068499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12771344                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12771344                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12771344                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12771344                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000256                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000256                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000256                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000256                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67807.175267                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67807.175267                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67807.175267                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67807.175267                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          119                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2885                       # number of writebacks
system.cpu1.icache.writebacks::total             2885                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          358                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          358                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          358                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          358                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2917                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2917                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2917                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2917                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    203111500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    203111500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    203111500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    203111500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000228                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000228                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000228                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000228                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69630.270826                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69630.270826                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69630.270826                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69630.270826                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2885                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12768069                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12768069                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3275                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3275                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    222068499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    222068499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12771344                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12771344                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000256                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000256                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67807.175267                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67807.175267                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          358                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          358                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2917                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2917                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    203111500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    203111500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69630.270826                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69630.270826                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989422                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12713306                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2885                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4406.691854                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        344429500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989422                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999669                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999669                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25545605                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25545605                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15935519                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15935519                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15935519                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15935519                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4363396                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4363396                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4363396                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4363396                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 451397215192                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 451397215192                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 451397215192                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 451397215192                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20298915                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20298915                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20298915                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20298915                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.214957                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.214957                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.214957                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.214957                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 103450.893568                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103450.893568                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 103450.893568                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103450.893568                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1952530                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       421138                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            34579                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5235                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.465774                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.446609                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1726440                       # number of writebacks
system.cpu1.dcache.writebacks::total          1726440                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3335550                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3335550                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3335550                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3335550                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1027846                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1027846                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1027846                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1027846                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 102574187432                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 102574187432                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 102574187432                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 102574187432                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050636                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050636                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050636                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050636                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99795.287847                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99795.287847                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99795.287847                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99795.287847                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1726440                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14402686                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14402686                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2577230                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2577230                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 218122058000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 218122058000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16979916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16979916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.151781                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151781                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84634.300392                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84634.300392                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2071292                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2071292                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       505938                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       505938                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  46894859500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  46894859500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029796                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029796                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92688.945088                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92688.945088                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1532833                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1532833                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1786166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1786166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 233275157192                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 233275157192                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3318999                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3318999                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.538164                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.538164                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 130601.051186                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 130601.051186                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1264258                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1264258                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       521908                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       521908                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  55679327932                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  55679327932                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.157249                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.157249                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 106684.181756                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 106684.181756                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          297                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          297                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7171500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7171500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.359914                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.359914                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42943.113772                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42943.113772                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3373000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3373000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099138                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099138                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 73326.086957                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73326.086957                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          329                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          329                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       742500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       742500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.255656                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.255656                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6570.796460                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6570.796460                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       630500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       630500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.255656                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.255656                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5579.646018                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5579.646018                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1102998                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1102998                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708201                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708201                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  61747466000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  61747466000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391012                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391012                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87189.182167                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87189.182167                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708201                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708201                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61039265000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61039265000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391012                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391012                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86189.182167                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86189.182167                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.065177                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18767903                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1735946                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.811340                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        344441000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.065177                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.908287                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.908287                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45958013                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45958013                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1046258890000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52171500                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10190883                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51729791                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9305559                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7957101                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             333                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           258                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            591                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7007203                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7007203                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29827123                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22344378                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          295                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          295                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89472580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     82829320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5189430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             177500049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3817495936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3533615488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       371328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    221003712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7572486464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20042470                       # Total snoops (count)
system.tol2bus.snoopTraffic                 177873984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         79204232                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076958                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.268509                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               73149140     92.36%     92.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6016478      7.60%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  36907      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1707      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           79204232                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       118332685443                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41427277428                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44773212542                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2604488161                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4380989                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3013                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1651874188000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138833                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703364                       # Number of bytes of host memory used
host_op_rate                                   139186                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10270.27                       # Real time elapsed on the host
host_tick_rate                               58967831                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1425853279                       # Number of instructions simulated
sim_ops                                    1429480082                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.605615                       # Number of seconds simulated
sim_ticks                                605615298000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.887377                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               94134590                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            94240727                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3578250                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        103067383                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5328                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12594                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7266                       # Number of indirect misses.
system.cpu0.branchPred.lookups              104550124                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1598                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           772                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3576537                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  60078527                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13250090                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2884                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      122413422                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           262776426                       # Number of instructions committed
system.cpu0.commit.committedOps             262777072                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1187975528                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.221197                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.146542                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1125906947     94.78%     94.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11254227      0.95%     95.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20500553      1.73%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2265652      0.19%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1216979      0.10%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       969706      0.08%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       272001      0.02%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     12339373      1.04%     98.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13250090      1.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1187975528                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10479                       # Number of function calls committed.
system.cpu0.commit.int_insts                261536012                       # Number of committed integer instructions.
system.cpu0.commit.loads                     81099783                       # Number of loads committed
system.cpu0.commit.membars                       1008                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1059      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       180403889     68.65%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             236      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       81100499     30.86%     99.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1270271      0.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        262777072                       # Class of committed instruction
system.cpu0.commit.refs                      82370864                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  262776426                       # Number of Instructions Simulated
system.cpu0.committedOps                    262777072                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.596233                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.596233                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            992271951                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1778                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            81426714                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             407061370                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                49715471                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                140008486                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3576933                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3400                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             20563604                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  104550124                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 95277987                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1105657845                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1036343                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     465499854                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                7157292                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.086564                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          96899897                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          94139918                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.385417                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1206136445                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.385944                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.698453                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               861401859     71.42%     71.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               240065408     19.90%     91.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                96948139      8.04%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3369925      0.28%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2333442      0.19%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13262      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2002644      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     470      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1296      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1206136445                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1645191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3698496                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                73228233                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.438678                       # Inst execution rate
system.cpu0.iew.exec_refs                   301494737                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1290428                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              103945706                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            119368824                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2056                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2080418                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1675558                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          381623177                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            300204309                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3152695                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            529827477                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                943135                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            624109558                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3576933                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            625309633                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     19535183                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1204                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           45                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     38269041                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       404477                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           161                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       653269                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3045227                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                278217742                       # num instructions consuming a value
system.cpu0.iew.wb_count                    325255657                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.743742                       # average fanout of values written-back
system.cpu0.iew.wb_producers                206922315                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.269300                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     326178033                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               639352018                       # number of integer regfile reads
system.cpu0.int_regfile_writes              251666025                       # number of integer regfile writes
system.cpu0.ipc                              0.217569                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.217569                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1337      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            229239222     43.01%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1299      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  248      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     43.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           302397632     56.74%     99.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1340114      0.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             532980171                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   40208964                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.075442                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2206001      5.49%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              38002022     94.51%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  941      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             573187479                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2318943695                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    325255340                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        500469086                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 381620018                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                532980171                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3159                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      118846108                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6638581                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           275                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     75692303                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1206136445                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.441890                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.180260                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          989349529     82.03%     82.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           94978770      7.87%     89.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           38649624      3.20%     93.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18013994      1.49%     94.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           35115935      2.91%     97.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           19811261      1.64%     99.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5956715      0.49%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2685100      0.22%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1575517      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1206136445                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.441289                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2487014                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          525712                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           119368824                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1675558                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    601                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1207781636                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3448960                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              737854183                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            201433460                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25605462                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                60244609                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             246817736                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               316521                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            526996858                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             392954564                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          303033647                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                146574030                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1735562                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3576933                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            257792047                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               101600195                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       526996546                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         94643                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1237                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                123545714                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1221                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1559912539                       # The number of ROB reads
system.cpu0.rob.rob_writes                  788554485                       # The number of ROB writes
system.cpu0.timesIdled                          17105                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  278                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.494896                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16318132                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16400974                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2192959                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         28101414                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4414                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          20941                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16527                       # Number of indirect misses.
system.cpu1.branchPred.lookups               29816273                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          370                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           465                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2192684                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  13129279                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3396529                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2610                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       48262936                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57221009                       # Number of instructions committed
system.cpu1.commit.committedOps              57221793                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    187112971                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.305814                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.269255                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    169514752     90.59%     90.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7051395      3.77%     94.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3967958      2.12%     96.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       892283      0.48%     96.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       738383      0.39%     97.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       674999      0.36%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        79830      0.04%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       796842      0.43%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3396529      1.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    187112971                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4168                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55982111                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13959984                       # Number of loads committed
system.cpu1.commit.membars                       1142                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1142      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41882427     73.19%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13960449     24.40%     97.59% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1377535      2.41%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57221793                       # Class of committed instruction
system.cpu1.commit.refs                      15337984                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57221009                       # Number of Instructions Simulated
system.cpu1.committedOps                     57221793                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.414405                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.414405                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            121727766                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  282                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13897012                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             118101385                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15562506                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52715404                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2201592                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1147                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2913162                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   29816273                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 17984988                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    174312194                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               615480                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     138525611                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4403734                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.152610                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          18606369                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16322546                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.709022                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         195120430                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.709959                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.105100                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               112096961     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                49934857     25.59%     83.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22854310     11.71%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4034991      2.07%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3189430      1.63%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   39085      0.02%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2970227      1.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      50      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     519      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           195120430                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         255269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2337518                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18144030                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.449347                       # Inst execution rate
system.cpu1.iew.exec_refs                    25824672                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1538410                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               56215348                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26105243                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1614                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3406372                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2448724                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          105074458                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             24286262                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1870142                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             87791389                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                375446                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             35787710                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2201592                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             36425949                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       652508                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          279768                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          882                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         8756                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     12145259                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1070724                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          8756                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1253359                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1084159                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 66640862                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81513568                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.726976                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48446286                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.417214                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81875569                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               113441928                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62196557                       # number of integer regfile writes
system.cpu1.ipc                              0.292877                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.292877                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1342      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63001822     70.27%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                2809      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            25030702     27.92%     98.19% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1624696      1.81%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              89661531                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1056976                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011789                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 241413     22.84%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                815364     77.14%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  199      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              90717165                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         375825570                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81513568                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        152935854                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 105071526                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 89661531                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2932                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       47852665                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           325102                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           322                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     32358723                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    195120430                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.459519                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.037272                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          148407689     76.06%     76.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24092159     12.35%     88.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           12422233      6.37%     94.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4336352      2.22%     97.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3562179      1.83%     98.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1157377      0.59%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             586553      0.30%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             286173      0.15%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             269715      0.14%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      195120430                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.458919                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5239226                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          935932                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26105243                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2448724                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    200                       # number of misc regfile reads
system.cpu1.numCycles                       195375699                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1015737627                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               99339520                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             42716804                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3358992                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18203865                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18507388                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               258242                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            152045313                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             113213786                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           86149605                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52082017                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1748869                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2201592                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             23235704                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                43432801                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       152045313                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         57732                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1267                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11493634                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1264                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   289200664                       # The number of ROB reads
system.cpu1.rob.rob_writes                  218987108                       # The number of ROB writes
system.cpu1.timesIdled                           2476                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         32553550                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4557197                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            40121918                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              48690                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              17880257                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     46671796                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      93233541                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       397495                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       105074                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25365403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     21659658                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50727774                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       21764732                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           46589886                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       419092                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict         46143094                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1607                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            458                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79401                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79399                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      46589886                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    139902826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              139902826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3013656320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3013656320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1337                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          46671352                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                46671352    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            46671352                       # Request fanout histogram
system.membus.respLayer1.occupancy       240646370358                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             39.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        105729226736                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   605615298000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   605615298000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       107780500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1196149.475052                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value    105181000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    109162000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   603890810000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1724488000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     95261188                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        95261188                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     95261188                       # number of overall hits
system.cpu0.icache.overall_hits::total       95261188                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16799                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16799                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16799                       # number of overall misses
system.cpu0.icache.overall_misses::total        16799                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1282540498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1282540498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1282540498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1282540498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     95277987                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     95277987                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     95277987                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     95277987                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000176                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000176                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000176                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000176                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76346.240729                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76346.240729                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76346.240729                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76346.240729                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1310                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    36.388889                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15423                       # number of writebacks
system.cpu0.icache.writebacks::total            15423                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1376                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1376                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1376                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1376                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15423                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15423                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15423                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15423                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1181506998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1181506998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1181506998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1181506998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000162                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000162                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000162                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000162                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76606.820852                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76606.820852                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76606.820852                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76606.820852                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15423                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     95261188                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       95261188                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16799                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16799                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1282540498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1282540498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     95277987                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     95277987                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000176                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000176                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76346.240729                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76346.240729                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1376                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1376                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15423                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15423                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1181506998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1181506998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76606.820852                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76606.820852                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           95276845                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15455                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6164.791006                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        190571397                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       190571397                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     66543318                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66543318                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     66543318                       # number of overall hits
system.cpu0.dcache.overall_hits::total       66543318                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     36884950                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36884950                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     36884950                       # number of overall misses
system.cpu0.dcache.overall_misses::total     36884950                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3073291780687                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3073291780687                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3073291780687                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3073291780687                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    103428268                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    103428268                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    103428268                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    103428268                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.356623                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.356623                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.356623                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.356623                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83321.023363                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83321.023363                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83321.023363                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83321.023363                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    886147133                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       475783                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         19765911                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6444                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.832092                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    73.833489                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     23280321                       # number of writebacks
system.cpu0.dcache.writebacks::total         23280321                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13602700                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13602700                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13602700                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13602700                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     23282250                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     23282250                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     23282250                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     23282250                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 2101582839392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2101582839392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 2101582839392                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2101582839392                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.225105                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.225105                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.225105                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.225105                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90265.452840                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90265.452840                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90265.452840                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90265.452840                       # average overall mshr miss latency
system.cpu0.dcache.replacements              23280321                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     65876392                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       65876392                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     36282342                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     36282342                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 3025442205000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 3025442205000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    102158734                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    102158734                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.355157                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.355157                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83386.078137                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83386.078137                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13044474                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13044474                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23237868                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23237868                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2097231413500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2097231413500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.227468                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.227468                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90250.594999                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90250.594999                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       666926                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        666926                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       602608                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       602608                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  47849575687                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  47849575687                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1269534                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1269534                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.474669                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.474669                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 79404.149442                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79404.149442                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       558226                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       558226                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44382                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44382                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4351425892                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4351425892                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034959                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034959                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 98044.835564                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 98044.835564                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          715                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          715                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          157                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7225000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7225000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.180046                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.180046                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46019.108280                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46019.108280                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          143                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       231000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       231000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016055                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016055                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        16500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        16500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          535                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          535                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          230                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          230                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1110000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1110000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          765                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          765                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.300654                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.300654                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4826.086957                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4826.086957                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          230                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          230                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       880000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       880000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.300654                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.300654                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3826.086957                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3826.086957                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          657                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            657                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          115                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          115                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       516500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       516500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          772                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          772                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.148964                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.148964                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4491.304348                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4491.304348                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          114                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          114                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       398000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       398000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.147668                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.147668                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3491.228070                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3491.228070                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999310                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           89829926                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         23281041                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.858501                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999310                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        230142363                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       230142363                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1311                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2795816                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 289                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              282471                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3079887                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1311                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2795816                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                289                       # number of overall hits
system.l2.overall_hits::.cpu1.data             282471                       # number of overall hits
system.l2.overall_hits::total                 3079887                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14112                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          20482221                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2309                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1761785                       # number of demand (read+write) misses
system.l2.demand_misses::total               22260427                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14112                       # number of overall misses
system.l2.overall_misses::.cpu0.data         20482221                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2309                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1761785                       # number of overall misses
system.l2.overall_misses::total              22260427                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1142099000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 2023430295788                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    200374994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 187465265827                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2212238035609                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1142099000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 2023430295788                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    200374994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 187465265827                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2212238035609                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15423                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        23278037                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2598                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2044256                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25340314                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15423                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       23278037                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2598                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2044256                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25340314                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.914997                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.879895                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.888761                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.861822                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.878459                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.914997                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.879895                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.888761                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.861822                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.878459                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80931.051587                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98789.593950                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86779.988740                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106406.437691                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99379.856263                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80931.051587                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98789.593950                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86779.988740                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106406.437691                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99379.856263                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2558082                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    100172                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.536897                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  24419603                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              419088                       # number of writebacks
system.l2.writebacks::total                    419088                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         623619                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           7979                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              631619                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        623619                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          7979                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             631619                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14099                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     19858602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1753806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21628808                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14099                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     19858602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1753806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     25127088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         46755896                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1000490000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1788822523951                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    176832001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 169449321923                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1959449167875                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1000490000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1788822523951                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    176832001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 169449321923                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2416420326698                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4375869494573                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.914154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.853105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.885681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.857919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.853534                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.914154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.853105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.885681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.857919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.845119                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70961.770338                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90077.968427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76850.065624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96618.053492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90594.413149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70961.770338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90077.968427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76850.065624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96618.053492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96167.941414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93589.683204                       # average overall mshr miss latency
system.l2.replacements                       68224864                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       485511                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           485511                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            4                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              4                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       485515                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       485515                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000008                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000008                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000008                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000008                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24466686                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24466686                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24466689                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24466689                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     25127088                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       25127088                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2416420326698                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2416420326698                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96167.941414                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96167.941414                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             139                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  162                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           558                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           134                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                692                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3427000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       499000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3926000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          697                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          157                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              854                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.800574                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.853503                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.810304                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6141.577061                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3723.880597                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5673.410405                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          550                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          133                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           683                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     11288000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2659500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     13947500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.789096                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.847134                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.799766                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20523.636364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19996.240602                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20420.937042                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           33                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               38                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       108000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       108000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.942857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.950000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        21600                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2842.105263                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           33                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           36                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       147500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       651000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       798500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.942857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 49166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19727.272727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22180.555556                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1905                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3619                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5524                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          41130                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          38728                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79858                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4233903000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4060712998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8294615998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        43035                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        42347                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.955734                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.914539                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.935303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102939.533187                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104852.122444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103867.064014                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data          236                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          223                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              459                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        40894                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        38505                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79399                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3810372500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3662012498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7472384998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.950250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.909273                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.929927                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93176.810779                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95104.856460                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94111.827580                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1311                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           289                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1600                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2309                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1142099000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    200374994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1342473994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15423                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2598                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18021                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.914997                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.888761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.911215                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80931.051587                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86779.988740                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81753.486024                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14099                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2301                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16400                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1000490000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    176832001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1177322001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.914154                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.885681                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.910049                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70961.770338                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76850.065624                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71787.926890                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2793911                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       278852                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3072763                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     20441091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1723057                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22164148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2019196392788                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 183404552829                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2202600945617                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23235002                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2001909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25236911                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.879754                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.860707                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.878243                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98781.243760                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106441.372995                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99376.747783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       623383                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         7756                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       631139                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     19817708                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1715301                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     21533009                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1785012151451                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 165787309425                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1950799460876                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.852925                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.856833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.853235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90071.573940                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96652.021671                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90595.766754                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    74718848                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  68224928                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.095184                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.500068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.018811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.345585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.196623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.932791                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.351564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.271025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.358325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 470572848                       # Number of tag accesses
system.l2.tags.data_accesses                470572848                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        902336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1271358528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        147264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     112246272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1602179840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2986834240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       902336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       147264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1049600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26821888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26821888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       19864977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1753848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     25034060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            46669285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       419092                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             419092                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1489949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2099284038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           243164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        185342531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2645540569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4931900251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1489949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       243164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1733113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       44288657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44288657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       44288657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1489949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2099284038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          243164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       185342531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2645540569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4976188907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    393547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  19804919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1738236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  25021905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.035610409750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24235                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24235                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            70088592                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             370537                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    46669285                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     419095                       # Number of write requests accepted
system.mem_ctrls.readBursts                  46669285                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   419095                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  87825                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 25548                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1339245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1244639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1232625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1226960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4264255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6208557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5961805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5347128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5188479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4475200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2712266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1586424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1546300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1488324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1400697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1358556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             44986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22191                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1808718711457                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               232907300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2682121086457                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38829.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57579.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 38535994                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  328914                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              46669285                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               419095                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5088551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6405259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5592458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4095723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2888462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2479421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2213144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2027959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1887263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1786187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1902666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3756734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1932301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1420306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1211227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 941835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 630155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 299108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  19971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8110103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    370.698207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   215.534536                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   364.105765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2626719     32.39%     32.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1832565     22.60%     54.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       761734      9.39%     64.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       463417      5.71%     70.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       328564      4.05%     74.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       264723      3.26%     77.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       246516      3.04%     80.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       226891      2.80%     83.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1358974     16.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8110103                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1922.071921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    126.219137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  36929.664842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        24219     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.37626e+06-1.44179e+06           16      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24235                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.238911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.222382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.771509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21717     89.61%     89.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              460      1.90%     91.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1227      5.06%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              554      2.29%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              195      0.80%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               65      0.27%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24235                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2981213440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5620800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25187200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2986834240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26822080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4922.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        41.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4931.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    38.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  605615308500                       # Total gap between requests
system.mem_ctrls.avgGap                      12861.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       902336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1267514816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       147264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    111247104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1601401920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25187200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1489949.152506381972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2092937249.415387153625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 243164.266963414790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 183692691.329603761435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2644256057.085268497467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 41589438.184898689389                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14099                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     19864977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2301                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1753848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     25034060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       419095                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    417299790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 963511690692                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     81209287                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  96677546202                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1621433340486                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14596866293823                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29597.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48503.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35293.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55123.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64769.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34829492.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24916258080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13243312830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        141059596440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          974636640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47806699200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     269425073760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5672002080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       503097579030                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        830.721385                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  12050854275                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20222800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 573341643725                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          32989870200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          17534528055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        191532027960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1079694360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47806699200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     273177664200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2511925920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       566632409895                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        935.630939                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4105078424                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20222800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 581287419576                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                322                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3135355117.283951                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6325280773.049756                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          162    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        91000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  16018972000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    97687769000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 507927529000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     17982269                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17982269                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     17982269                       # number of overall hits
system.cpu1.icache.overall_hits::total       17982269                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2719                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2719                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2719                       # number of overall misses
system.cpu1.icache.overall_misses::total         2719                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    216941000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    216941000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    216941000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    216941000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     17984988                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17984988                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     17984988                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17984988                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000151                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000151                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000151                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000151                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 79787.054064                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 79787.054064                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 79787.054064                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 79787.054064                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2598                       # number of writebacks
system.cpu1.icache.writebacks::total             2598                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          121                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          121                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          121                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          121                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2598                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2598                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2598                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2598                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    208214000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    208214000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    208214000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    208214000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000144                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000144                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000144                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000144                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 80143.956890                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 80143.956890                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 80143.956890                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 80143.956890                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2598                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     17982269                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17982269                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2719                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2719                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    216941000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    216941000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     17984988                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17984988                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000151                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000151                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 79787.054064                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 79787.054064                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          121                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          121                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2598                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2598                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    208214000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    208214000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 80143.956890                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 80143.956890                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18042547                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2630                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6860.284030                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         35972574                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        35972574                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15569449                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15569449                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15569449                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15569449                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5247108                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5247108                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5247108                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5247108                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 414793207776                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 414793207776                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 414793207776                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 414793207776                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20816557                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20816557                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20816557                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20816557                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.252064                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.252064                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.252064                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.252064                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79051.776288                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79051.776288                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79051.776288                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79051.776288                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     40802841                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        54752                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           690270                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            701                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.111422                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.105563                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2045471                       # number of writebacks
system.cpu1.dcache.writebacks::total          2045471                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3199721                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3199721                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3199721                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3199721                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2047387                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2047387                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2047387                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2047387                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 195051307818                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 195051307818                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 195051307818                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 195051307818                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.098354                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.098354                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.098354                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.098354                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95268.411794                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95268.411794                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95268.411794                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95268.411794                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2045470                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14791686                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14791686                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4648139                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4648139                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 367105980500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 367105980500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19439825                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19439825                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.239104                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.239104                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78979.131325                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78979.131325                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2643225                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2643225                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2004914                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2004914                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 190860691500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 190860691500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.103134                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.103134                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95196.448077                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95196.448077                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       777763                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        777763                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       598969                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       598969                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  47687227276                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  47687227276                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1376732                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1376732                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.435066                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.435066                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79615.518125                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79615.518125                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       556496                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       556496                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        42473                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42473                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4190616318                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4190616318                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.030851                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030851                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98665.418454                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98665.418454                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          673                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          673                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          175                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          175                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     13119500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13119500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.206368                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.206368                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 74968.571429                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 74968.571429                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           87                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           87                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           88                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           88                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6588500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6588500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103774                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103774                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 74869.318182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74869.318182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          566                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          566                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          231                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          231                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1876500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1876500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          797                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          797                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.289837                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.289837                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8123.376623                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8123.376623                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          231                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          231                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1646500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1646500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.289837                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.289837                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7127.705628                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7127.705628                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          298                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            298                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          167                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          167                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1078000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1078000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          465                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          465                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.359140                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.359140                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  6455.089820                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  6455.089820                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          167                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          167                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       911000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       911000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.359140                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.359140                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  5455.089820                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  5455.089820                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.979692                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17626436                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2047279                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.609689                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.979692                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999365                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999365                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43684586                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43684586                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 605615298000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25260699                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       904603                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24858298                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        67805777                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         44967410                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1769                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           460                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2229                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85583                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85583                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18021                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25242678                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     69841669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6137802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              76033534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1974144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2979734912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       332544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    261742592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3243784192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       113199580                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27203712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        138557090                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.160721                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.369332                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              116393137     84.00%     84.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               22058879     15.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 105074      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          138557090                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50724918993                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34925476666                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23145478                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3073403075                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3902988                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
