#-----------------------------------------------------------
# Vivado v2014.4
# SW Build 1071353 on Tue Nov 18 18:06:20 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sat Oct 29 21:09:49 2016
# Process ID: 4044
# Log file: E:/Xilinx/Artix-7/Workspace/project_led/vivado.log
# Journal file: E:/Xilinx/Artix-7/Workspace/project_led\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx/Artix-7/Workspace/project_led/project_led.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 679.059 ; gain = 111.055
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0001.Hub_#0003
ERROR: [Labtools 27-2270] Target localhost/xilinx_tcf/Xilinx/Port_#0001.Hub_#0003 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
disconnect_hw_server localhost
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'connect_hw_server' was cancelled
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs/impl_1/led_top.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs/impl_1/led_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 684.465 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
write_cfgmem -format mcs -interface spix4 -size 64 \
-loadbit "up 0x0 led_top.bit"-file led_top.mcs
extra characters after close-quote
pwd
E:/Xilinx/Artix-7/Workspace/project_led
cd project_led.runs/impl_1
pwd
E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs/impl_1
write_cfgmem -format mcs -interface spix4 -size 64 \
-loadbit "up 0x0 led_top.bit"-file led_top.mcs
extra characters after close-quote
write_cfgmem -format mcs -interface spix4 -size 64 -loadbit "up 0x0 led_top.bit"-file led_top.mcs
extra characters after close-quote
write_cfgmem -format mcs -interface spix4 -size 64 -loadbit "up 0x0 led_top.bit"-file led_top.mcs
extra characters after close-quote
write_cfgmem -format mcs -interface spix4 -size 64 -loadbit "up 0x0 led_top.bit" -file led_top.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile led_top.bit
ERROR: [Vivado 12-3735] SPI_BUSWIDTH property is set to "1" on bitfile led_top.bit. This property has to be set to "4" to generate a configuration memory file for the SPIX4 interface. Please ensure that a valid value has been set for the property BITSTREAM.Config.SPI_buswidth and rerun this command.
ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.
get_property BITSTREAM.Config.SPI_buswidth
ERROR: [Common 17-163] Missing value for option 'object', please type 'get_property -help' for usage info.
set_property BITSTREAM.Config.SPI_buswidth 4
ERROR: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info.
set_property BITSTREAM.Config.SPI_buswidth 4 [current_design]
WARNING: [Vivado 12-628] No current design set.
ERROR: [Common 17-161] Invalid option value '' specified for 'objects'.
set_property
ERROR: [Common 17-163] Missing value for option 'name', please type 'set_property -help' for usage info.
set_property BITSTREAM.Config.SPI_buswidth 4 [current_design]
WARNING: [Vivado 12-628] No current design set.
ERROR: [Common 17-161] Invalid option value '' specified for 'objects'.
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs/impl_1/led_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
write_cfgmem -format mcs -interface spix4 -size 64 -loadbit "up 0x0 led_top.bit" -file led_top.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile led_top.bit
ERROR: [Vivado 12-3735] SPI_BUSWIDTH property is set to "1" on bitfile led_top.bit. This property has to be set to "4" to generate a configuration memory file for the SPIX4 interface. Please ensure that a valid value has been set for the property BITSTREAM.Config.SPI_buswidth and rerun this command.
ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.
set_property BITSTREAM.CONFIG.SPI_32bit_addr No [current_design]
WARNING: [Vivado 12-628] No current design set.
ERROR: [Common 17-161] Invalid option value '' specified for 'objects'.
set_property BITSTREAM.CONFIG.SPI_32bit_addr 4 [current_design]
WARNING: [Vivado 12-628] No current design set.
ERROR: [Common 17-161] Invalid option value '' specified for 'objects'.
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
WARNING: [Vivado 12-628] No current design set.
ERROR: [Common 17-161] Invalid option value '' specified for 'objects'.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Xilinx/Artix-7/Workspace/project_led/led_top.v" into library work [E:/Xilinx/Artix-7/Workspace/project_led/led_top.v:1]
[Sat Oct 29 21:27:40 2016] Launched synth_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tftg256-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ftg256/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [E:/Xilinx/Artix-7/Workspace/project_led/project_led.srcs/constrs_1/new/LED.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'current' is not supported in the xdc constraint file. [E:/Xilinx/Artix-7/Workspace/project_led/project_led.srcs/constrs_1/new/LED.xdc:8]
Finished Parsing XDC File [E:/Xilinx/Artix-7/Workspace/project_led/project_led.srcs/constrs_1/new/LED.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 880.738 ; gain = 120.324
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Xilinx/Artix-7/Workspace/project_led/led_top.v" into library work [E:/Xilinx/Artix-7/Workspace/project_led/led_top.v:1]
[Sat Oct 29 21:31:51 2016] Launched synth_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Oct 29 21:33:15 2016] Launched impl_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Oct 29 21:35:20 2016] Launched impl_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs/impl_1/runme.log
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs/impl_1/led_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1144.887 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev  [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
write_cfgmem -format mcs -interface bpix16 -size 64 \
-loadbit "up 0x0 led_top.bit"-file led_top.mcs
extra characters after close-quote
write_cfgmem -format mcs -interface bpix16 -size 64 -loadbit "up 0x0 led_top.bit" -file led_top.mcs
Creating config memory files...
INFO: [Vivado 12-3691] Start address provided has been multiplied by a factor of 2 due to the use of interface BPIX16.
Creating bitstream load up from address 0x00000000
Loading bitfile led_top.bit
ERROR: [Vivado 12-4178] write_cfgmem -interface BPIX16 is not comptabitle with the led_top.bit configuration device setting(s):
SPI_buswidth=4
Regenerate the bitstream with the device settings for BPI or use the write_cfgmem -interface SPIx4
ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.
write_cfgmem -format mcs -interface spix4 -size 64 -loadbit "up 0x0 led_top.bit" -file led_top.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile led_top.bit
Writing file ./led_top.mcs
===================================
Configuration Memory information
===================================
Format             MCS
Size               64M
Start Address      0x00000000
End Address        0x03FFFFFF

Addr1       Addr2       Date                    File(s)
00000000    0021728B    Oct 29 21:36:42 2016    led_top.bit
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
delete_hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev  [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.FILES [list "E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs/impl_1/led_top.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices] 0]]; program_hw_devices [lindex [get_hw_devices] 0]; }; 
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_cfgmem -hw_cfgmem [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 17
Performing Erase Operation...
Erase Operation successful.
Performing Program Operation...
Program Operation successful.
Performing Verify Operation...
Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:17 ; elapsed = 00:02:01 . Memory (MB): peak = 1171.719 ; gain = 0.000
endgroup
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 29 21:50:17 2016...
