<strong>vhdl-insert-empty-lines</strong> is a variable defined in `<code>vhdl-mode.el</code>'.</br>
Its value is <pre>unit</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Specifies whether to insert empty lines in some templates.</br>
This improves readability of code.  Empty lines are inserted in:</br>
  None             : no constructs</br>
  Design units only: entities, architectures, configurations, packages only</br>
  All constructs   : also all constructs with BEGIN...END parts</br>
</br>
Replaces option `vhdl-additional-empty-lines'.</br>
</br>
You can customize this variable.