

================================================================
== Synthesis Summary Report of 'pollings'
================================================================
+ General Information: 
    * Date:           Sat May 17 18:31:22 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        Pollings_HLS
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |           |           |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |    LUT    | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |+ pollings                          |    II|  0.00|     4116|  4.116e+04|         -|     4096|     -|    rewind|  2 (~0%)|   -|  2163 (2%)|  2544 (4%)|    -|
    | o VITIS_LOOP_20_1_VITIS_LOOP_21_2  |    II|  7.30|     4114|  4.114e+04|        23|        4|  1024|       yes|        -|   -|          -|          -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 4             |        |          |
| s_axi_control_r | 32         | 6             | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control   | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control_r | in_img_1   | 0x10   | 32    | W      | Data signal of in_img            |                                                                      |
| s_axi_control_r | in_img_2   | 0x14   | 32    | W      | Data signal of in_img            |                                                                      |
| s_axi_control_r | max_pool_1 | 0x1c   | 32    | W      | Data signal of max_pool          |                                                                      |
| s_axi_control_r | max_pool_2 | 0x20   | 32    | W      | Data signal of max_pool          |                                                                      |
| s_axi_control_r | min_pool_1 | 0x28   | 32    | W      | Data signal of min_pool          |                                                                      |
| s_axi_control_r | min_pool_2 | 0x2c   | 32    | W      | Data signal of min_pool          |                                                                      |
| s_axi_control_r | avg_pool_1 | 0x34   | 32    | W      | Data signal of avg_pool          |                                                                      |
| s_axi_control_r | avg_pool_2 | 0x38   | 32    | W      | Data signal of avg_pool          |                                                                      |
+-----------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| in_img   | inout     | unsigned char* |
| max_pool | inout     | unsigned char* |
| min_pool | inout     | unsigned char* |
| avg_pool | inout     | unsigned char* |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+-----------------+-----------+----------+--------------------------------------+
| Argument | HW Interface    | HW Type   | HW Usage | HW Info                              |
+----------+-----------------+-----------+----------+--------------------------------------+
| in_img   | m_axi_gmem      | interface |          | channel=0                            |
| in_img   | s_axi_control_r | register  | offset   | name=in_img_1 offset=0x10 range=32   |
| in_img   | s_axi_control_r | register  | offset   | name=in_img_2 offset=0x14 range=32   |
| max_pool | m_axi_gmem      | interface |          | channel=0                            |
| max_pool | s_axi_control_r | register  | offset   | name=max_pool_1 offset=0x1c range=32 |
| max_pool | s_axi_control_r | register  | offset   | name=max_pool_2 offset=0x20 range=32 |
| min_pool | m_axi_gmem      | interface |          | channel=0                            |
| min_pool | s_axi_control_r | register  | offset   | name=min_pool_1 offset=0x28 range=32 |
| min_pool | s_axi_control_r | register  | offset   | name=min_pool_2 offset=0x2c range=32 |
| avg_pool | m_axi_gmem      | interface |          | channel=0                            |
| avg_pool | s_axi_control_r | register  | offset   | name=avg_pool_1 offset=0x34 range=32 |
| avg_pool | s_axi_control_r | register  | offset   | name=avg_pool_2 offset=0x38 range=32 |
+----------+-----------------+-----------+----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+
| HW Interface | Direction | Length | Width |
+--------------+-----------+--------+-------+
| m_axi_gmem   | read      | 2      | 8     |
+--------------+-----------+--------+-------+

* All M_AXI Variable Accesses
+--------------+----------+--------------------------+-----------+--------------+--------+-----------------+--------------------------+------------+------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location          | Direction | Burst Status | Length | Loop            | Loop Location            | Resolution | Problem                                                                                              |
+--------------+----------+--------------------------+-----------+--------------+--------+-----------------+--------------------------+------------+------------------------------------------------------------------------------------------------------+
| m_axi_gmem   |          | Include/Pollings.c:20:19 | write     | Fail         |        |                 |                          | 214-224    | Could not burst due to multiple potential writes to the same bundle in the same region.              |
| m_axi_gmem   | in_img   | Include/Pollings.c:29:35 | read      | Widen Fail   |        |                 |                          | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | in_img   | Include/Pollings.c:29:35 | read      | Inferred     | 2      | VITIS_LOOP_21_2 | Include/Pollings.c:21:26 |            |                                                                                                      |
| m_axi_gmem   | max_pool | Include/Pollings.c:35:28 | write     | Widen Fail   |        | VITIS_LOOP_21_2 | Include/Pollings.c:21:26 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | max_pool | Include/Pollings.c:35:28 | write     | Inferred     | 1024   | VITIS_LOOP_20_1 | Include/Pollings.c:20:19 |            |                                                                                                      |
| m_axi_gmem   | min_pool | Include/Pollings.c:36:28 | write     | Widen Fail   |        | VITIS_LOOP_21_2 | Include/Pollings.c:21:26 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | min_pool | Include/Pollings.c:36:28 | write     | Inferred     | 1024   | VITIS_LOOP_20_1 | Include/Pollings.c:20:19 |            |                                                                                                      |
| m_axi_gmem   | avg_pool | Include/Pollings.c:37:28 | write     | Widen Fail   |        | VITIS_LOOP_21_2 | Include/Pollings.c:21:26 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | avg_pool | Include/Pollings.c:37:28 | write     | Inferred     | 1024   | VITIS_LOOP_20_1 | Include/Pollings.c:20:19 |            |                                                                                                      |
+--------------+----------+--------------------------+-----------+--------------+--------+-----------------+--------------------------+------------+------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-------------+--------+----------+---------+
| Name                    | DSP | Pragma | Variable    | Op     | Impl     | Latency |
+-------------------------+-----+--------+-------------+--------+----------+---------+
| + pollings              | 0   |        |             |        |          |         |
|   select_ln20_fu_256_p3 |     |        | select_ln20 | select | auto_sel | 0       |
|   i_fu_270_p3           |     |        | i           | select | auto_sel | 0       |
|   empty_17_fu_317_p2    |     |        | empty_17    | add    | fabric   | 0       |
|   tmp_fu_336_p2         |     |        | tmp         | add    | fabric   | 0       |
|   empty_19_fu_341_p2    |     |        | empty_19    | add    | fabric   | 0       |
|   empty_20_fu_347_p2    |     |        | empty_20    | add    | fabric   | 0       |
|   icmp_ln30_fu_450_p2   |     |        | icmp_ln30   | setgt  | auto     | 0       |
|   max_val_1_fu_454_p3   |     |        | max_val_1   | select | auto_sel | 0       |
|   icmp_ln31_fu_463_p2   |     |        | icmp_ln31   | setlt  | auto     | 0       |
|   min_val_1_fu_467_p3   |     |        | min_val_1   | select | auto_sel | 0       |
|   icmp_ln30_1_fu_476_p2 |     |        | icmp_ln30_1 | setgt  | auto     | 0       |
|   max_val_3_fu_480_p3   |     |        | max_val_3   | select | auto_sel | 0       |
|   icmp_ln31_1_fu_486_p2 |     |        | icmp_ln31_1 | setlt  | auto     | 0       |
|   min_val_2_fu_491_p3   |     |        | min_val_2   | select | auto_sel | 0       |
|   icmp_ln30_2_fu_501_p2 |     |        | icmp_ln30_2 | setgt  | auto     | 0       |
|   max_val_5_fu_506_p3   |     |        | max_val_5   | select | auto_sel | 0       |
|   icmp_ln31_2_fu_552_p2 |     |        | icmp_ln31_2 | setlt  | auto     | 0       |
|   min_val_3_fu_556_p3   |     |        | min_val_3   | select | auto_sel | 0       |
|   add_ln32_fu_516_p2    |     |        | add_ln32    | add    | fabric   | 0       |
|   add_ln32_1_fu_526_p2  |     |        | add_ln32_1  | add    | fabric   | 0       |
|   sum_fu_536_p2         |     |        | sum         | add    | fabric   | 0       |
|   add_ln35_fu_365_p2    |     |        | add_ln35    | add    | fabric   | 0       |
|   add_ln36_fu_376_p2    |     |        | add_ln36    | add    | fabric   | 0       |
|   add_ln37_fu_387_p2    |     |        | add_ln37    | add    | fabric   | 0       |
|   j_fu_398_p2           |     |        | j           | add    | fabric   | 0       |
|   add_ln20_1_fu_433_p2  |     |        | add_ln20_1  | add    | fabric   | 0       |
|   icmp_ln21_fu_403_p2   |     |        | icmp_ln21   | seteq  | auto     | 0       |
|   add_ln20_fu_409_p2    |     |        | add_ln20    | add    | fabric   | 0       |
|   icmp_ln20_fu_439_p2   |     |        | icmp_ln20   | seteq  | auto     | 0       |
+-------------------------+-----+--------+-------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                     |           |           |      |      |        |          |      |         | Banks            |
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + pollings          |           |           | 2    | 0    |        |          |      |         |                  |
|   control_s_axi_U   | interface | s_axilite |      |      |        |          |      |         |                  |
|   control_r_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U      | interface | m_axi     | 2    |      |        |          |      |         |                  |
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------------+---------------------------------------------+
| Type      | Options                                      | Location                                    |
+-----------+----------------------------------------------+---------------------------------------------+
| interface | m_axi port=in_img offset=slave bundle=gmem   | Include/Pollings.c:13 in pollings, in_img   |
| interface | m_axi port=max_pool offset=slave bundle=gmem | Include/Pollings.c:14 in pollings, max_pool |
| interface | m_axi port=min_pool offset=slave bundle=gmem | Include/Pollings.c:15 in pollings, min_pool |
| interface | m_axi port=avg_pool offset=slave bundle=gmem | Include/Pollings.c:16 in pollings, avg_pool |
| interface | s_axilite port=return bundle=control         | Include/Pollings.c:18 in pollings, return   |
| pipeline  | II=1                                         | Include/Pollings.c:22 in pollings           |
+-----------+----------------------------------------------+---------------------------------------------+


