Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Sep  4 07:08:02 2024
| Host         : DESKTOP-0SNREP6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zsys_wrapper_control_sets_placed.rpt
| Design       : zsys_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   251 |
| Unused register locations in slices containing registers |   468 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            5 |
|      6 |            2 |
|      8 |           23 |
|     10 |           15 |
|     12 |            8 |
|     14 |            7 |
|    16+ |          191 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3974 |          574 |
| No           | No                    | Yes                    |              32 |            6 |
| No           | Yes                   | No                     |            1596 |          299 |
| Yes          | No                    | No                     |            1512 |          241 |
| Yes          | No                    | Yes                    |              60 |            9 |
| Yes          | Yes                   | No                     |            6926 |          982 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                            |                                                                                                                       Enable Signal                                                                                                                       |                                                                                                              Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/bit_sync                                                                                                                                                                                                     |                                                                                                                                                                                                                                           |                2 |              4 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                    | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                   |                1 |              4 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                           |                1 |              4 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                |                                                                                                                                                                                                                                           |                1 |              4 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                                                                                                                   |                1 |              4 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                     |                                                                                                                                                                                                                                           |                1 |              6 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz |                                                                                                                                                                                                                                                           | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                   |                3 |              6 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                          | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                   |                2 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/axi_awready0                                                                                                                                                                                         | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/axi_rdata_reg[0]_0                                                                                                                                                                   |                1 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data[4]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                           |                1 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                       |                1 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                          |                1 |              8 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz |                                                                                                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                         |                1 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state[3]_i_1_n_0                                                                                                                                                         | zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                                                                                                                   |                2 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                        | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                             |                1 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0                                                             |                2 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                          | zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                             |                2 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                        | zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                1 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                   | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                       |                1 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                           |                2 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                        | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                             |                2 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                       | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                             |                1 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                     | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                             |                1 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                           |                1 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                             |                1 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/axi_gpio_LED/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                        |                1 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                 | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                     |                1 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                   |                4 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                   |                3 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/axi_arready0                                                                                                                                                                                         | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/axi_rdata_reg[0]_0                                                                                                                                                                   |                1 |              8 |
|  zsys_i/clk_wiz_0/inst/clk_12MHz                                   | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                           |                1 |             10 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][5]_i_1_n_0                                                                                                                                                           |                2 |             10 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                                                                                                                           |                2 |             10 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                        | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                  |                2 |             10 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/i2s_to_pwm_0/U0/bit_addr[4]_i_2_n_0                                                                                                                                                                                                          | zsys_i/audio/i2s_to_pwm_0/U0/bit_addr[4]_i_1_n_0                                                                                                                                                                                          |                1 |             10 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[32][5]_i_1_n_0                                                                                                                                                           |                2 |             10 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                  | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                     |                2 |             10 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                     | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                                    |                1 |             10 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                             | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                  |                1 |             10 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[34][5]_i_1_n_0                                                                                                                                                           |                2 |             10 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                   | zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                1 |             10 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[36][5]_i_1_n_0                                                                                                                                                           |                2 |             10 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[28][5]_i_1_n_0                                                                                                                                                           |                2 |             10 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][5]_i_1_n_0                                                                                                                                                           |                2 |             10 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/resets/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                             |                2 |             10 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/resets/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                              | zsys_i/resets/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                       |                1 |             12 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id[6]_i_1_n_0                                                                                                                                                                   | zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                                                                                                                   |                2 |             12 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg        |                2 |             12 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                           |                3 |             12 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                             | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                         |                1 |             12 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                             | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                         |                1 |             12 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                           |                1 |             12 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                           |                3 |             12 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][12]_i_1_n_0                                                                                                                                                          |                4 |             14 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz |                                                                                                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                                 |                1 |             14 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                             | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                             |                1 |             14 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][13]_i_1_n_0                                                                                                                                                          |                4 |             14 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                  |                1 |             14 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |                4 |             14 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                  |                2 |             14 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                      | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                             |                2 |             16 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                      | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0][0]                                                                                 |                3 |             16 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                         | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                     |                2 |             16 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                  | zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                1 |             16 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | zsys_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                         |                2 |             16 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                  |                4 |             16 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                   | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                1 |             16 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                            | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                            |                3 |             16 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]                                                      | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22][0]                                   |                2 |             16 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |                4 |             16 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                           |                2 |             16 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                             | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                            |                2 |             16 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/p_0_in                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |                1 |             16 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/clkgen/bclk_count[7]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                           |                4 |             16 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/clkgen/lrclk_count[7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                           |                4 |             16 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                    |                2 |             18 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                            |                2 |             18 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                              | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                 |                3 |             18 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz |                                                                                                                                                                                                                                                           | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                       |                3 |             18 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4] |                2 |             20 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4] |                3 |             20 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                      |                2 |             20 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                 | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[10]_i_1_n_0                                                                                                                                                            |                2 |             22 |
|  zsys_i/clk_wiz_0/inst/clk_12MHz                                   |                                                                                                                                                                                                                                                           | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/axi_rdata_reg[0]_0                                                                                                                                                                   |                3 |             22 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                   |                5 |             22 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                5 |             22 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                  |                                                                                                                                                                                                                                           |                2 |             24 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4] |                4 |             24 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                      |                                                                                                                                                                                                                                           |                7 |             24 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                   |                                                                                                                                                                                                                                           |                7 |             24 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/audio/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr[2]_i_1_n_0                                                                                                                                                            |                4 |             24 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                  | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                             |                3 |             24 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                  |                2 |             24 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/audio/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/wr_addr[2]_i_1__0_n_0                                                                                                                                                         |                3 |             24 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                 |                                                                                                                                                                                                                                           |                2 |             24 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                         | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                |                5 |             24 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                        | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                  |                4 |             26 |
|  zsys_i/clk_wiz_0/inst/clk_12MHz                                   | zsys_i/resets/rst_processing_system7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                           |                3 |             26 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                             |                                                                                                                                                                                                                                           |                4 |             26 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                         | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                |                4 |             26 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                         | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                 |                4 |             26 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                       | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                  |                3 |             26 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                           | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_LINEBUF_NO_SOF.all_lines_xfred_reg[0]                                                                                                                          |                5 |             28 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                         |                5 |             28 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                              |                                                                                                                                                                                                                                           |                3 |             28 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                |                                                                                                                                                                                                                                           |                3 |             28 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                           |                                                                                                                                                                                                                                           |                5 |             30 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                              | zsys_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                         |                5 |             32 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                            | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                |                4 |             32 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]                                                      | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                  |                4 |             32 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                        | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                  |                5 |             32 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                        | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                  |                3 |             32 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                         | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                9 |             32 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                                               | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                               |                5 |             32 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | zsys_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                         |                4 |             32 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                 |                                                                                                                                                                                                                                           |                3 |             32 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                |                7 |             32 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                6 |             32 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/axis_to_i2s_0/U0/data_sr[31]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |                2 |             32 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/i2s_to_pwm_0/U0/update_right                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |                4 |             32 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/i2s_to_pwm_0/U0/update_left                                                                                                                                                                                                                  |                                                                                                                                                                                                                                           |                5 |             32 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/E[0]                                                                                                                                                                                                 | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/axi_rdata_reg[0]_0                                                                                                                                                                   |                2 |             32 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/I2S_CLK_CONTROL_REG_reg[0][0]                                                                                                                                                                        | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/axi_rdata_reg[0]_0                                                                                                                                                                   |                4 |             32 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_tvalid                                                                                                                                                                           |                                                                                                                                                                                                                                           |                4 |             32 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                         | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                |                4 |             32 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                  | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                         |                6 |             34 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                             |                4 |             36 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/clkout0_reg_reg[31][0]                                                                                                                                                       |                                                                                                                                                                                                                                           |                5 |             36 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | zsys_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                         |                8 |             36 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                              | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                7 |             36 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                   |                                                                                                                                                                                                                                           |                9 |             40 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                            | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                           |                4 |             40 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                 |                                                                                                                                                                                                                                           |                8 |             40 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[0]                                                                                                   | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                           |                4 |             40 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                7 |             40 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz |                                                                                                                                                                                                                                                           | zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt_reg[4]_0                                                                                                                                                                |               13 |             42 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                               | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                        |                6 |             42 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                               |                4 |             42 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                                          | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |               12 |             44 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |                8 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                                          | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |               11 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                                          | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |                4 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |               12 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                                          | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |                4 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                                          | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |                6 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                                          | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |                4 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                                          | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |                8 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                                          | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |                7 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0][0]                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |               10 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |                9 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                                          | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |                9 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |                6 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |               11 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |                6 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                                          | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |               11 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                                          | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |               10 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz |                                                                                                                                                                                                                                                           | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                        |                8 |             48 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/data_latched[0]_3                                                                                                                                                                                            |                                                                                                                                                                                                                                           |                5 |             48 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_gen.tx/p_3_in                                                                                                                                                                                                       | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_gen.tx/gen[0].data_int[0][31]_i_1_n_0                                                                                                                                                               |                4 |             48 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                    | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                   |                8 |             48 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0][0]                                                                                                                          | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |               13 |             50 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                            | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |               10 |             52 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |               10 |             52 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |                9 |             52 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                      | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                              |                8 |             52 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                          | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                              |                5 |             52 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |                8 |             52 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/clkfbout_reg_reg[31][0]                                                                                                                                                      |                                                                                                                                                                                                                                           |               11 |             52 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |               13 |             52 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |               11 |             52 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |               11 |             52 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |               10 |             52 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |                9 |             52 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |               10 |             52 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                    | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                         |               10 |             54 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                7 |             56 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/axi_rdata_reg[0]_0                                                                                                                                                                   |                8 |             56 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                      | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                   |                8 |             62 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_reg[30][0]                                                                                                                                                   | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |               14 |             62 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                 |               12 |             62 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                         | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                  |                8 |             64 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz |                                                                                                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0                                                                                                         |               14 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[9][0][0]                                                                                                                                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                6 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[30][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                9 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/p_0_in__0                                                                                                                                                                                     |                                                                                                                                                                                                                                           |                4 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                           | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                |               11 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[3][0][0]                                                                                                                                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                5 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/bit_sync                                                                                                                                                                                                     | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/gen[0].data_int[0][31]_i_1__0_n_0                                                                                                                                                            |                7 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[11][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                7 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[24][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                5 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/rd_ack                                                                                                                                                                                               | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/axi_rdata_reg[0]_0                                                                                                                                                                   |               18 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                        | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                  |                6 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                            |                9 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/p_0_in__1                                                                                                                                                                                            |                                                                                                                                                                                                                                           |                4 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                    | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                |                9 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[20][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                8 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[14][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                9 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[21][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                5 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[26][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                6 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[28][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                6 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[2][0][0]                                                                                                                                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |               10 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[31][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                9 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[17][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                8 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[18][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                9 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[0][0][0]                                                                                                                                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |               12 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[27][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                5 |             64 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                             |                8 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[10][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                7 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[19][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                6 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[15][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                6 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[13][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |               13 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[1][0][0]                                                                                                                                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                8 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[8][0][0]                                                                                                                                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                6 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[22][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                6 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                6 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[5][0][0]                                                                                                                                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                7 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[25][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                7 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[6][0][0]                                                                                                                                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                6 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                8 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[12][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                6 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[7][0][0]                                                                                                                                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                6 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[4][0][0]                                                                                                                                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                8 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[23][0][0]                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                   |                5 |             64 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                              | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |               10 |             66 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz |                                                                                                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                              |               15 |             66 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |               16 |             66 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                |                                                                                                                                                                                                                                           |                9 |             68 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                           |               13 |             70 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                  |               17 |             74 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                          |                                                                                                                                                                                                                                           |                5 |             78 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                         | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                           |                9 |             82 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                    | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                              |                7 |             84 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                              |                                                                                                                                                                                                                                           |               11 |             94 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                |                                                                                                                                                                                                                                           |               11 |             94 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                  | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                  |                9 |             96 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                  |                                                                                                                                                                                                                                           |               10 |             96 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                     |                                                                                                                                                                                                                                           |               12 |             96 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                |                                                                                                                                                                                                                                           |               12 |             96 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                     |                                                                                                                                                                                                                                           |               14 |             96 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                             |                                                                                                                                                                                                                                           |                7 |            100 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                 | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid_reg_0[0]                                                                                                                         |                9 |            100 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                         |               19 |            110 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                           |               15 |            120 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           | zsys_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                         |               27 |            128 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                 | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                  |               17 |            154 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz |                                                                                                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |               50 |            202 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                  | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                             |               31 |            282 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               63 |            282 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                        | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                           |               49 |            336 |
|  zsys_i/clk_wiz_0/inst/clk_100MHz                                  |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                           |              270 |           1704 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                           |              308 |           2288 |
+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


