
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps.v
# synth_design -part xc7z020clg484-3 -top td_fused_top_td_fused_final_fmaps -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top td_fused_top_td_fused_final_fmaps -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 244067 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.273 ; gain = 54.895 ; free physical = 246819 ; free virtual = 314580
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_td_fused_final_fmaps' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps.v:15]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 3 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_td_fused_final_fmaps_memcore' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps.v:222]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 49000 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_td_fused_final_fmaps_memcore_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps.v:260]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 49000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_td_fused_final_fmaps_memcore_ram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps.v:260]
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_td_fused_final_fmaps_memcore' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps.v:222]
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_td_fused_final_fmaps' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps.v:15]
WARNING: [Synth 8-3331] design td_fused_top_td_fused_final_fmaps_memcore has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.875 ; gain = 159.496 ; free physical = 246808 ; free virtual = 314569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1605.875 ; gain = 159.496 ; free physical = 246804 ; free virtual = 314565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1613.875 ; gain = 167.496 ; free physical = 246803 ; free virtual = 314564
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1613.883 ; gain = 167.504 ; free physical = 246772 ; free virtual = 314534
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	            3062K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module td_fused_top_td_fused_final_fmaps 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module td_fused_top_td_fused_final_fmaps_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	            3062K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1730.621 ; gain = 284.242 ; free physical = 246409 ; free virtual = 314173
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 512, Available = 280. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|td_fused_top_td_fused_final_fmaps_memcore_ram: | ram_reg    | 64 K x 64(READ_FIRST)  | W |   | 64 K x 64(WRITE_FIRST) |   | R | Port A and B     | 0      | 128    | 
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------+-------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------------------------+
|Module Name                       | RTL Object                                                                                            | Inference | Size (Depth x Width) | Primitives                       | 
+----------------------------------+-------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------------------------+
|td_fused_top_td_fused_final_fmaps | td_fused_top_td_fused_final_fmaps_memcore_U_0/td_fused_top_td_fused_final_fmaps_memcore_ram_U/ram_reg | Implied   | 64 K x 64            | RAM64X1D x 766  RAM64M x 16086   | 
+----------------------------------+-------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1836.027 ; gain = 389.648 ; free physical = 246160 ; free virtual = 313927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|td_fused_top_td_fused_final_fmaps_memcore_ram: | ram_reg    | 64 K x 64(READ_FIRST)  | W |   | 64 K x 64(WRITE_FIRST) |   | R | Port A and B     | 0      | 128    | 
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+----------------------------------+-------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------------------------+
|Module Name                       | RTL Object                                                                                            | Inference | Size (Depth x Width) | Primitives                       | 
+----------------------------------+-------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------------------------+
|td_fused_top_td_fused_final_fmaps | td_fused_top_td_fused_final_fmaps_memcore_U_0/td_fused_top_td_fused_final_fmaps_memcore_ram_U/ram_reg | Implied   | 64 K x 64            | RAM64X1D x 766  RAM64M x 16086   | 
+----------------------------------+-------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 2236.840 ; gain = 790.461 ; free physical = 245455 ; free virtual = 313222
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net buf_ce1_1 is driving 512 big block pins (URAM, BRAM and DSP loads). Created 52 replicas of its driver. 
INFO: [Synth 8-6064] Net buf_ce0_1 is driving 256 big block pins (URAM, BRAM and DSP loads). Created 26 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 2236.844 ; gain = 790.465 ; free physical = 245630 ; free virtual = 313397
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 2236.844 ; gain = 790.465 ; free physical = 245629 ; free virtual = 313397
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 2236.844 ; gain = 790.465 ; free physical = 245632 ; free virtual = 313400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 2236.844 ; gain = 790.465 ; free physical = 245640 ; free virtual = 313408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 2236.844 ; gain = 790.465 ; free physical = 245602 ; free virtual = 313370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 2236.844 ; gain = 790.465 ; free physical = 245601 ; free virtual = 313369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     1|
|2     |LUT2     |   101|
|3     |LUT3     |   302|
|4     |LUT4     | 18187|
|5     |LUT5     |  6952|
|6     |LUT6     | 23121|
|7     |MUXF7    |  6528|
|8     |MUXF8    |  3264|
|9     |RAM64M   | 16086|
|10    |RAM64X1D |   766|
|11    |RAMB36E1 |   128|
|12    |FDRE     |  1433|
|13    |FDSE     |     1|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------------------+------------------------------------------------+------+
|      |Instance                                            |Module                                          |Cells |
+------+----------------------------------------------------+------------------------------------------------+------+
|1     |top                                                 |                                                | 76870|
|2     |  td_fused_top_td_fused_final_fmaps_memcore_U_0     |td_fused_top_td_fused_final_fmaps_memcore       | 75905|
|3     |    td_fused_top_td_fused_final_fmaps_memcore_ram_U |td_fused_top_td_fused_final_fmaps_memcore_ram_1 | 75905|
|4     |  td_fused_top_td_fused_final_fmaps_memcore_U_1     |td_fused_top_td_fused_final_fmaps_memcore_0     |   860|
|5     |    td_fused_top_td_fused_final_fmaps_memcore_ram_U |td_fused_top_td_fused_final_fmaps_memcore_ram   |   860|
+------+----------------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 2236.844 ; gain = 790.465 ; free physical = 245601 ; free virtual = 313369
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 2236.844 ; gain = 790.465 ; free physical = 245603 ; free virtual = 313370
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 2236.848 ; gain = 790.465 ; free physical = 245614 ; free virtual = 313381
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26772 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 8 CPU seconds
WARNING: [Netlist 29-101] Netlist 'td_fused_top_td_fused_final_fmaps' is not ideal for floorplanning, since the cellview 'td_fused_top_td_fused_final_fmaps_memcore_ram_1' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2299.016 ; gain = 0.000 ; free physical = 245102 ; free virtual = 312870
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16852 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16086 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 766 instances

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 2299.016 ; gain = 852.734 ; free physical = 245221 ; free virtual = 312988
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 3001.418 ; gain = 702.402 ; free physical = 245661 ; free virtual = 313426
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3001.418 ; gain = 0.000 ; free physical = 245683 ; free virtual = 313448
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3067.703 ; gain = 0.000 ; free physical = 245378 ; free virtual = 313279
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3067.711 ; gain = 66.293 ; free physical = 244708 ; free virtual = 312476
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:06 ; elapsed = 00:00:19 . Memory (MB): peak = 3282.285 ; gain = 214.574 ; free physical = 244306 ; free virtual = 312075
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3418.516 ; gain = 136.230 ; free physical = 244483 ; free virtual = 312251
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3418.520 ; gain = 0.004 ; free physical = 244467 ; free virtual = 312235

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 19bac64ef

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3418.520 ; gain = 0.000 ; free physical = 244448 ; free virtual = 312217

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13090ed75

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3418.520 ; gain = 0.000 ; free physical = 244799 ; free virtual = 312568
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13090ed75

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3418.520 ; gain = 0.000 ; free physical = 244799 ; free virtual = 312568
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1dc932a63

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3418.520 ; gain = 0.000 ; free physical = 244762 ; free virtual = 312530
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1dc932a63

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3418.520 ; gain = 0.000 ; free physical = 244667 ; free virtual = 312435
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
CRITICAL WARNING: [Opt 31-1017] Shift register, flop remap optimizations have resulted in SRL/LUTM over-utilization. Please review thresholds for remap between SRLs and flops
Phase 5 Shift Register Optimization | Checksum: aafa9255

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3418.520 ; gain = 0.000 ; free physical = 244674 ; free virtual = 312442
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: aafa9255

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3418.520 ; gain = 0.000 ; free physical = 244681 ; free virtual = 312450
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3418.520 ; gain = 0.000 ; free physical = 244681 ; free virtual = 312450
Ending Logic Optimization Task | Checksum: aafa9255

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3418.520 ; gain = 0.000 ; free physical = 244681 ; free virtual = 312449

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.750 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 128 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 192 newly gated: 0 Total Ports: 256
Number of Flops added for Enable Generation: 14

Ending PowerOpt Patch Enables Task | Checksum: cbc36809

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4163.758 ; gain = 0.000 ; free physical = 245281 ; free virtual = 313048
Ending Power Optimization Task | Checksum: cbc36809

Time (s): cpu = 00:01:53 ; elapsed = 00:00:41 . Memory (MB): peak = 4163.758 ; gain = 745.238 ; free physical = 245335 ; free virtual = 313103

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cbc36809

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4163.758 ; gain = 0.000 ; free physical = 245325 ; free virtual = 313093

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4163.758 ; gain = 0.000 ; free physical = 245322 ; free virtual = 313090
Ending Netlist Obfuscation Task | Checksum: 1715b3efb

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4163.758 ; gain = 0.000 ; free physical = 245274 ; free virtual = 313042
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:30 ; elapsed = 00:01:12 . Memory (MB): peak = 4163.758 ; gain = 745.242 ; free physical = 245311 ; free virtual = 313079
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1715b3efb
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module td_fused_top_td_fused_final_fmaps ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Found 16256 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:39 ; elapsed = 00:00:07 . Memory (MB): peak = 4163.758 ; gain = 0.000 ; free physical = 244071 ; free virtual = 311839
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4163.758 ; gain = 0.000 ; free physical = 243966 ; free virtual = 311734
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.750 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:59 ; elapsed = 00:00:13 . Memory (MB): peak = 4163.758 ; gain = 0.000 ; free physical = 243815 ; free virtual = 311583
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 12352 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:45 ; elapsed = 00:00:14 . Memory (MB): peak = 4227.770 ; gain = 64.012 ; free physical = 243623 ; free virtual = 311391
Power optimization passes: Time (s): cpu = 00:01:31 ; elapsed = 00:00:24 . Memory (MB): peak = 4227.770 ; gain = 64.012 ; free physical = 243620 ; free virtual = 311388

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4227.770 ; gain = 0.000 ; free physical = 244213 ; free virtual = 311981


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design td_fused_top_td_fused_final_fmaps ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 128 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 256 accepted clusters 256

Number of Slice Registers augmented: 0 newly gated: 0 Total: 1448
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 256 newly gated: 0 Total Ports: 256
Number of Flops added for Enable Generation: 258

Flops dropped: 0/0 RAMS dropped: 0/256 Clusters dropped: 0/256 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 12a7a265f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4227.770 ; gain = 0.000 ; free physical = 244088 ; free virtual = 311856
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 12a7a265f
Power optimization: Time (s): cpu = 00:01:51 ; elapsed = 00:00:39 . Memory (MB): peak = 4227.770 ; gain = 64.012 ; free physical = 244281 ; free virtual = 312049
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 148034224 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cd36d186

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4227.770 ; gain = 0.000 ; free physical = 244610 ; free virtual = 312378
INFO: [Opt 31-389] Phase Retarget created 256 cells and removed 384 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: cd36d186

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4227.770 ; gain = 0.000 ; free physical = 244599 ; free virtual = 312367
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: b8aa6d7b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 4227.770 ; gain = 0.000 ; free physical = 245769 ; free virtual = 313535
INFO: [Opt 31-389] Phase Remap created 320 cells and removed 1152 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: a66aa28a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 4227.770 ; gain = 0.000 ; free physical = 245657 ; free virtual = 313423
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |             256  |             384  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |             320  |            1152  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: fa46ae44

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 4227.770 ; gain = 0.000 ; free physical = 245686 ; free virtual = 313452

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4227.770 ; gain = 0.000 ; free physical = 245686 ; free virtual = 313452
Ending Netlist Obfuscation Task | Checksum: fa46ae44

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4227.770 ; gain = 0.000 ; free physical = 245677 ; free virtual = 313444
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:02:39 ; elapsed = 00:01:11 . Memory (MB): peak = 4227.770 ; gain = 64.012 ; free physical = 245677 ; free virtual = 313444
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4227.770 ; gain = 0.000 ; free physical = 245394 ; free virtual = 313162
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 972943af

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4227.770 ; gain = 0.000 ; free physical = 245391 ; free virtual = 313159
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4227.770 ; gain = 0.000 ; free physical = 245220 ; free virtual = 312987

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 728ba505

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 4227.770 ; gain = 0.000 ; free physical = 244435 ; free virtual = 312203
Phase 1 Placer Initialization | Checksum: 728ba505

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 4227.770 ; gain = 0.000 ; free physical = 244431 ; free virtual = 312199
Ending Placer Task | Checksum: 728ba505

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 4227.770 ; gain = 0.000 ; free physical = 244450 ; free virtual = 312218
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
place_design failed
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 06:42:55 2022...
