Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: OK_imager.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "OK_imager.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "OK_imager"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg484

---- Source Options
Top Module Name                    : OK_imager
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\ROImager_exp_PatSeperate.v" into library work
Parsing module <ROImager_exp_PatSeperate>.
Analyzing Verilog file "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\pattern_gen.v" into library work
Parsing module <pattern_gen>.
Analyzing Verilog file "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\okLibrary.v" into library work
Parsing module <okHost>.
Parsing module <okCoreHarness>.
Parsing module <okWireIn>.
Parsing module <okWireOut>.
Parsing module <okTriggerIn>.
Parsing module <okTriggerOut>.
Parsing module <okPipeIn>.
Parsing module <okPipeOut>.
Parsing module <okBTPipeIn>.
Parsing module <okBTPipeOut>.
Parsing module <okRegisterBridge>.
Parsing module <okWireOR>.
Analyzing Verilog file "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\ipcore_dir\fifo_usbout.v" into library work
Parsing module <fifo_usbout>.
Analyzing Verilog file "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\ipcore_dir\fifo_patterns.v" into library work
Parsing module <fifo_patterns>.
Analyzing Verilog file "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\ipcore_dir\fifo_6to24.v" into library work
Parsing module <fifo_6to24>.
Analyzing Verilog file "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" into library work
Parsing module <OK_imager>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <OK_imager>.

Elaborating module <IBUFGDS>.

Elaborating module <fifo_6to24>.
WARNING:HDLCompiler:1499 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\ipcore_dir\fifo_6to24.v" Line 39: Empty module <fifo_6to24> remains a black box.
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 173: Assignment to full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 174: Assignment to empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 175: Assignment to almost_empty ignored, since the identifier is never used

Elaborating module <fifo_usbout>.
WARNING:HDLCompiler:1499 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\ipcore_dir\fifo_usbout.v" Line 39: Empty module <fifo_usbout> remains a black box.
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 188: Assignment to empty_2 ignored, since the identifier is never used

Elaborating module <fifo_patterns>.
WARNING:HDLCompiler:1499 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\ipcore_dir\fifo_patterns.v" Line 39: Empty module <fifo_patterns> remains a black box.
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 199: Assignment to full_pat ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 200: Assignment to empty_pat ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 201: Assignment to valid_pat ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 202: Assignment to prog_full ignored, since the identifier is never used

Elaborating module <ROImager_exp_PatSeperate>.
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 210: Assignment to CLKMPRE_EN ignored, since the identifier is never used

Elaborating module <pattern_gen>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=3.0,CLKFX_DIVIDE=3,CLKFX_MULTIPLY=3,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",DFS_FREQUENCY_MODE="LOW",DLL_FREQUENCY_MODE="LOW",DSS_MODE="NONE",DUTY_CYCLE_CORRECTION="TRUE",FACTORY_JF=16'b1100000010000000,PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 266: Assignment to CLK180 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 267: Assignment to CLK270 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 268: Assignment to CLK2X_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 269: Assignment to CLK2X180 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 270: Assignment to CLK90 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 274: Assignment to LOCKED_HS ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 275: Assignment to PSDONE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 276: Assignment to STATUS ignored, since the identifier is never used

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=18,CLKFX_MULTIPLY=3,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",DFS_FREQUENCY_MODE="LOW",DLL_FREQUENCY_MODE="LOW",DSS_MODE="NONE",DUTY_CYCLE_CORRECTION="TRUE",FACTORY_JF=16'b1100000010000000,PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 311: Assignment to CLK180_MPRE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 312: Assignment to CLK270_MPRE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 313: Assignment to CLK2X_MPRE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 314: Assignment to CLK2X180_MPRE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 315: Assignment to CLK90_MPRE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 319: Assignment to LOCKED_MPRE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 320: Assignment to PSDONE_MPRE ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 321: Size mismatch in connection of port <STATUS>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 321: Assignment to STATUS_MPRE ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.
WARNING:HDLCompiler:1016 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\okLibrary.v" Line 39: Port CLK180 is not connected to this instance

Elaborating module <okHost>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKIN_PERIOD=9.92,CLKOUT_PHASE_SHIFT="FIXED",PHASE_SHIFT=-24,CLK_FEEDBACK="1X",DESKEW_ADJUST="SOURCE_SYNCHRONOUS",STARTUP_WAIT="FALSE")>.

Elaborating module <BUFG>.

Elaborating module <IOBUF>.

Elaborating module <FDRE>.

Elaborating module <okCoreHarness>.

Elaborating module <okWireOR(N=5)>.

Elaborating module <okWireIn>.

Elaborating module <okWireOut>.

Elaborating module <okTriggerIn>.
WARNING:HDLCompiler:1127 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" Line 393: Assignment to trig53in ignored, since the identifier is never used

Elaborating module <okTriggerOut>.

Elaborating module <okPipeOut>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <OK_imager>.
    Related source file is "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v".
        C_CLKHS_D = 3
        C_CLKHS_M = 3
INFO:Xst:3210 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" line 165: Output port <full> of the instance <fifo_databuf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" line 165: Output port <empty> of the instance <fifo_databuf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" line 165: Output port <almost_empty> of the instance <fifo_databuf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" line 180: Output port <empty> of the instance <fifo256kB_out> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" line 192: Output port <full> of the instance <FIFO_Patterns> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" line 192: Output port <empty> of the instance <FIFO_Patterns> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" line 192: Output port <valid> of the instance <FIFO_Patterns> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" line 192: Output port <prog_full> of the instance <FIFO_Patterns> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" line 206: Output port <CLKMPRE_EN> of the instance <ROImager_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\OK_imager1.v" line 393: Output port <ep_trigger> of the instance <trigIn53> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <OK_imager> synthesized.
WARNING:Xst:2144 - The value of attribute <SAFE_RECOVERY_STATE> (<recovery_state_value>) does not match fsm state <state> size (8).

Synthesizing Unit <ROImager_exp_PatSeperate>.
    Related source file is "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\ROImager_exp_PatSeperate.v".
        C_EXP_SUBSC = 10
        C_NUM_PATT = 100
        C_MASK_DES_L = 18
        C_NUM_ROWS = 160
        S_subc_first = 8'b00000001
        S_subc_n = 8'b00000010
        S_subc_exp = 8'b00000100
        S_subc_last = 8'b00001000
        S_FSM1 = 8'b00010000
        S_FSM1_ACK = 8'b00100000
    Set property "FSM_ENCODING = ONE-HOT" for signal <state>.
    Set property "SAFE_IMPLEMENTATION = YES" for signal <state>.
    Set property "SAFE_RECOVERY_STATE = <recovery_state_value>" for signal <state>.
    Found 1-bit register for signal <FSMIND0ACK_i>.
    Found 1-bit register for signal <OK_PIXRES_GLOB>.
    Found 32-bit register for signal <count_mpre>.
    Found 32-bit register for signal <count_subsc>.
    Found 1-bit register for signal <OK_DRAIN_B>.
    Found 1-bit register for signal <CLKMPRE_EN>.
    Found 1-bit register for signal <STREAM>.
    Found 8-bit register for signal <fsm_stat_i>.
    Found 8-bit register for signal <state>.
    Found 1-bit register for signal <FSMIND1_i>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | CLKMPRE (rising_edge)                          |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000001                                       |
    | Power Up State     | 00000001                                       |
    | Recovery State     | 00000001                                       |
    | Encoding           | ONE-HOT                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <count_mpre[31]_GND_6_o_add_4_OUT> created at line 110.
    Found 32-bit adder for signal <count_subsc[31]_GND_6_o_add_5_OUT> created at line 114.
    Found 32x5-bit multiplier for signal <n0101> created at line 138.
    Found 32x7-bit multiplier for signal <n0102> created at line 138.
    Found 32-bit comparator greater for signal <GND_6_o_count_mpre[31]_LessThan_2_o> created at line 104
    Found 32-bit comparator greater for signal <GND_6_o_count_mpre[31]_LessThan_4_o> created at line 108
    Found 32-bit comparator greater for signal <n0020> created at line 138
    Found 32-bit comparator greater for signal <n0022> created at line 140
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  78 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ROImager_exp_PatSeperate> synthesized.
WARNING:Xst:2144 - The value of attribute <SAFE_RECOVERY_STATE> (S_subc_first) does not match fsm state <state> size (5).

Synthesizing Unit <pattern_gen>.
    Related source file is "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\pattern_gen.v".
        S_init = 5'b00001
        S_subc_first = 5'b00010
        S_subc_pats = 5'b00100
        S_subc_last = 5'b01000
        C_NUM_ROWS = 160
        Pat_all1 = 10'b1111111111
        Pat_Blank = 10'b0000000000
    Set property "FSM_ENCODING = ONE-HOT" for signal <state>.
    Set property "SAFE_IMPLEMENTATION = YES" for signal <state>.
    Set property "SAFE_RECOVERY_STATE = S_subc_first" for signal <state>.
    Found 1-bit register for signal <FIFO_wr>.
    Found 32-bit register for signal <cntPat>.
    Found 10-bit register for signal <Pat_i>.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00010                                          |
    | Power Up State     | 00001                                          |
    | Recovery State     | 00001                                          |
    | Encoding           | ONE-HOT                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <cntPat[31]_GND_9_o_add_2_OUT> created at line 80.
    Found 32x32-bit multiplier for signal <n0107> created at line 127.
    Found 32-bit comparator greater for signal <GND_9_o_cntPat[31]_LessThan_2_o> created at line 78
    Found 32-bit comparator greater for signal <CntSubc[31]_Num_Pat[31]_LessThan_12_o> created at line 98
    Found 32-bit comparator greater for signal <n0059> created at line 127
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pattern_gen> synthesized.

Synthesizing Unit <div_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_10_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_10_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_10_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_10_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_10_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_10_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_10_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_10_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_10_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_10_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_10_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_10_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_10_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_10_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_10_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_10_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_10_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_10_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_10_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_10_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_10_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_10_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_10_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_10_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_10_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_10_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_10_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_10_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_10_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_10_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_10_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_10_o_b[31]_add_63_OUT> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 993 Multiplexer(s).
Unit <div_32u_32u> synthesized.

Synthesizing Unit <okHost>.
    Related source file is "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\okLibrary.v".
    Set property "IOB = TRUE" for instance <iob_regs[0].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[0].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[0].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[1].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[1].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[1].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[2].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[2].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[2].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[3].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[3].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[3].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[4].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[4].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[4].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[5].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[5].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[5].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[6].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[6].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[6].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[7].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[7].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[7].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[8].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[8].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[8].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[9].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[9].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[9].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[10].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[10].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[10].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[11].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[11].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[11].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[12].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[12].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[12].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[13].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[13].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[13].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[14].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[14].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[14].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[15].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[15].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[15].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[16].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[16].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[16].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[17].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[17].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[17].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[18].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[18].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[18].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[19].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[19].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[19].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[20].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[20].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[20].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[21].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[21].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[21].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[22].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[22].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[22].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[23].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[23].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[23].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[24].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[24].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[24].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[25].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[25].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[25].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[26].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[26].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[26].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[27].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[27].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[27].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[28].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[28].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[28].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[29].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[29].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[29].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[30].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[30].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[30].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[31].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[31].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[31].regvalid>.
    Set property "IOB = TRUE" for instance <regctrlout0>.
    Set property "IOB = TRUE" for instance <regctrlout1>.
    Set property "IOB = TRUE" for instance <regctrlout2>.
    Set property "IOB = TRUE" for instance <regctrlin0a>.
    Set property "IOB = TRUE" for instance <regctrlin1a>.
    Set property "IOB = TRUE" for instance <regctrlin2a>.
    Set property "IOB = TRUE" for instance <regctrlin3a>.
    Summary:
	no macro.
Unit <okHost> synthesized.

Synthesizing Unit <okWireOR>.
    Related source file is "D:\Shichen_Lu\MBImager\MBImager\OK_imager1\okLibrary.v".
        N = 5
    Summary:
	no macro.
Unit <okWireOR> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 32x32-bit multiplier                                  : 1
 32x5-bit multiplier                                   : 1
 32x7-bit multiplier                                   : 1
# Adders/Subtractors                                   : 67
 32-bit adder                                          : 3
 33-bit adder                                          : 2
 34-bit adder                                          : 2
 35-bit adder                                          : 2
 36-bit adder                                          : 2
 37-bit adder                                          : 2
 38-bit adder                                          : 2
 39-bit adder                                          : 2
 40-bit adder                                          : 2
 41-bit adder                                          : 2
 42-bit adder                                          : 2
 43-bit adder                                          : 2
 44-bit adder                                          : 2
 45-bit adder                                          : 2
 46-bit adder                                          : 2
 47-bit adder                                          : 2
 48-bit adder                                          : 2
 49-bit adder                                          : 2
 50-bit adder                                          : 2
 51-bit adder                                          : 2
 52-bit adder                                          : 2
 53-bit adder                                          : 2
 54-bit adder                                          : 2
 55-bit adder                                          : 2
 56-bit adder                                          : 2
 57-bit adder                                          : 2
 58-bit adder                                          : 2
 59-bit adder                                          : 2
 60-bit adder                                          : 2
 61-bit adder                                          : 2
 62-bit adder                                          : 2
 63-bit adder                                          : 2
 64-bit adder                                          : 2
# Registers                                            : 12
 1-bit register                                        : 7
 10-bit register                                       : 1
 32-bit register                                       : 3
 8-bit register                                        : 1
# Comparators                                          : 40
 32-bit comparator greater                             : 7
 32-bit comparator lessequal                           : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator lessequal                           : 1
 53-bit comparator lessequal                           : 1
 54-bit comparator lessequal                           : 1
 55-bit comparator lessequal                           : 1
 56-bit comparator lessequal                           : 1
 57-bit comparator lessequal                           : 1
 58-bit comparator lessequal                           : 1
 59-bit comparator lessequal                           : 1
 60-bit comparator lessequal                           : 1
 61-bit comparator lessequal                           : 1
 62-bit comparator lessequal                           : 1
 63-bit comparator lessequal                           : 1
 64-bit comparator lessequal                           : 1
# Multiplexers                                         : 1023
 1-bit 2-to-1 multiplexer                              : 1001
 10-bit 2-to-1 multiplexer                             : 8
 32-bit 2-to-1 multiplexer                             : 14
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fifo_6to24.ngc>.
Reading core <okWireIn.ngc>.
Reading core <okWireOut.ngc>.
Reading core <okTriggerIn.ngc>.
Reading core <okTriggerOut.ngc>.
Reading core <okPipeOut.ngc>.
Reading core <ipcore_dir/fifo_usbout.ngc>.
Reading core <ipcore_dir/fifo_patterns.ngc>.
Reading core <okCoreHarness.ngc>.
Reading core <TFIFO64x8a_64x8b.ngc>.
Loading core <fifo_6to24> for timing and area information for instance <fifo_databuf>.
Loading core <okWireIn> for timing and area information for instance <wire10>.
Loading core <okWireIn> for timing and area information for instance <wire11>.
Loading core <okWireIn> for timing and area information for instance <wire12>.
Loading core <okWireIn> for timing and area information for instance <wire13>.
Loading core <okWireIn> for timing and area information for instance <wire14>.
Loading core <okWireIn> for timing and area information for instance <wire15>.
Loading core <okWireIn> for timing and area information for instance <okPHASE_SEL>.
Loading core <okWireOut> for timing and area information for instance <wire22>.
Loading core <okWireOut> for timing and area information for instance <wire23>.
Loading core <okWireOut> for timing and area information for instance <wire24>.
Loading core <okTriggerIn> for timing and area information for instance <trigIn53>.
Loading core <okTriggerOut> for timing and area information for instance <trigOut6A>.
Loading core <okPipeOut> for timing and area information for instance <pipeA0>.
Loading core <fifo_usbout> for timing and area information for instance <fifo256kB_out>.
Loading core <fifo_patterns> for timing and area information for instance <FIFO_Patterns>.
Loading core <TFIFO64x8a_64x8b> for timing and area information for instance <core0/a0/cb0>.
Loading core <okCoreHarness> for timing and area information for instance <core0>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 32x32-bit multiplier                                  : 1
 32x5-bit multiplier                                   : 1
 32x7-bit multiplier                                   : 1
# Adders/Subtractors                                   : 35
 32-bit adder                                          : 3
 32-bit adder carry in                                 : 32
# Registers                                            : 224
 Flip-Flops                                            : 224
# Comparators                                          : 40
 32-bit comparator greater                             : 7
 32-bit comparator lessequal                           : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator lessequal                           : 1
 53-bit comparator lessequal                           : 1
 54-bit comparator lessequal                           : 1
 55-bit comparator lessequal                           : 1
 56-bit comparator lessequal                           : 1
 57-bit comparator lessequal                           : 1
 58-bit comparator lessequal                           : 1
 59-bit comparator lessequal                           : 1
 60-bit comparator lessequal                           : 1
 61-bit comparator lessequal                           : 1
 62-bit comparator lessequal                           : 1
 63-bit comparator lessequal                           : 1
 64-bit comparator lessequal                           : 1
# Multiplexers                                         : 1023
 1-bit 2-to-1 multiplexer                              : 1001
 10-bit 2-to-1 multiplexer                             : 8
 32-bit 2-to-1 multiplexer                             : 14
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Optimizing FSM <ROImager_inst/FSM_0> on signal <state[1:6]> with ONE-HOT encoding.
----------------------
 State    | Encoding
----------------------
 00000001 | 000001
 00000010 | 000010
 00000100 | 000100
 00001000 | 001000
 00010000 | 010000
 00100000 | 100000
----------------------
Optimizing FSM <pat_gen/FSM_1> on signal <state[1:4]> with ONE-HOT encoding.
-------------------
 State | Encoding
-------------------
 00010 | 0001
 00001 | 0010
 00100 | 0100
 01000 | 1000
-------------------
WARNING:Xst:2677 - Node <Mmult_n01073> of sequential type is unconnected in block <pattern_gen>.
INFO:Xst:2261 - The FF/Latch <fsm_stat_i_6> in Unit <ROImager_exp_PatSeperate> is equivalent to the following FF/Latch, which will be removed : <fsm_stat_i_8> 
INFO:Xst:2261 - The FF/Latch <fsm_stat_i_5> in Unit <ROImager_exp_PatSeperate> is equivalent to the following FF/Latch, which will be removed : <fsm_stat_i_7> 

Optimizing unit <OK_imager> ...

Optimizing unit <okHost> ...

Optimizing unit <ROImager_exp_PatSeperate> ...

Optimizing unit <pattern_gen> ...

Optimizing unit <div_32u_32u> ...
WARNING:Xst:2677 - Node <ROImager_inst/CLKMPRE_EN> of sequential type is unconnected in block <OK_imager>.
WARNING:Xst:1710 - FF/Latch <pat_gen/cntPat_12> (without init value) has a constant value of 0 in block <OK_imager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pat_gen/cntPat_13> (without init value) has a constant value of 0 in block <OK_imager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pat_gen/cntPat_14> (without init value) has a constant value of 0 in block <OK_imager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pat_gen/cntPat_15> (without init value) has a constant value of 0 in block <OK_imager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pat_gen/cntPat_16> (without init value) has a constant value of 0 in block <OK_imager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pat_gen/cntPat_17> (without init value) has a constant value of 0 in block <OK_imager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pat_gen/cntPat_18> (without init value) has a constant value of 0 in block <OK_imager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pat_gen/cntPat_19> (without init value) has a constant value of 0 in block <OK_imager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pat_gen/cntPat_20> (without init value) has a constant value of 0 in block <OK_imager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pat_gen/cntPat_21> (without init value) has a constant value of 0 in block <OK_imager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pat_gen/cntPat_22> (without init value) has a constant value of 0 in block <OK_imager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pat_gen/cntPat_23> (without init value) has a constant value of 0 in block <OK_imager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pat_gen/cntPat_24> (without init value) has a constant value of 0 in block <OK_imager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pat_gen/cntPat_25> (without init value) has a constant value of 0 in block <OK_imager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pat_gen/cntPat_26> (without init value) has a constant value of 0 in block <OK_imager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pat_gen/cntPat_27> (without init value) has a constant value of 0 in block <OK_imager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pat_gen/cntPat_28> (without init value) has a constant value of 0 in block <OK_imager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pat_gen/cntPat_29> (without init value) has a constant value of 0 in block <OK_imager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pat_gen/cntPat_30> (without init value) has a constant value of 0 in block <OK_imager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pat_gen/cntPat_31> (without init value) has a constant value of 0 in block <OK_imager>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block OK_imager, actual ratio is 14.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_databuf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_databuf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_databuf> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_databuf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo256kB_out> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <fifo256kB_out> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fifo256kB_out> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFO_Patterns> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <FIFO_Patterns> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <FIFO_Patterns> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <FIFO_Patterns> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <FIFO_Patterns> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <hostIF/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_databuf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_databuf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_databuf> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_databuf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo256kB_out> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <fifo256kB_out> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fifo256kB_out> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFO_Patterns> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <FIFO_Patterns> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <FIFO_Patterns> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <FIFO_Patterns> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <FIFO_Patterns> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <hostIF/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 211
 Flip-Flops                                            : 211

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : OK_imager.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6116
#      GND                         : 14
#      INV                         : 67
#      LUT1                        : 229
#      LUT2                        : 391
#      LUT3                        : 304
#      LUT4                        : 928
#      LUT5                        : 753
#      LUT6                        : 1247
#      LUT6_2                      : 50
#      MUXCY                       : 1297
#      MUXF7                       : 21
#      VCC                         : 5
#      XORCY                       : 810
# FlipFlops/Latches                : 2089
#      FD                          : 148
#      FD_1                        : 12
#      FDC                         : 375
#      FDCE                        : 332
#      FDE                         : 283
#      FDP                         : 75
#      FDPE                        : 15
#      FDR                         : 107
#      FDR_1                       : 15
#      FDRE                        : 720
#      FDS                         : 3
#      FDSE                        : 2
#      ODDR2                       : 2
# RAMS                             : 110
#      RAM128X1S                   : 8
#      RAM32M                      : 4
#      RAM64M                      : 2
#      RAM64X1D                    : 2
#      RAMB16BWER                  : 93
#      RAMB8BWER                   : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 9
#      BUFG                        : 9
# IO Buffers                       : 110
#      IBUF                        : 14
#      IBUFG                       : 1
#      IBUFGDS                     : 1
#      IOBUF                       : 33
#      OBUF                        : 61
# DCMs                             : 3
#      DCM_SP                      : 3
# DSPs                             : 7
#      DSP48A1                     : 7
# Others                           : 1
#      DNA_PORT                    : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1986  out of  54576     3%  
 Number of Slice LUTs:                 4014  out of  27288    14%  
    Number used as Logic:              3969  out of  27288    14%  
    Number used as Memory:               45  out of   6408     0%  
       Number used as RAM:               44
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5112
   Number with an unused Flip Flop:    3126  out of   5112    61%  
   Number with an unused LUT:          1098  out of   5112    21%  
   Number of fully used LUT-FF pairs:   888  out of   5112    17%  
   Number of unique control sets:       102

IO Utilization: 
 Number of IOs:                         111
 Number of bonded IOBs:                 111  out of    316    35%  
    IOB Flip Flops/Latches:             103

Specific Feature Utilization:
 Number of Block RAM/FIFO:               94  out of    116    81%  
    Number using Block RAM only:         94
 Number of BUFG/BUFGCTRLs:                9  out of     16    56%  
 Number of DSP48A1s:                      7  out of     58    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                        | Load  |
-----------------------------------+--------------------------------------------------------------+-------+
sys_clkp                           | DCM_SP:CLKFX                                                 | 238   |
sys_clkp                           | DCM_SP:CLKFX180                                              | 1     |
sys_clkp                           | DCM_SP:CLKDV+DCM_SP:CLKFX180                                 | 1     |
sys_clkp                           | DCM_SP:CLKDV+DCM_SP:CLKFX                                    | 84    |
okUH<0>                            | DCM_SP:CLK0                                                  | 1719  |
im_data_clk                        | IBUF                                                         | 66    |
sys_clkp                           | DCM_SP:CLKDV+DCM_SP:CLKDV                                    | 96    |
hostIF/core0/okHE<41>              | NONE(hostIF/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom)| 1     |
-----------------------------------+--------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 250.905ns (Maximum Frequency: 3.986MHz)
   Minimum input arrival time before clock: 6.602ns
   Maximum output required time after clock: 5.786ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'okUH<0>'
  Clock period: 9.880ns (frequency: 101.215MHz)
  Total number of paths / destination ports: 37873 / 6292
-------------------------------------------------------------------------
Delay:               9.880ns (Levels of Logic = 8)
  Source:            hostIF/core0/core0/ti_addr_1 (FF)
  Destination:       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      okUH<0> rising +-24
  Destination Clock: okUH<0> rising +-24

  Data Path: hostIF/core0/core0/ti_addr_1 to fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.525   1.691  core0/ti_addr_1 (okHE<33>)
     end scope: 'hostIF/core0:okHE<33>'
     begin scope: 'pipeA0:okHE<33>'
     LUT6:I1->O            1   0.254   1.137  okEH<32>81 (okEH<32>8)
     LUT6:I0->O           34   0.254   1.553  okEH<32>83 (okEH<32>)
     LUT2:I1->O            4   0.254   0.912  ep_read1 (ep_read)
     end scope: 'pipeA0:ep_read'
     begin scope: 'fifo256kB_out:rd_en'
     LUT3:I1->O           41   0.250   1.671  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en)
     begin scope: 'fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:ENB'
     LUT3:I2->O            6   0.254   0.875  out8 (ramloop[2].ram.ram_enb)
     RAMB16BWER:ENB            0.250          ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      9.880ns (2.041ns logic, 7.839ns route)
                                       (20.7% logic, 79.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clkp'
  Clock period: 250.905ns (frequency: 3.986MHz)
  Total number of paths / destination ports: 30308512598932294000000000000000000000000000000000 / 683
-------------------------------------------------------------------------
Delay:               125.453ns (Levels of Logic = 421)
  Source:            ROImager_inst/count_subsc_31 (FF)
  Destination:       pat_gen/Pat_i_9 (FF)
  Source Clock:      sys_clkp rising 0.1X
  Destination Clock: sys_clkp falling

  Data Path: ROImager_inst/count_subsc_31 to pat_gen/Pat_i_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.525   1.084  ROImager_inst/count_subsc_31 (ROImager_inst/count_subsc_31)
     LUT5:I3->O            1   0.250   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<31>_lut<0> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<31>_lut<0>)
     MUXCY:S->O            1   0.215   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<31>_cy<0> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<31>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<31>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<31>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<31>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<31>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<31>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<31>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<31>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<31>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<31>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<31>_cy<5>)
     MUXCY:CI->O           2   0.235   0.726  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<31>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<31>)
     LUT3:I2->O            2   0.254   1.002  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_369_o1241 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[31]_GND_10_o_MUX_338_o)
     LUT5:I1->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<30>_lutdi (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<30>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<30>_cy<0> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<30>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<30>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<30>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<30>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<30>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<30>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<30>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<30>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<30>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<30>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<30>_cy<5>)
     MUXCY:CI->O           6   0.235   0.876  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<30>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<30>)
     LUT3:I2->O            5   0.254   1.117  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_493_o1231 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[30]_GND_10_o_MUX_463_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<29>_lutdi (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<29>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<29>_cy<0> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<29>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<29>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<29>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<29>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<29>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<29>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<29>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<29>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<29>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<29>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<29>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<29>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<29>_cy<6>)
     MUXCY:CI->O           7   0.235   0.910  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<29>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<29>)
     LUT3:I2->O            4   0.254   1.080  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_615_o1211 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[29]_GND_10_o_MUX_586_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<28>_lutdi (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<28>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<28>_cy<0> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<28>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<28>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<28>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<28>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<28>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<28>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<28>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<28>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<28>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<28>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<28>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<28>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<28>_cy<6>)
     MUXCY:CI->O           8   0.235   0.944  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<28>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<28>)
     LUT6:I5->O            8   0.254   1.172  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_735_o1211 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[29]_GND_10_o_MUX_706_o)
     LUT4:I1->O            1   0.235   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<27>_lut<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<27>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<27>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<27>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<27>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<27>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<27>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<27>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<27>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<27>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<27>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<27>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<27>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<27>_cy<6>)
     MUXCY:CI->O          14   0.235   1.127  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<27>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<27>)
     LUT6:I5->O            6   0.254   1.152  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_853_o1231 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[30]_GND_10_o_MUX_823_o)
     LUT5:I1->O            1   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<26>_lut<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<26>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<26>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<26>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<26>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<26>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<26>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<26>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<26>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<26>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<26>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<26>_cy<6>)
     MUXCY:CI->O          23   0.235   1.358  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<26>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<26>)
     LUT3:I2->O            3   0.254   1.042  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_969_o1181 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[26]_GND_10_o_MUX_943_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<25>_lutdi (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<25>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<25>_cy<0> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<25>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<25>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<25>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<25>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<25>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<25>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<25>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<25>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<25>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<25>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<25>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<25>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<25>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<25>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<25>_cy<7>)
     MUXCY:CI->O          23   0.235   1.358  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<25>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<25>)
     LUT5:I4->O            5   0.254   1.117  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_1083_o1191 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[27]_GND_10_o_MUX_1056_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<24>_lutdi1 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<24>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<24>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<24>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<24>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<24>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<24>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<24>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<24>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<24>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<24>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<24>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<24>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<24>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<24>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<24>_cy<7>)
     MUXCY:CI->O          31   0.235   1.503  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<24>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<24>)
     LUT3:I2->O            3   0.254   1.042  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_1195_o1161 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[24]_GND_10_o_MUX_1171_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<23>_lutdi (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<23>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<23>_cy<0> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<23>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<23>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<23>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<23>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<23>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<23>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<23>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<23>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<23>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<23>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<23>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<23>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<23>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<23>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<23>_cy<7>)
     MUXCY:CI->O          29   0.235   1.470  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<23>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<23>)
     LUT5:I4->O            5   0.254   1.117  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_1305_o1171 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[25]_GND_10_o_MUX_1280_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<22>_lutdi1 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<22>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<22>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<22>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<22>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<22>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<22>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<22>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<22>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<22>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<22>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<22>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<22>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<22>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<22>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<22>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<22>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<22>_cy<8>)
     MUXCY:CI->O          39   0.235   1.637  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<22>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<22>)
     LUT3:I2->O            3   0.254   1.042  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_1413_o1141 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[22]_GND_10_o_MUX_1391_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_lutdi (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_cy<0> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_cy<8>)
     MUXCY:CI->O          35   0.235   1.570  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<21>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<21>)
     LUT5:I4->O            5   0.254   1.117  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_1519_o1151 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[23]_GND_10_o_MUX_1496_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<20>_lutdi1 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<20>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<20>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<20>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<20>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<20>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<20>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<20>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<20>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<20>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<20>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<20>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<20>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<20>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<20>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<20>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<20>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<20>_cy<8>)
     MUXCY:CI->O          47   0.235   1.771  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<20>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<20>)
     LUT3:I2->O            3   0.254   1.042  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_1623_o1121 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[20]_GND_10_o_MUX_1603_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_lutdi (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<0> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<9>)
     MUXCY:CI->O          41   0.235   1.671  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<19>_cy<10> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<19>)
     LUT5:I4->O            5   0.254   1.117  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_1725_o1131 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[21]_GND_10_o_MUX_1704_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_lutdi1 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_cy<9>)
     MUXCY:CI->O          55   0.235   1.860  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<18>_cy<10> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<18>)
     LUT3:I2->O            3   0.254   1.042  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_1825_o191 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[18]_GND_10_o_MUX_1807_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_lutdi (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<0> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<9>)
     MUXCY:CI->O          47   0.235   1.771  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<17>_cy<10> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<17>)
     LUT5:I4->O            5   0.254   1.117  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_1923_o1101 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[19]_GND_10_o_MUX_1904_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_lutdi1 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_cy<9>)
     MUXCY:CI->O          63   0.235   1.922  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<16>_cy<10> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<16>)
     LUT3:I2->O            3   0.254   1.042  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_2019_o171 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[16]_GND_10_o_MUX_2003_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_lutdi (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<0> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<10> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<10>)
     MUXCY:CI->O          53   0.235   1.844  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<15>_cy<11> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<15>)
     LUT5:I4->O            5   0.254   1.117  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_2113_o181 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[17]_GND_10_o_MUX_2096_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_lutdi1 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<10> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<10>)
     MUXCY:CI->O          71   0.235   1.984  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<14>_cy<11> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<14>)
     LUT3:I2->O            3   0.254   1.042  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_2205_o151 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[14]_GND_10_o_MUX_2191_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_lutdi (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<0> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<10> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<10>)
     MUXCY:CI->O          59   0.235   1.891  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<13>_cy<11> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<13>)
     LUT5:I4->O            5   0.254   1.117  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_2295_o161 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[15]_GND_10_o_MUX_2280_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_lutdi1 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<10> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<11> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<11>)
     MUXCY:CI->O          79   0.235   2.046  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<12>_cy<12> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<12>)
     LUT3:I2->O            3   0.254   1.042  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_2383_o131 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[12]_GND_10_o_MUX_2371_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_lutdi (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<0> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<10> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<11> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<11>)
     MUXCY:CI->O          65   0.235   1.937  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<11>_cy<12> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<11>)
     LUT5:I4->O            5   0.254   1.117  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_2469_o141 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[13]_GND_10_o_MUX_2456_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_lutdi1 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<10> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<11> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<11>)
     MUXCY:CI->O          87   0.235   2.108  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<10>_cy<12> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<10>)
     LUT3:I2->O            3   0.254   1.042  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_2553_o111 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[10]_GND_10_o_MUX_2543_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_lutdi (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<0> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<10> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<11> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<12> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<12>)
     MUXCY:CI->O          71   0.235   1.984  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<9>_cy<13> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<9>)
     LUT5:I4->O            5   0.254   1.117  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_2635_o122 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[11]_GND_10_o_MUX_2624_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_lutdi1 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<10> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<11> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<12> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<12>)
     MUXCY:CI->O          95   0.235   2.170  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<8>_cy<13> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<8>)
     LUT3:I2->O            3   0.254   1.042  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_2715_o1301 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[8]_GND_10_o_MUX_2707_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_lutdi (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<0> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<10> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<11> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<12> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<12>)
     MUXCY:CI->O          77   0.235   2.031  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<7>_cy<13> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<7>)
     LUT5:I4->O            5   0.254   1.117  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_2793_o1311 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[9]_GND_10_o_MUX_2784_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_lutdi1 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<10> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<11> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<12> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<12>)
     MUXCY:CI->O         103   0.235   2.218  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<6>_cy<13> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<6>)
     LUT3:I2->O            3   0.254   1.042  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_2869_o1281 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[6]_GND_10_o_MUX_2863_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_lutdi (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<0> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<10> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<11> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<12> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<13> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<13>)
     MUXCY:CI->O          83   0.235   2.077  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<5>_cy<14> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<5>)
     LUT5:I4->O            5   0.254   1.117  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_2943_o1291 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[7]_GND_10_o_MUX_2936_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_lutdi1 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<10> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<11> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<12> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<13> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<13>)
     MUXCY:CI->O         112   0.235   2.246  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<4>_cy<14> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<4>)
     LUT3:I2->O            4   0.254   1.080  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_3015_o1261 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[4]_GND_10_o_MUX_3011_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_lutdi (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<0> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<10> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<11> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<12> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<13> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<13>)
     MUXCY:CI->O         114   0.235   2.252  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<3>_cy<14> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<3>)
     LUT3:I2->O            3   0.254   1.042  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_3085_o1251 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[3]_GND_10_o_MUX_3082_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_lutdi (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<0> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<10> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<11> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<12> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<13> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<14> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<14>)
     MUXCY:CI->O          90   0.235   2.131  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<2>_cy<15> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<2>)
     LUT3:I2->O            2   0.254   1.002  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_a[0]_GND_10_o_MUX_3153_o1221 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/a[2]_GND_10_o_MUX_3151_o)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_lutdi (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<0> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<10> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<11> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<12> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<13> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<14> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<14>)
     MUXCY:CI->O          31   0.235   1.503  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<1>_cy<15> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/o<1>)
     LUT3:I2->O            2   0.254   1.002  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mmux_n3430121 (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/n3430<1>)
     LUT4:I0->O            0   0.254   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_lutdi (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<0> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<1> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<2> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<3> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<4> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<5> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<6> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<7> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<8> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<9> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<10> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<11> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<12> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<13> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<14> (pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<14>)
     MUXCY:CI->O          10   0.235   1.008  pat_gen/CntSubc[31]_Mask_change_subc[31]_div_48/Mcompar_o<0>_cy<15> (pat_gen/n0106<0>)
     LUT6:I5->O            1   0.254   0.000  pat_gen/Mmux_state[4]_PatGen_start[9]_mux_43_OUT93 (pat_gen/state[4]_PatGen_start[9]_mux_43_OUT<1>)
     FD_1:D                    0.074          pat_gen/Pat_i_1
    ----------------------------------------
    Total                    125.453ns (37.066ns logic, 88.387ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'im_data_clk'
  Clock period: 3.421ns (frequency: 292.312MHz)
  Total number of paths / destination ports: 285 / 151
-------------------------------------------------------------------------
Delay:               3.421ns (Levels of Logic = 7)
  Source:            fifo_databuf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (FF)
  Destination:       fifo_databuf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Source Clock:      im_data_clk rising
  Destination Clock: im_data_clk rising

  Data Path: fifo_databuf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 to fifo_databuf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            10   0.525   1.008  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>)
     LUT2:I1->O            1   0.254   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>)
     MUXCY:S->O            1   0.215   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[2].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<3>)
     MUXCY:CI->O           1   0.235   0.790  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1)
     LUT5:I3->O            2   0.250   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_189_o_MUX_21_o11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_189_o_MUX_21_o)
     FDP:D                     0.074          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    ----------------------------------------
    Total                      3.421ns (1.623ns logic, 1.798ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hostIF/core0/okHE<41>'
  Clock period: 3.081ns (frequency: 324.570MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               3.081ns (Levels of Logic = 0)
  Source:            hostIF/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:       hostIF/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Source Clock:      hostIF/core0/okHE<41> rising
  Destination Clock: hostIF/core0/okHE<41> rising

  Data Path: hostIF/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to hostIF/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB15    1   2.100   0.681  core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (core0/a0/pm0/n0016<15>)
     RAMB16BWER:DIB15          0.300          core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    ----------------------------------------
    Total                      3.081ns (2.400ns logic, 0.681ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'okUH<0>'
  Total number of paths / destination ports: 90 / 66
-------------------------------------------------------------------------
Offset:              6.602ns (Levels of Logic = 6)
  Source:            okAA (PAD)
  Destination:       hostIF/core0/core0/a0/c0/t_count_11 (FF)
  Destination Clock: okUH<0> rising +-24

  Data Path: okAA to hostIF/core0/core0/a0/c0/t_count_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          27   1.328   1.436  hostIF/tbuf (hostIF/okHC<37>)
     begin scope: 'hostIF/core0:okHC<37>'
     LUT3:I2->O            3   0.254   1.196  core0/a0/c0/Mmux_t_count[23]_GND_19_o_mux_23_OUT1011 (core0/a0/c0/Mmux_t_count[23]_GND_19_o_mux_23_OUT101)
     LUT5:I0->O            1   0.254   0.790  core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<11>22 (core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<11>22)
     LUT5:I3->O            3   0.250   0.766  core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<11>23 (core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<11>2)
     LUT5:I4->O            1   0.254   0.000  core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<9>1 (core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<9>)
     FDRE:D                    0.074          core0/a0/c0/t_count_9
    ----------------------------------------
    Total                      6.602ns (2.414ns logic, 4.188ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clkp'
  Total number of paths / destination ports: 6 / 5
-------------------------------------------------------------------------
Offset:              3.826ns (Levels of Logic = 3)
  Source:            FSMIND0 (PAD)
  Destination:       ROImager_inst/state_FSM_FFd6 (FF)
  Destination Clock: sys_clkp rising 0.1X

  Data Path: FSMIND0 to ROImager_inst/state_FSM_FFd6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   1.234  FSMIND0_IBUF (FSMIND0_IBUF)
     LUT6:I1->O            1   0.254   0.682  ROImager_inst/state_FSM_FFd6-In1 (ROImager_inst/state_FSM_FFd6-In1)
     LUT6:I5->O            1   0.254   0.000  ROImager_inst/state_FSM_FFd6-In4 (ROImager_inst/state_FSM_FFd6-In)
     FDS:D                     0.074          ROImager_inst/state_FSM_FFd6
    ----------------------------------------
    Total                      3.826ns (1.910ns logic, 1.916ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'im_data_clk'
  Total number of paths / destination ports: 37 / 37
-------------------------------------------------------------------------
Offset:              4.211ns (Levels of Logic = 3)
  Source:            im_data_val (PAD)
  Destination:       fifo_databuf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock: im_data_clk rising

  Data Path: im_data_val to fifo_databuf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.834  im_data_val_IBUF (im_data_val_IBUF)
     begin scope: 'fifo_databuf:wr_en'
     LUT2:I0->O           29   0.250   1.469  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     begin scope: 'fifo_databuf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:WEA<0>'
     RAMB16BWER:WEA3           0.330          ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      4.211ns (1.908ns logic, 2.303ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'okUH<0>'
  Total number of paths / destination ports: 106 / 72
-------------------------------------------------------------------------
Offset:              5.786ns (Levels of Logic = 3)
  Source:            wire10/ep_dataout_0 (FF)
  Destination:       FPGA_rst_n (PAD)
  Source Clock:      okUH<0> rising +-24

  Data Path: wire10/ep_dataout_0 to FPGA_rst_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            21   0.525   1.418  ep_dataout_0 (ep_dataout<0>)
     end scope: 'wire10:ep_dataout<0>'
     LUT2:I0->O            1   0.250   0.681  FPGA_rst_n1 (FPGA_rst_n_OBUF)
     OBUF:I->O                 2.912          FPGA_rst_n_OBUF (FPGA_rst_n)
    ----------------------------------------
    Total                      5.786ns (3.687ns logic, 2.099ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clkp'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              5.140ns (Levels of Logic = 1)
  Source:            ROImager_inst/STREAM (FF)
  Destination:       STREAM (PAD)
  Source Clock:      sys_clkp rising 0.1X

  Data Path: ROImager_inst/STREAM to STREAM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             43   0.525   1.703  ROImager_inst/STREAM (ROImager_inst/STREAM)
     OBUF:I->O                 2.912          STREAM_OBUF (STREAM)
    ----------------------------------------
    Total                      5.140ns (3.437ns logic, 1.703ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock hostIF/core0/okHE<41>
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
hostIF/core0/okHE<41>|    3.081|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock im_data_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
im_data_clk    |    3.421|         |         |         |
okUH<0>        |    2.293|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock okUH<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
im_data_clk    |    1.280|         |         |         |
okUH<0>        |    9.880|         |         |         |
sys_clkp       |    4.723|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
okUH<0>        |   17.496|         |  127.024|         |
sys_clkp       |   16.901|    4.259|  125.453|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 35.00 secs
Total CPU time to Xst completion: 34.94 secs
 
--> 

Total memory usage is 330864 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   55 (   0 filtered)
Number of infos    :   51 (   0 filtered)

