Timing Analyzer report for Memory
Wed Feb 20 10:24:52 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Timing Closure Recommendations
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'selMDR[0]'
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Hold: 'selMDR[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'selMDR[0]'
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Hold: 'clk'
 25. Slow 1200mV 0C Model Hold: 'selMDR[0]'
 26. Slow 1200mV 0C Model Metastability Summary
 27. Fast 1200mV 0C Model Setup Summary
 28. Fast 1200mV 0C Model Hold Summary
 29. Fast 1200mV 0C Model Recovery Summary
 30. Fast 1200mV 0C Model Removal Summary
 31. Fast 1200mV 0C Model Minimum Pulse Width Summary
 32. Fast 1200mV 0C Model Setup: 'selMDR[0]'
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Hold: 'clk'
 35. Fast 1200mV 0C Model Hold: 'selMDR[0]'
 36. Fast 1200mV 0C Model Metastability Summary
 37. Multicorner Timing Analysis Summary
 38. Board Trace Model Assignments
 39. Input Transition Times
 40. Signal Integrity Metrics (Slow 1200mv 0c Model)
 41. Signal Integrity Metrics (Slow 1200mv 85c Model)
 42. Signal Integrity Metrics (Fast 1200mv 0c Model)
 43. Setup Transfers
 44. Hold Transfers
 45. Report TCCS
 46. Report RSKM
 47. Unconstrained Paths Summary
 48. Clock Status Summary
 49. Unconstrained Input Ports
 50. Unconstrained Output Ports
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Memory                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }       ;
; selMDR[0]  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { selMDR[0] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 123.79 MHz ; 123.79 MHz      ; clk        ;      ;
; 163.88 MHz ; 163.88 MHz      ; selMDR[0]  ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-----------+--------+----------------+
; Clock     ; Slack  ; End Point TNS  ;
+-----------+--------+----------------+
; selMDR[0] ; -5.472 ; -71.995        ;
; clk       ; -3.539 ; -1480.709      ;
+-----------+--------+----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-----------+-------+----------------+
; Clock     ; Slack ; End Point TNS  ;
+-----------+-------+----------------+
; clk       ; 0.385 ; 0.000          ;
; selMDR[0] ; 0.755 ; 0.000          ;
+-----------+-------+----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-----------+--------+------------------------------+
; Clock     ; Slack  ; End Point TNS                ;
+-----------+--------+------------------------------+
; clk       ; -3.000 ; -1430.646                    ;
; selMDR[0] ; -3.000 ; -3.000                       ;
+-----------+--------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'selMDR[0]'                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; -5.472 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a108       ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.367      ; 6.451      ;
; -5.300 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a44        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.363      ; 6.275      ;
; -5.292 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a124       ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.348      ; 6.252      ;
; -5.230 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a76        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.383      ; 6.225      ;
; -5.140 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a92        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.362      ; 6.114      ;
; -4.952 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a28        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.358      ; 5.922      ;
; -4.672 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a60        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.357      ; 5.641      ;
; -4.635 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a95        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.342      ; 5.566      ;
; -4.634 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a81        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.361      ; 5.590      ;
; -4.613 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.355      ; 5.564      ;
; -4.602 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a12        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.381      ; 5.595      ;
; -4.508 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103       ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.314      ; 5.417      ;
; -4.490 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a97        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.330      ; 5.415      ;
; -4.487 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a114       ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.337      ; 5.420      ;
; -4.481 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a1         ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.353      ; 5.429      ;
; -4.479 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a20        ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.323      ; 5.398      ;
; -4.461 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a65        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.374      ; 5.430      ;
; -4.456 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a67        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.394      ; 5.445      ;
; -4.454 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a93        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.386      ; 5.215      ;
; -4.452 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a87        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.315      ; 5.362      ;
; -4.449 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a33        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.366      ; 5.410      ;
; -4.444 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.302      ; 5.335      ;
; -4.443 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.359      ; 5.399      ;
; -4.426 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a123       ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.288      ; 5.303      ;
; -4.407 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a90        ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.313      ; 5.315      ;
; -4.400 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.339      ; 5.335      ;
; -4.392 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a113       ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.339      ; 5.326      ;
; -4.392 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a79        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.377      ; 5.358      ;
; -4.390 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a29        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.303      ; 5.068      ;
; -4.374 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a45        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.316      ; 5.065      ;
; -4.370 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a39        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.337      ; 5.302      ;
; -4.369 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112       ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.332      ; 5.298      ;
; -4.356 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a107       ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.291      ; 5.236      ;
; -4.354 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a115       ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.365      ; 5.314      ;
; -4.349 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.403      ; 5.348      ;
; -4.343 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a125       ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.379      ; 5.097      ;
; -4.340 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a80        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.343      ; 5.280      ;
; -4.336 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a2         ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.369      ; 5.301      ;
; -4.330 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.377      ; 5.302      ;
; -4.318 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127       ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.319      ; 5.226      ;
; -4.316 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a37        ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.352      ; 5.264      ;
; -4.316 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a85        ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.322      ; 5.234      ;
; -4.315 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a83        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.353      ; 5.263      ;
; -4.314 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a21        ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.359      ; 5.269      ;
; -4.313 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118       ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.334      ; 5.263      ;
; -4.300 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a74        ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.330      ; 5.225      ;
; -4.280 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a99        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.371      ; 5.246      ;
; -4.279 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a14        ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.344      ; 5.239      ;
; -4.278 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.371      ; 5.244      ;
; -4.278 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a43        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.303      ; 5.170      ;
; -4.277 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a40        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.310      ; 5.182      ;
; -4.277 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a86        ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.336      ; 5.229      ;
; -4.275 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122       ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.312      ; 5.182      ;
; -4.274 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a77        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.386      ; 5.035      ;
; -4.265 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a73        ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.351      ; 5.235      ;
; -4.265 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a32        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.369      ; 5.231      ;
; -4.245 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a34        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.379      ; 5.220      ;
; -4.240 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a27        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.297      ; 5.126      ;
; -4.238 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a52        ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.363      ; 5.197      ;
; -4.235 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.357      ; 5.188      ;
; -4.230 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.368      ; 5.187      ;
; -4.222 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a7         ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.382      ; 5.199      ;
; -4.219 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a47        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.361      ; 5.169      ;
; -4.197 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a3         ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.388      ; 5.180      ;
; -4.181 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a56        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.314      ; 5.090      ;
; -4.174 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.693      ; 5.479      ;
; -4.170 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.332      ; 5.097      ;
; -4.169 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a23        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.319      ; 5.083      ;
; -4.164 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a19        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.353      ; 5.112      ;
; -4.160 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a117       ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.337      ; 5.093      ;
; -4.160 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.359      ; 5.114      ;
; -4.158 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111       ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.321      ; 5.068      ;
; -4.158 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a46        ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.334      ; 5.108      ;
; -4.153 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106       ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.342      ; 5.090      ;
; -4.148 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a4         ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.353      ; 5.097      ;
; -4.146 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.693      ; 5.451      ;
; -4.146 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a64        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.388      ; 5.131      ;
; -4.139 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109       ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.361      ; 4.875      ;
; -4.126 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.695      ; 5.417      ;
; -4.126 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.648      ; 5.363      ;
; -4.124 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a25        ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.313      ; 5.056      ;
; -4.117 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a42        ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.386      ; 5.098      ;
; -4.102 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a119       ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.319      ; 5.016      ;
; -4.097 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a18        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.344      ; 5.037      ;
; -4.096 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a94        ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.373      ; 5.085      ;
; -4.096 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110       ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.350      ; 5.062      ;
; -4.095 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.663      ; 5.374      ;
; -4.085 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a6         ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.368      ; 5.069      ;
; -4.079 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a30        ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.364      ; 5.059      ;
; -4.071 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68        ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.365      ; 5.032      ;
; -4.058 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a61        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.323      ; 4.756      ;
; -4.055 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102       ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.308      ; 4.979      ;
; -4.050 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.657      ; 5.326      ;
; -4.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a57        ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.341      ; 5.009      ;
; -4.048 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a72        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.378      ; 5.021      ;
; -4.047 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a5         ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.393      ; 5.036      ;
; -4.036 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a38        ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.325      ; 4.977      ;
; -4.034 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101       ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.355      ; 4.985      ;
; -4.031 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126       ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.379      ; 5.026      ;
; -4.018 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a70        ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.374      ; 5.008      ;
+--------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.539 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.158      ; 4.235      ;
; -3.539 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.158      ; 4.235      ;
; -3.538 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.164      ; 4.240      ;
; -3.519 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.200      ; 4.257      ;
; -3.519 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.200      ; 4.257      ;
; -3.518 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.206      ; 4.262      ;
; -3.516 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.184      ; 4.238      ;
; -3.516 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.184      ; 4.238      ;
; -3.515 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.190      ; 4.243      ;
; -3.413 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a25~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.226      ; 4.177      ;
; -3.413 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a25~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.226      ; 4.177      ;
; -3.412 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a25~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.232      ; 4.182      ;
; -3.388 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a21~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.191      ; 4.117      ;
; -3.388 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a21~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.191      ; 4.117      ;
; -3.387 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a21~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.197      ; 4.122      ;
; -3.360 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a16~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.189      ; 4.087      ;
; -3.360 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a16~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.189      ; 4.087      ;
; -3.359 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a16~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.195      ; 4.092      ;
; -3.332 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a47~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.185      ; 4.055      ;
; -3.332 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a47~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.185      ; 4.055      ;
; -3.331 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a47~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.191      ; 4.060      ;
; -3.330 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a32~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.187      ; 4.055      ;
; -3.330 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a32~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.187      ; 4.055      ;
; -3.329 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a32~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.193      ; 4.060      ;
; -3.325 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.194      ; 4.057      ;
; -3.325 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.194      ; 4.057      ;
; -3.323 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.200      ; 4.061      ;
; -3.309 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.200      ; 4.047      ;
; -3.309 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.200      ; 4.047      ;
; -3.307 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.206      ; 4.051      ;
; -3.304 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.158      ; 4.000      ;
; -3.304 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.158      ; 4.000      ;
; -3.303 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a63~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.197      ; 4.038      ;
; -3.303 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.189      ; 4.030      ;
; -3.303 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.189      ; 4.030      ;
; -3.303 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a63~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.197      ; 4.038      ;
; -3.302 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.195      ; 4.035      ;
; -3.302 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.164      ; 4.004      ;
; -3.302 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.184      ; 4.024      ;
; -3.302 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.184      ; 4.024      ;
; -3.301 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a63~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.203      ; 4.042      ;
; -3.300 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.208      ; 4.046      ;
; -3.300 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.208      ; 4.046      ;
; -3.300 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.190      ; 4.028      ;
; -3.299 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.214      ; 4.051      ;
; -3.295 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a52~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.165      ; 3.998      ;
; -3.295 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a52~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.165      ; 3.998      ;
; -3.293 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a52~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.171      ; 4.002      ;
; -3.292 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.179      ; 4.009      ;
; -3.292 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.179      ; 4.009      ;
; -3.291 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.185      ; 4.014      ;
; -3.284 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.189      ; 4.011      ;
; -3.284 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.500        ; 0.179      ; 4.001      ;
; -3.284 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a3~porta_address_reg0   ; clk          ; clk         ; 0.500        ; 0.189      ; 4.011      ;
; -3.284 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.189      ; 4.011      ;
; -3.284 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a3~porta_we_reg         ; clk          ; clk         ; 0.500        ; 0.189      ; 4.011      ;
; -3.284 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a6~porta_we_reg         ; clk          ; clk         ; 0.500        ; 0.179      ; 4.001      ;
; -3.283 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a6~porta_datain_reg0    ; clk          ; clk         ; 0.500        ; 0.185      ; 4.006      ;
; -3.283 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a3~porta_datain_reg0    ; clk          ; clk         ; 0.500        ; 0.195      ; 4.016      ;
; -3.282 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.195      ; 4.015      ;
; -3.282 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a94~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.168      ; 3.988      ;
; -3.282 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a94~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.168      ; 3.988      ;
; -3.281 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a94~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.174      ; 3.993      ;
; -3.278 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.200      ; 4.016      ;
; -3.278 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.200      ; 4.016      ;
; -3.277 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.174      ; 3.989      ;
; -3.277 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.174      ; 3.989      ;
; -3.276 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.206      ; 4.020      ;
; -3.276 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.174      ; 3.988      ;
; -3.276 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.165      ; 3.979      ;
; -3.276 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.165      ; 3.979      ;
; -3.276 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.174      ; 3.988      ;
; -3.275 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.180      ; 3.993      ;
; -3.275 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.180      ; 3.993      ;
; -3.275 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.171      ; 3.984      ;
; -3.275 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a30~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.153      ; 3.966      ;
; -3.275 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a61~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.216      ; 4.029      ;
; -3.275 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a30~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.153      ; 3.966      ;
; -3.275 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a61~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.216      ; 4.029      ;
; -3.274 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a30~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.159      ; 3.971      ;
; -3.273 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a61~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.222      ; 4.033      ;
; -3.272 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.179      ; 3.989      ;
; -3.272 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.179      ; 3.989      ;
; -3.271 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.140      ; 3.949      ;
; -3.271 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.140      ; 3.949      ;
; -3.270 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.185      ; 3.993      ;
; -3.269 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.146      ; 3.953      ;
; -3.262 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a53~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.182      ; 3.982      ;
; -3.262 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a53~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.182      ; 3.982      ;
; -3.260 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a53~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.188      ; 3.986      ;
; -3.258 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.212      ; 4.008      ;
; -3.258 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.212      ; 4.008      ;
; -3.257 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a85~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.226      ; 4.021      ;
; -3.257 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a85~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.226      ; 4.021      ;
; -3.256 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.218      ; 4.012      ;
; -3.256 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a85~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.232      ; 4.026      ;
; -3.252 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.202      ; 3.992      ;
; -3.252 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.202      ; 3.992      ;
; -3.251 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.208      ; 3.997      ;
; -3.250 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a115~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.212      ; 4.000      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                           ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0|Q                                                            ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                           ; clk          ; clk         ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                            ; clk          ; clk         ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                                            ; clk          ; clk         ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                                            ; clk          ; clk         ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                            ; clk          ; clk         ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                                            ; clk          ; clk         ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                           ; clk          ; clk         ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                           ; clk          ; clk         ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                           ; clk          ; clk         ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                            ; clk          ; clk         ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                                            ; clk          ; clk         ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                            ; clk          ; clk         ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                            ; clk          ; clk         ; 0.000        ; 0.096      ; 0.669      ;
; 0.388 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                                           ; clk          ; clk         ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                                            ; clk          ; clk         ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                                            ; clk          ; clk         ; 0.000        ; 0.095      ; 0.669      ;
; 0.389 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                           ; clk          ; clk         ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                            ; clk          ; clk         ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                            ; clk          ; clk         ; 0.000        ; 0.094      ; 0.669      ;
; 0.405 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                           ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                           ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                           ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                                            ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                            ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                            ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                           ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                                            ; clk          ; clk         ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                            ; clk          ; clk         ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                                            ; clk          ; clk         ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                                           ; clk          ; clk         ; 0.000        ; 0.077      ; 0.669      ;
; 0.601 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[1] ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1]              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.867      ;
; 0.878 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[0] ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0]              ; clk          ; clk         ; 0.000        ; 0.087      ; 1.151      ;
; 0.898 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[2] ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2]              ; clk          ; clk         ; 0.000        ; 0.087      ; 1.171      ;
; 0.899 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.342      ; 0.983      ;
; 0.927 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.344      ; 1.013      ;
; 0.939 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.347      ; 1.028      ;
; 0.965 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a89~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.368      ; 1.075      ;
; 0.977 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.354      ; 1.073      ;
; 0.994 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.344      ; 1.080      ;
; 0.996 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.361      ; 1.099      ;
; 0.998 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.354      ; 1.094      ;
; 1.007 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a73~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.374      ; 1.123      ;
; 1.009 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a121~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.361      ; 1.112      ;
; 1.187 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.365      ; 1.294      ;
; 1.192 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.344      ; 1.278      ;
; 1.202 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.356      ; 1.300      ;
; 1.206 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.351      ; 1.299      ;
; 1.206 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a73~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.371      ; 1.319      ;
; 1.213 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a121~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.349      ; 1.304      ;
; 1.215 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.358      ; 1.315      ;
; 1.216 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a89~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.365      ; 1.323      ;
; 1.219 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.356      ; 1.317      ;
; 1.220 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a73~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.362      ; 1.324      ;
; 1.225 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.335      ; 1.302      ;
; 1.225 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a89~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.356      ; 1.323      ;
; 1.227 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.368      ; 1.337      ;
; 1.228 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.342      ; 1.312      ;
; 1.229 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.351      ; 1.322      ;
; 1.231 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.342      ; 1.315      ;
; 1.240 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.371      ; 1.353      ;
; 1.244 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a12~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.368      ; 1.354      ;
; 1.252 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a121~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.358      ; 1.352      ;
; 1.253 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.335      ; 1.330      ;
; 1.255 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a34~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.343      ; 1.340      ;
; 1.258 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.349      ; 1.349      ;
; 1.261 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a73~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.371      ; 1.374      ;
; 1.268 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.351      ; 1.361      ;
; 1.270 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.371      ; 1.383      ;
; 1.275 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a89~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.365      ; 1.382      ;
; 1.280 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a89~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.365      ; 1.387      ;
; 1.281 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a73~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.371      ; 1.394      ;
; 1.289 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.351      ; 1.382      ;
; 1.295 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.358      ; 1.395      ;
; 1.298 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.374      ; 1.414      ;
; 1.300 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.365      ; 1.407      ;
; 1.305 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a14~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.380      ; 1.427      ;
; 1.305 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.358      ; 1.405      ;
; 1.307 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a57~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.384      ; 1.433      ;
; 1.307 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.351      ; 1.400      ;
; 1.308 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a74~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.395      ; 1.445      ;
; 1.313 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a34~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.384      ; 1.439      ;
; 1.315 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a121~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.358      ; 1.415      ;
; 1.316 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.365      ; 1.423      ;
; 1.317 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a65~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.390      ; 1.449      ;
; 1.321 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a12~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.380      ; 1.443      ;
; 1.322 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.358      ; 1.422      ;
; 1.323 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.371      ; 1.436      ;
; 1.328 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a89~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.365      ; 1.435      ;
; 1.329 ; MDRIn[15]                                                                                    ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -1.133     ; 0.422      ;
; 1.329 ; MDRIn[8]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -1.133     ; 0.422      ;
; 1.332 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a46~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.390      ; 1.464      ;
; 1.338 ; MDRIn[3]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -1.141     ; 0.423      ;
; 1.338 ; MDRIn[1]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -1.142     ; 0.422      ;
; 1.338 ; MDRIn[0]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -1.143     ; 0.421      ;
; 1.339 ; MDRIn[5]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -1.142     ; 0.423      ;
; 1.339 ; MDRIn[4]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -1.143     ; 0.422      ;
; 1.340 ; MDRIn[7]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -1.143     ; 0.423      ;
; 1.340 ; MDRIn[2]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -1.142     ; 0.424      ;
+-------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'selMDR[0]'                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; 0.755 ; selMDR[0]                                                                                        ; MDRIn[5]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.919      ; 5.674      ;
; 0.765 ; selMDR[0]                                                                                        ; MDRIn[2]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.923      ; 5.688      ;
; 0.777 ; selMDR[0]                                                                                        ; MDRIn[4]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.895      ; 5.672      ;
; 0.784 ; selMDR[0]                                                                                        ; MDRIn[0]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.925      ; 5.709      ;
; 0.784 ; selMDR[0]                                                                                        ; MDRIn[9]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.883      ; 5.667      ;
; 0.807 ; selMDR[0]                                                                                        ; MDRIn[6]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.890      ; 5.697      ;
; 0.822 ; selMDR[0]                                                                                        ; MDRIn[14] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.882      ; 5.704      ;
; 0.823 ; selMDR[0]                                                                                        ; MDRIn[10] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.883      ; 5.706      ;
; 0.828 ; selMDR[0]                                                                                        ; MDRIn[7]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.895      ; 5.723      ;
; 0.828 ; selMDR[0]                                                                                        ; MDRIn[11] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.874      ; 5.702      ;
; 0.833 ; selMDR[0]                                                                                        ; MDRIn[8]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.884      ; 5.717      ;
; 0.841 ; selMDR[0]                                                                                        ; MDRIn[13] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.882      ; 5.723      ;
; 0.854 ; selMDR[0]                                                                                        ; MDRIn[3]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.922      ; 5.776      ;
; 0.862 ; selMDR[0]                                                                                        ; MDRIn[15] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.915      ; 5.777      ;
; 0.944 ; selMDR[0]                                                                                        ; MDRIn[12] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.921      ; 5.865      ;
; 1.002 ; selMDR[0]                                                                                        ; MDRIn[5]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.919      ; 5.441      ;
; 1.023 ; selMDR[0]                                                                                        ; MDRIn[6]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.890      ; 5.433      ;
; 1.023 ; selMDR[0]                                                                                        ; MDRIn[1]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.924      ; 5.947      ;
; 1.030 ; selMDR[0]                                                                                        ; MDRIn[2]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.923      ; 5.473      ;
; 1.034 ; selMDR[0]                                                                                        ; MDRIn[4]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.895      ; 5.449      ;
; 1.041 ; selMDR[0]                                                                                        ; MDRIn[9]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.883      ; 5.444      ;
; 1.057 ; selMDR[0]                                                                                        ; MDRIn[0]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.925      ; 5.502      ;
; 1.058 ; selMDR[0]                                                                                        ; MDRIn[14] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.882      ; 5.460      ;
; 1.060 ; selMDR[0]                                                                                        ; MDRIn[10] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.883      ; 5.463      ;
; 1.095 ; selMDR[0]                                                                                        ; MDRIn[15] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.915      ; 5.530      ;
; 1.111 ; selMDR[0]                                                                                        ; MDRIn[11] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.874      ; 5.505      ;
; 1.112 ; selMDR[0]                                                                                        ; MDRIn[8]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.884      ; 5.516      ;
; 1.115 ; selMDR[0]                                                                                        ; MDRIn[3]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.922      ; 5.557      ;
; 1.131 ; selMDR[0]                                                                                        ; MDRIn[13] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.882      ; 5.533      ;
; 1.163 ; selMDR[0]                                                                                        ; MDRIn[7]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.895      ; 5.578      ;
; 1.300 ; selMDR[0]                                                                                        ; MDRIn[12] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.921      ; 5.741      ;
; 1.312 ; selMDR[0]                                                                                        ; MDRIn[1]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.924      ; 5.756      ;
; 1.744 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.975      ; 3.259      ;
; 1.825 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.975      ; 3.340      ;
; 1.945 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.940      ; 3.425      ;
; 2.098 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.938      ; 3.576      ;
; 2.106 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.938      ; 3.584      ;
; 2.240 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.951      ; 3.731      ;
; 2.292 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.975      ; 3.807      ;
; 2.294 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.971      ; 3.805      ;
; 2.297 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.980      ; 3.817      ;
; 2.334 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.951      ; 3.825      ;
; 2.349 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.951      ; 3.840      ;
; 2.350 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[12] ; clk          ; selMDR[0]   ; -0.500       ; 1.977      ; 3.867      ;
; 2.365 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.981      ; 3.886      ;
; 2.367 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.980      ; 3.887      ;
; 2.408 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.951      ; 3.899      ;
; 2.440 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.951      ; 3.931      ;
; 2.456 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.951      ; 3.947      ;
; 2.507 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.939      ; 3.986      ;
; 2.520 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.938      ; 3.998      ;
; 2.548 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.938      ; 4.026      ;
; 2.550 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.946      ; 4.036      ;
; 2.579 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[3]  ; clk          ; selMDR[0]   ; -0.500       ; 1.978      ; 4.097      ;
; 2.602 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.971      ; 4.113      ;
; 2.604 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.940      ; 4.084      ;
; 2.617 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.971      ; 4.128      ;
; 2.619 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.979      ; 4.138      ;
; 2.666 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.939      ; 4.145      ;
; 2.704 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.938      ; 4.182      ;
; 2.722 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.980      ; 4.242      ;
; 2.730 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.979      ; 4.249      ;
; 2.733 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.940      ; 4.213      ;
; 2.767 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[12] ; clk          ; selMDR[0]   ; -0.500       ; 1.977      ; 4.284      ;
; 2.768 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[3]  ; clk          ; selMDR[0]   ; -0.500       ; 1.978      ; 4.286      ;
; 2.800 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.981      ; 4.321      ;
; 2.808 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.930      ; 4.278      ;
; 2.808 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.939      ; 4.287      ;
; 2.818 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.938      ; 4.296      ;
; 2.868 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.930      ; 4.338      ;
; 2.920 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[3]  ; clk          ; selMDR[0]   ; -0.500       ; 1.978      ; 4.438      ;
; 2.932 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.939      ; 4.411      ;
; 2.947 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.946      ; 4.433      ;
; 2.956 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.979      ; 4.475      ;
; 2.961 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a8         ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.637      ; 4.138      ;
; 2.967 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.981      ; 4.488      ;
; 2.982 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a31        ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.626      ; 4.148      ;
; 2.994 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a54        ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.655      ; 4.189      ;
; 3.007 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[12] ; clk          ; selMDR[0]   ; -0.500       ; 1.977      ; 4.524      ;
; 3.051 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.946      ; 4.537      ;
; 3.053 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13        ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.638      ; 4.231      ;
; 3.074 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.930      ; 4.544      ;
; 3.183 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.939      ; 4.662      ;
; 3.218 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.939      ; 4.697      ;
; 3.279 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62        ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.641      ; 4.460      ;
; 3.303 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a10        ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.627      ; 4.470      ;
; 3.308 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a121       ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.639      ; 4.487      ;
; 3.333 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a61        ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.599      ; 4.472      ;
; 3.357 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a35        ; MDRIn[3]  ; clk          ; selMDR[0]   ; -0.500       ; 1.639      ; 4.536      ;
; 3.366 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a48        ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.629      ; 4.535      ;
; 3.367 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9         ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.645      ; 4.552      ;
; 3.373 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105       ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.645      ; 4.558      ;
; 3.374 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a63        ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.651      ; 4.565      ;
; 3.394 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116       ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.624      ; 4.558      ;
; 3.398 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22        ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.623      ; 4.561      ;
; 3.400 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41        ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.632      ; 4.572      ;
; 3.410 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a36        ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.624      ; 4.574      ;
; 3.412 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a69        ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.649      ; 4.601      ;
; 3.413 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26        ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.632      ; 4.585      ;
; 3.427 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a88        ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.637      ; 4.604      ;
+-------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 135.35 MHz ; 135.35 MHz      ; clk        ;      ;
; 165.29 MHz ; 165.29 MHz      ; selMDR[0]  ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; selMDR[0] ; -5.147 ; -67.069       ;
; clk       ; -3.194 ; -1312.086     ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; clk       ; 0.340 ; 0.000         ;
; selMDR[0] ; 0.768 ; 0.000         ;
+-----------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------+--------+-----------------------------+
; Clock     ; Slack  ; End Point TNS               ;
+-----------+--------+-----------------------------+
; clk       ; -3.000 ; -1408.118                   ;
; selMDR[0] ; -3.000 ; -3.000                      ;
+-----------+--------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'selMDR[0]'                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; -5.147 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a108       ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.206      ; 6.026      ;
; -4.977 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a124       ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.187      ; 5.837      ;
; -4.967 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a44        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.202      ; 5.842      ;
; -4.908 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a76        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.223      ; 5.804      ;
; -4.831 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a92        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.201      ; 5.705      ;
; -4.657 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a28        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.196      ; 5.526      ;
; -4.401 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a60        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.197      ; 5.271      ;
; -4.325 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a81        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.199      ; 5.201      ;
; -4.319 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a12        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.221      ; 5.213      ;
; -4.318 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a95        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.183      ; 5.174      ;
; -4.296 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.193      ; 5.168      ;
; -4.235 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a20        ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.158      ; 5.071      ;
; -4.198 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a97        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.169      ; 5.044      ;
; -4.179 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a114       ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.176      ; 5.034      ;
; -4.154 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a1         ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.193      ; 5.024      ;
; -4.154 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a65        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.213      ; 5.044      ;
; -4.152 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.141      ; 4.966      ;
; -4.144 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a29        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.141      ; 4.727      ;
; -4.142 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a93        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.226      ; 4.810      ;
; -4.138 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a87        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.151      ; 4.966      ;
; -4.133 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a123       ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.127      ; 4.933      ;
; -4.127 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a67        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.234      ; 5.038      ;
; -4.110 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a33        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.205      ; 4.992      ;
; -4.105 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a45        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.152      ; 4.699      ;
; -4.105 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103       ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.150      ; 4.932      ;
; -4.102 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a113       ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.177      ; 4.956      ;
; -4.097 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.200      ; 4.976      ;
; -4.097 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.177      ; 4.953      ;
; -4.083 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a90        ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.150      ; 4.910      ;
; -4.081 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112       ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.171      ; 4.931      ;
; -4.064 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a107       ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.130      ; 4.867      ;
; -4.064 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a125       ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.218      ; 4.724      ;
; -4.055 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a79        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.220      ; 4.948      ;
; -4.055 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a2         ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.208      ; 4.942      ;
; -4.054 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a80        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.182      ; 4.915      ;
; -4.046 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127       ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.161      ; 4.880      ;
; -4.039 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.242      ; 4.960      ;
; -4.035 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a37        ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.190      ; 4.903      ;
; -4.035 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.218      ; 4.930      ;
; -4.033 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a39        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.172      ; 4.882      ;
; -4.022 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a83        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.191      ; 4.890      ;
; -4.009 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a115       ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.206      ; 4.892      ;
; -4.004 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a85        ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.162      ; 4.844      ;
; -4.002 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a73        ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.187      ; 4.866      ;
; -4.001 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a77        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.226      ; 4.669      ;
; -3.999 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a86        ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.177      ; 4.857      ;
; -3.996 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a14        ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.182      ; 4.854      ;
; -3.994 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.211      ; 4.882      ;
; -3.994 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122       ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.149      ; 4.820      ;
; -3.984 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a27        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.135      ; 4.792      ;
; -3.981 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a43        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.142      ; 4.796      ;
; -3.980 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118       ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.175      ; 4.836      ;
; -3.979 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a52        ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.200      ; 4.857      ;
; -3.979 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a74        ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.167      ; 4.823      ;
; -3.975 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a40        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.146      ; 4.798      ;
; -3.964 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a32        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.208      ; 4.851      ;
; -3.958 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.195      ; 4.832      ;
; -3.952 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a34        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.217      ; 4.848      ;
; -3.947 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a21        ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.197      ; 4.822      ;
; -3.939 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.209      ; 4.821      ;
; -3.935 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a7         ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.218      ; 4.830      ;
; -3.930 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a56        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.152      ; 4.759      ;
; -3.929 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a47        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.203      ; 4.805      ;
; -3.920 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a99        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.210      ; 4.807      ;
; -3.916 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a23        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.154      ; 4.747      ;
; -3.908 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a4         ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.188      ; 4.774      ;
; -3.896 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111       ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.163      ; 4.732      ;
; -3.894 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109       ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.200      ; 4.536      ;
; -3.890 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.500      ; 5.063      ;
; -3.890 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106       ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.179      ; 4.746      ;
; -3.889 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a117       ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.175      ; 4.742      ;
; -3.887 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a25        ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.150      ; 4.714      ;
; -3.885 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a46        ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.171      ; 4.732      ;
; -3.885 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.196      ; 4.758      ;
; -3.872 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a3         ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.229      ; 4.778      ;
; -3.869 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a64        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.228      ; 4.776      ;
; -3.864 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a19        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.191      ; 4.732      ;
; -3.860 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.500      ; 5.033      ;
; -3.856 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a119       ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.154      ; 4.687      ;
; -3.850 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a18        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.183      ; 4.712      ;
; -3.845 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a42        ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.222      ; 4.744      ;
; -3.843 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.168      ; 4.688      ;
; -3.842 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a30        ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.201      ; 4.719      ;
; -3.821 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.470      ; 4.972      ;
; -3.820 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68        ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.201      ; 4.699      ;
; -3.814 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a6         ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.209      ; 4.704      ;
; -3.813 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a61        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.160      ; 4.415      ;
; -3.810 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.454      ; 4.937      ;
; -3.805 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.502      ; 4.986      ;
; -3.804 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102       ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.148      ; 4.633      ;
; -3.802 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a57        ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.176      ; 4.655      ;
; -3.795 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a94        ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.211      ; 4.682      ;
; -3.793 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a38        ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.163      ; 4.637      ;
; -3.779 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110       ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.189      ; 4.644      ;
; -3.769 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.461      ; 4.907      ;
; -3.764 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101       ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.194      ; 4.636      ;
; -3.761 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104       ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.209      ; 4.647      ;
; -3.758 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a72        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.218      ; 4.653      ;
; -3.754 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a70        ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.214      ; 4.649      ;
; -3.752 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a78        ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.214      ; 4.642      ;
+--------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.194 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.155      ; 3.879      ;
; -3.194 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.150      ; 3.874      ;
; -3.194 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.150      ; 3.874      ;
; -3.185 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.193      ; 3.908      ;
; -3.185 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.188      ; 3.903      ;
; -3.185 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.188      ; 3.903      ;
; -3.180 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.178      ; 3.888      ;
; -3.180 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.173      ; 3.883      ;
; -3.180 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.173      ; 3.883      ;
; -3.083 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a25~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.220      ; 3.833      ;
; -3.083 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a25~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.215      ; 3.828      ;
; -3.083 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a25~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.215      ; 3.828      ;
; -3.048 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a21~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.188      ; 3.766      ;
; -3.048 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a21~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.183      ; 3.761      ;
; -3.048 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a21~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.183      ; 3.761      ;
; -3.022 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a16~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.187      ; 3.739      ;
; -3.022 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a16~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.182      ; 3.734      ;
; -3.022 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a16~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.182      ; 3.734      ;
; -3.006 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a47~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.181      ; 3.717      ;
; -3.006 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a47~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.176      ; 3.712      ;
; -3.006 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a47~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.176      ; 3.712      ;
; -3.003 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a32~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.185      ; 3.718      ;
; -3.003 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a32~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.180      ; 3.713      ;
; -3.003 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a32~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.180      ; 3.713      ;
; -2.975 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.183      ; 3.688      ;
; -2.975 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.178      ; 3.683      ;
; -2.975 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.178      ; 3.683      ;
; -2.968 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.202      ; 3.700      ;
; -2.968 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.197      ; 3.695      ;
; -2.968 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.197      ; 3.695      ;
; -2.964 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.172      ; 3.666      ;
; -2.964 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.167      ; 3.661      ;
; -2.964 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.167      ; 3.661      ;
; -2.953 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a94~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.161      ; 3.644      ;
; -2.953 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a94~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.156      ; 3.639      ;
; -2.953 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a94~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.156      ; 3.639      ;
; -2.950 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a6~porta_datain_reg0    ; clk          ; clk         ; 0.500        ; 0.172      ; 3.652      ;
; -2.950 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.500        ; 0.167      ; 3.647      ;
; -2.950 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a6~porta_we_reg         ; clk          ; clk         ; 0.500        ; 0.167      ; 3.647      ;
; -2.947 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a3~porta_datain_reg0    ; clk          ; clk         ; 0.500        ; 0.183      ; 3.660      ;
; -2.947 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a3~porta_address_reg0   ; clk          ; clk         ; 0.500        ; 0.178      ; 3.655      ;
; -2.947 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a3~porta_we_reg         ; clk          ; clk         ; 0.500        ; 0.178      ; 3.655      ;
; -2.945 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a30~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.150      ; 3.625      ;
; -2.945 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a30~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.145      ; 3.620      ;
; -2.945 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a30~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.145      ; 3.620      ;
; -2.937 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.171      ; 3.638      ;
; -2.937 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.166      ; 3.633      ;
; -2.937 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.166      ; 3.633      ;
; -2.936 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.161      ; 3.627      ;
; -2.936 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.156      ; 3.622      ;
; -2.936 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.156      ; 3.622      ;
; -2.930 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a85~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.222      ; 3.682      ;
; -2.930 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a85~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.217      ; 3.677      ;
; -2.930 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a85~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.217      ; 3.677      ;
; -2.926 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a83~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.219      ; 3.675      ;
; -2.926 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a83~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.214      ; 3.670      ;
; -2.926 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a83~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.214      ; 3.670      ;
; -2.920 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.186      ; 3.636      ;
; -2.920 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.186      ; 3.636      ;
; -2.919 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a63~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.185      ; 3.634      ;
; -2.919 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a63~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.185      ; 3.634      ;
; -2.918 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.196      ; 3.644      ;
; -2.918 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.191      ; 3.639      ;
; -2.918 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.191      ; 3.639      ;
; -2.918 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.191      ; 3.639      ;
; -2.917 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a63~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.190      ; 3.637      ;
; -2.917 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.173      ; 3.620      ;
; -2.917 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.173      ; 3.620      ;
; -2.916 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.191      ; 3.637      ;
; -2.916 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.186      ; 3.632      ;
; -2.916 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.186      ; 3.632      ;
; -2.916 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.150      ; 3.596      ;
; -2.916 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.150      ; 3.596      ;
; -2.915 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.178      ; 3.623      ;
; -2.914 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.155      ; 3.599      ;
; -2.910 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.188      ; 3.628      ;
; -2.910 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.188      ; 3.628      ;
; -2.908 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a97~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.221      ; 3.659      ;
; -2.908 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a97~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.216      ; 3.654      ;
; -2.908 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a97~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.216      ; 3.654      ;
; -2.908 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.193      ; 3.631      ;
; -2.903 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.178      ; 3.611      ;
; -2.903 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a52~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.156      ; 3.589      ;
; -2.903 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.178      ; 3.611      ;
; -2.903 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a52~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.156      ; 3.589      ;
; -2.901 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.183      ; 3.614      ;
; -2.901 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a52~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.161      ; 3.592      ;
; -2.897 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.162      ; 3.589      ;
; -2.897 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.188      ; 3.615      ;
; -2.897 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.188      ; 3.615      ;
; -2.897 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.162      ; 3.589      ;
; -2.895 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.167      ; 3.592      ;
; -2.895 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.193      ; 3.618      ;
; -2.893 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.155      ; 3.578      ;
; -2.893 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.150      ; 3.573      ;
; -2.893 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.150      ; 3.573      ;
; -2.892 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.167      ; 3.589      ;
; -2.892 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.167      ; 3.589      ;
; -2.890 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.172      ; 3.592      ;
; -2.888 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.130      ; 3.548      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.340 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                           ; clk          ; clk         ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                           ; clk          ; clk         ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                            ; clk          ; clk         ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                                            ; clk          ; clk         ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                                            ; clk          ; clk         ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                            ; clk          ; clk         ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                                            ; clk          ; clk         ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0|Q                                                            ; clk          ; clk         ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                           ; clk          ; clk         ; 0.000        ; 0.086      ; 0.597      ;
; 0.341 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                           ; clk          ; clk         ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                           ; clk          ; clk         ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                            ; clk          ; clk         ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                                            ; clk          ; clk         ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                            ; clk          ; clk         ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                            ; clk          ; clk         ; 0.000        ; 0.085      ; 0.597      ;
; 0.342 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                           ; clk          ; clk         ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                                           ; clk          ; clk         ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                                            ; clk          ; clk         ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                                            ; clk          ; clk         ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                            ; clk          ; clk         ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                            ; clk          ; clk         ; 0.000        ; 0.084      ; 0.597      ;
; 0.356 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                                            ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                           ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                           ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                           ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                           ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.358 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                                            ; clk          ; clk         ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                            ; clk          ; clk         ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                                            ; clk          ; clk         ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                                           ; clk          ; clk         ; 0.000        ; 0.068      ; 0.597      ;
; 0.550 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[1] ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.792      ;
; 0.781 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[0] ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0]              ; clk          ; clk         ; 0.000        ; 0.077      ; 1.029      ;
; 0.816 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[2] ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2]              ; clk          ; clk         ; 0.000        ; 0.077      ; 1.064      ;
; 0.883 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.321      ; 0.925      ;
; 0.910 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.323      ; 0.954      ;
; 0.916 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.326      ; 0.963      ;
; 0.932 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a89~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.347      ; 1.000      ;
; 0.946 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.332      ; 0.999      ;
; 0.962 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.332      ; 1.015      ;
; 0.964 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.340      ; 1.025      ;
; 0.969 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.323      ; 1.013      ;
; 0.972 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a121~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.340      ; 1.033      ;
; 0.972 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a73~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.353      ; 1.046      ;
; 1.148 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.344      ; 1.213      ;
; 1.149 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.336      ; 1.206      ;
; 1.153 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.323      ; 1.197      ;
; 1.162 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a121~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.329      ; 1.212      ;
; 1.162 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.329      ; 1.212      ;
; 1.165 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a73~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.350      ; 1.236      ;
; 1.170 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.337      ; 1.228      ;
; 1.170 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a73~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.342      ; 1.233      ;
; 1.170 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.336      ; 1.227      ;
; 1.172 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a89~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.344      ; 1.237      ;
; 1.173 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.347      ; 1.241      ;
; 1.176 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.315      ; 1.212      ;
; 1.180 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a89~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.336      ; 1.237      ;
; 1.184 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.321      ; 1.226      ;
; 1.186 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.321      ; 1.228      ;
; 1.186 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.329      ; 1.236      ;
; 1.186 ; MDRIn[8]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -1.018     ; 0.379      ;
; 1.189 ; MDRIn[15]                                                                                    ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -1.019     ; 0.381      ;
; 1.193 ; MDRIn[0]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -1.026     ; 0.378      ;
; 1.194 ; MDRIn[5]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -1.025     ; 0.380      ;
; 1.194 ; MDRIn[3]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -1.025     ; 0.380      ;
; 1.194 ; MDRIn[1]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -1.025     ; 0.380      ;
; 1.195 ; MDRIn[7]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -1.026     ; 0.380      ;
; 1.195 ; MDRIn[4]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -1.026     ; 0.380      ;
; 1.196 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a12~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.347      ; 1.264      ;
; 1.197 ; MDRIn[2]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -1.026     ; 0.382      ;
; 1.198 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.350      ; 1.269      ;
; 1.198 ; MDRIn[14]                                                                                    ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -1.020     ; 0.389      ;
; 1.198 ; MDRIn[13]                                                                                    ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -1.019     ; 0.390      ;
; 1.202 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a34~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.321      ; 1.244      ;
; 1.206 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.315      ; 1.242      ;
; 1.207 ; MDRIn[12]                                                                                    ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -1.028     ; 0.390      ;
; 1.211 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a121~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.337      ; 1.269      ;
; 1.213 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.329      ; 1.263      ;
; 1.213 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a73~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.350      ; 1.284      ;
; 1.216 ; MDRIn[11]                                                                                    ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -1.047     ; 0.380      ;
; 1.219 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.329      ; 1.269      ;
; 1.220 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.350      ; 1.291      ;
; 1.225 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a89~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.344      ; 1.290      ;
; 1.225 ; MDRIn[10]                                                                                    ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -1.056     ; 0.380      ;
; 1.226 ; MDRIn[6]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -1.047     ; 0.390      ;
; 1.230 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a73~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.350      ; 1.301      ;
; 1.235 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a89~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.344      ; 1.300      ;
; 1.236 ; MDRIn[9]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -1.056     ; 0.391      ;
; 1.238 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.353      ; 1.312      ;
; 1.238 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.329      ; 1.288      ;
; 1.241 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.337      ; 1.299      ;
; 1.246 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a14~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.358      ; 1.325      ;
; 1.247 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a57~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.364      ; 1.332      ;
; 1.250 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a74~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.373      ; 1.344      ;
; 1.252 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.344      ; 1.317      ;
; 1.253 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a34~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.364      ; 1.338      ;
; 1.256 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.337      ; 1.314      ;
; 1.258 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.329      ; 1.308      ;
; 1.258 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a65~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.369      ; 1.348      ;
+-------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'selMDR[0]'                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; 0.768 ; selMDR[0]                                                                                        ; MDRIn[4]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.396      ; 5.164      ;
; 0.791 ; selMDR[0]                                                                                        ; MDRIn[8]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.386      ; 5.177      ;
; 0.806 ; selMDR[0]                                                                                        ; MDRIn[5]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.423      ; 5.229      ;
; 0.824 ; selMDR[0]                                                                                        ; MDRIn[2]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.428      ; 5.252      ;
; 0.832 ; selMDR[0]                                                                                        ; MDRIn[11] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.378      ; 5.210      ;
; 0.834 ; selMDR[0]                                                                                        ; MDRIn[9]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.386      ; 5.220      ;
; 0.835 ; selMDR[0]                                                                                        ; MDRIn[13] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.385      ; 5.220      ;
; 0.839 ; selMDR[0]                                                                                        ; MDRIn[0]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.430      ; 5.269      ;
; 0.847 ; selMDR[0]                                                                                        ; MDRIn[7]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.396      ; 5.243      ;
; 0.851 ; selMDR[0]                                                                                        ; MDRIn[12] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.426      ; 5.277      ;
; 0.864 ; selMDR[0]                                                                                        ; MDRIn[10] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.386      ; 5.250      ;
; 0.867 ; selMDR[0]                                                                                        ; MDRIn[14] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.385      ; 5.252      ;
; 0.873 ; selMDR[0]                                                                                        ; MDRIn[6]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.394      ; 5.267      ;
; 0.908 ; selMDR[0]                                                                                        ; MDRIn[3]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.427      ; 5.335      ;
; 0.917 ; selMDR[0]                                                                                        ; MDRIn[15] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.421      ; 5.338      ;
; 1.038 ; selMDR[0]                                                                                        ; MDRIn[5]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.423      ; 4.981      ;
; 1.043 ; selMDR[0]                                                                                        ; MDRIn[1]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.429      ; 5.472      ;
; 1.062 ; selMDR[0]                                                                                        ; MDRIn[4]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.396      ; 4.978      ;
; 1.068 ; selMDR[0]                                                                                        ; MDRIn[6]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.394      ; 4.982      ;
; 1.071 ; selMDR[0]                                                                                        ; MDRIn[2]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.428      ; 5.019      ;
; 1.081 ; selMDR[0]                                                                                        ; MDRIn[9]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.386      ; 4.987      ;
; 1.089 ; selMDR[0]                                                                                        ; MDRIn[0]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.430      ; 5.039      ;
; 1.096 ; selMDR[0]                                                                                        ; MDRIn[14] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.385      ; 5.001      ;
; 1.099 ; selMDR[0]                                                                                        ; MDRIn[10] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.386      ; 5.005      ;
; 1.115 ; selMDR[0]                                                                                        ; MDRIn[15] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.421      ; 5.056      ;
; 1.143 ; selMDR[0]                                                                                        ; MDRIn[3]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.427      ; 5.090      ;
; 1.144 ; selMDR[0]                                                                                        ; MDRIn[8]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.386      ; 5.050      ;
; 1.145 ; selMDR[0]                                                                                        ; MDRIn[11] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.378      ; 5.043      ;
; 1.172 ; selMDR[0]                                                                                        ; MDRIn[13] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.385      ; 5.077      ;
; 1.206 ; selMDR[0]                                                                                        ; MDRIn[7]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.396      ; 5.122      ;
; 1.326 ; selMDR[0]                                                                                        ; MDRIn[1]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.429      ; 5.275      ;
; 1.334 ; selMDR[0]                                                                                        ; MDRIn[12] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.426      ; 5.280      ;
; 1.624 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.750      ; 2.914      ;
; 1.729 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.750      ; 3.019      ;
; 1.857 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.713      ; 3.110      ;
; 1.983 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.712      ; 3.235      ;
; 2.009 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.712      ; 3.261      ;
; 2.099 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.723      ; 3.362      ;
; 2.160 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.750      ; 3.450      ;
; 2.163 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.748      ; 3.451      ;
; 2.164 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.756      ; 3.460      ;
; 2.177 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[12] ; clk          ; selMDR[0]   ; -0.500       ; 1.753      ; 3.470      ;
; 2.220 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.723      ; 3.483      ;
; 2.226 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.723      ; 3.489      ;
; 2.240 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.756      ; 3.536      ;
; 2.249 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.757      ; 3.546      ;
; 2.276 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.723      ; 3.539      ;
; 2.323 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.723      ; 3.586      ;
; 2.349 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.712      ; 3.601      ;
; 2.369 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.713      ; 3.622      ;
; 2.376 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.721      ; 3.637      ;
; 2.381 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.712      ; 3.633      ;
; 2.389 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.723      ; 3.652      ;
; 2.396 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[3]  ; clk          ; selMDR[0]   ; -0.500       ; 1.754      ; 3.690      ;
; 2.412 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.748      ; 3.700      ;
; 2.427 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.755      ; 3.722      ;
; 2.443 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.748      ; 3.731      ;
; 2.457 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.713      ; 3.710      ;
; 2.478 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.713      ; 3.731      ;
; 2.500 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.755      ; 3.795      ;
; 2.537 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.756      ; 3.833      ;
; 2.555 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.712      ; 3.807      ;
; 2.555 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[12] ; clk          ; selMDR[0]   ; -0.500       ; 1.753      ; 3.848      ;
; 2.568 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.713      ; 3.821      ;
; 2.590 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.705      ; 3.835      ;
; 2.591 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.713      ; 3.844      ;
; 2.598 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[3]  ; clk          ; selMDR[0]   ; -0.500       ; 1.754      ; 3.892      ;
; 2.629 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.712      ; 3.881      ;
; 2.640 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.757      ; 3.937      ;
; 2.685 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.705      ; 3.930      ;
; 2.716 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.713      ; 3.969      ;
; 2.716 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a8         ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.451      ; 3.707      ;
; 2.723 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.721      ; 3.984      ;
; 2.730 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a31        ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.443      ; 3.713      ;
; 2.733 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a54        ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.471      ; 3.744      ;
; 2.745 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.755      ; 4.040      ;
; 2.746 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[3]  ; clk          ; selMDR[0]   ; -0.500       ; 1.754      ; 4.040      ;
; 2.762 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[12] ; clk          ; selMDR[0]   ; -0.500       ; 1.753      ; 4.055      ;
; 2.774 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.757      ; 4.071      ;
; 2.797 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13        ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.451      ; 3.788      ;
; 2.818 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.721      ; 4.079      ;
; 2.850 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.705      ; 4.095      ;
; 2.927 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.713      ; 4.180      ;
; 2.999 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62        ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.456      ; 3.995      ;
; 3.007 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.713      ; 4.260      ;
; 3.030 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a10        ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.440      ; 4.010      ;
; 3.031 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a121       ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.452      ; 4.023      ;
; 3.040 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a61        ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.413      ; 3.993      ;
; 3.076 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a35        ; MDRIn[3]  ; clk          ; selMDR[0]   ; -0.500       ; 1.455      ; 4.071      ;
; 3.086 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a63        ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.469      ; 4.095      ;
; 3.086 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9         ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.460      ; 4.086      ;
; 3.090 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105       ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.460      ; 4.090      ;
; 3.095 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a48        ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.444      ; 4.079      ;
; 3.099 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22        ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.439      ; 4.078      ;
; 3.107 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116       ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.436      ; 4.083      ;
; 3.115 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26        ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.446      ; 4.101      ;
; 3.116 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a36        ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.436      ; 4.092      ;
; 3.118 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41        ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.445      ; 4.103      ;
; 3.137 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a88        ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.451      ; 4.128      ;
; 3.153 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109       ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.451      ; 4.144      ;
+-------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; selMDR[0] ; -2.270 ; -28.416       ;
; clk       ; -1.924 ; -680.353      ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; clk       ; 0.170 ; 0.000         ;
; selMDR[0] ; 0.178 ; 0.000         ;
+-----------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------+--------+-----------------------------+
; Clock     ; Slack  ; End Point TNS               ;
+-----------+--------+-----------------------------+
; clk       ; -3.000 ; -621.283                    ;
; selMDR[0] ; -3.000 ; -3.000                      ;
+-----------+--------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'selMDR[0]'                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; -2.270 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a108       ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.036      ; 3.358      ;
; -2.199 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a124       ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.017      ; 3.268      ;
; -2.180 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a44        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.029      ; 3.261      ;
; -2.101 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a76        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.053      ; 3.206      ;
; -2.058 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a92        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.032      ; 3.142      ;
; -1.986 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a28        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.023      ; 3.061      ;
; -1.862 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a81        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.027      ; 2.932      ;
; -1.858 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103       ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 0.983      ; 2.884      ;
; -1.841 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a60        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.027      ; 2.920      ;
; -1.834 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a97        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.003      ; 2.880      ;
; -1.824 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.032      ; 2.899      ;
; -1.822 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a95        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.014      ; 2.879      ;
; -1.809 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a113       ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.009      ; 2.861      ;
; -1.790 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.022      ; 2.856      ;
; -1.784 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a87        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 0.984      ; 2.811      ;
; -1.777 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a123       ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 0.966      ; 2.785      ;
; -1.770 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a39        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.006      ; 2.819      ;
; -1.770 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112       ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.006      ; 2.819      ;
; -1.765 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a20        ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 0.991      ; 2.799      ;
; -1.765 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a1         ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.024      ; 2.832      ;
; -1.764 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a114       ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.009      ; 2.817      ;
; -1.748 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a107       ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 0.968      ; 2.758      ;
; -1.747 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a33        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.033      ; 2.823      ;
; -1.746 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a12        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.047      ; 2.845      ;
; -1.746 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a65        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.042      ; 2.831      ;
; -1.739 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 0.975      ; 2.756      ;
; -1.736 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a90        ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 0.982      ; 2.761      ;
; -1.724 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a80        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.013      ; 2.780      ;
; -1.717 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.039      ; 2.799      ;
; -1.715 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a93        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.059      ; 2.708      ;
; -1.714 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a29        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 0.978      ; 2.626      ;
; -1.714 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a45        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 0.986      ; 2.634      ;
; -1.712 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.010      ; 2.766      ;
; -1.704 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a67        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.064      ; 2.811      ;
; -1.702 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118       ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.011      ; 2.767      ;
; -1.698 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a115       ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.036      ; 2.777      ;
; -1.696 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a21        ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.029      ; 2.769      ;
; -1.695 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.001      ; 2.739      ;
; -1.687 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a32        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.041      ; 2.771      ;
; -1.687 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a79        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.052      ; 2.782      ;
; -1.687 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122       ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 0.981      ; 2.711      ;
; -1.680 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127       ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 0.999      ; 2.722      ;
; -1.678 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a125       ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.053      ; 2.665      ;
; -1.676 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a52        ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.034      ; 2.753      ;
; -1.674 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a43        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 0.976      ; 2.692      ;
; -1.674 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a23        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 0.986      ; 2.703      ;
; -1.672 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.048      ; 2.763      ;
; -1.672 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a99        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.040      ; 2.755      ;
; -1.661 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a74        ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 0.999      ; 2.703      ;
; -1.657 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a27        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 0.972      ; 2.671      ;
; -1.656 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a85        ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 0.997      ; 2.697      ;
; -1.655 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a40        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 0.982      ; 2.680      ;
; -1.649 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.076      ; 2.769      ;
; -1.646 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a37        ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.021      ; 2.711      ;
; -1.642 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a7         ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.053      ; 2.738      ;
; -1.635 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a83        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.020      ; 2.698      ;
; -1.633 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106       ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.017      ; 2.693      ;
; -1.633 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.034      ; 2.710      ;
; -1.627 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.042      ; 2.712      ;
; -1.625 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a14        ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.015      ; 2.695      ;
; -1.624 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a77        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.059      ; 2.617      ;
; -1.624 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a86        ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.012      ; 2.690      ;
; -1.623 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a117       ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.006      ; 2.673      ;
; -1.622 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a119       ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 0.986      ; 2.651      ;
; -1.615 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a73        ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.019      ; 2.691      ;
; -1.614 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a56        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 0.988      ; 2.645      ;
; -1.613 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a19        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.020      ; 2.676      ;
; -1.613 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a25        ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 0.982      ; 2.652      ;
; -1.610 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a64        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.060      ; 2.713      ;
; -1.606 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111       ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.000      ; 2.649      ;
; -1.598 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109       ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.034      ; 2.566      ;
; -1.586 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a2         ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.040      ; 2.670      ;
; -1.584 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a47        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.039      ; 2.666      ;
; -1.578 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.024      ; 2.646      ;
; -1.575 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a46        ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.006      ; 2.636      ;
; -1.573 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a3         ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.060      ; 2.676      ;
; -1.573 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a30        ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.040      ; 2.668      ;
; -1.568 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110       ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.025      ; 2.648      ;
; -1.566 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a57        ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.008      ; 2.631      ;
; -1.565 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a49        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.043      ; 2.651      ;
; -1.554 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a42        ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.059      ; 2.656      ;
; -1.541 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101       ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.026      ; 2.611      ;
; -1.541 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a94        ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.046      ; 2.642      ;
; -1.540 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a16        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.038      ; 2.621      ;
; -1.539 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a34        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.046      ; 2.629      ;
; -1.533 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a4         ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.021      ; 2.597      ;
; -1.532 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126       ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.053      ; 2.640      ;
; -1.532 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a58        ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 0.999      ; 2.574      ;
; -1.530 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102       ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 0.988      ; 2.572      ;
; -1.528 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100       ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.034      ; 2.605      ;
; -1.527 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a53        ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.040      ; 2.611      ;
; -1.521 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a71        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.034      ; 2.598      ;
; -1.520 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a18        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.015      ; 2.579      ;
; -1.518 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a61        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 0.994      ; 2.446      ;
; -1.516 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a72        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.053      ; 2.612      ;
; -1.513 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.171      ; 2.726      ;
; -1.505 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.210      ; 2.767      ;
; -1.505 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.046      ; 2.593      ;
; -1.505 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104       ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.047      ; 2.595      ;
; -1.501 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a38        ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 0.998      ; 2.553      ;
+--------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.924 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.291     ; 2.142      ;
; -1.924 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.291     ; 2.142      ;
; -1.922 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.288     ; 2.143      ;
; -1.920 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.271     ; 2.158      ;
; -1.920 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.271     ; 2.158      ;
; -1.918 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.268     ; 2.159      ;
; -1.901 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.255     ; 2.155      ;
; -1.901 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.255     ; 2.155      ;
; -1.899 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.252     ; 2.156      ;
; -1.868 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a21~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.257     ; 2.120      ;
; -1.868 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a21~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.257     ; 2.120      ;
; -1.866 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a21~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.254     ; 2.121      ;
; -1.863 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.267     ; 2.105      ;
; -1.863 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.267     ; 2.105      ;
; -1.863 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.291     ; 2.081      ;
; -1.863 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.291     ; 2.081      ;
; -1.861 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.264     ; 2.106      ;
; -1.861 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.288     ; 2.082      ;
; -1.859 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.271     ; 2.097      ;
; -1.859 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.271     ; 2.097      ;
; -1.857 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.268     ; 2.098      ;
; -1.855 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a16~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.259     ; 2.105      ;
; -1.855 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a16~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.259     ; 2.105      ;
; -1.853 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a16~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.256     ; 2.106      ;
; -1.853 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a63~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.258     ; 2.104      ;
; -1.853 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a63~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.258     ; 2.104      ;
; -1.851 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a63~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.255     ; 2.105      ;
; -1.850 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.281     ; 2.078      ;
; -1.850 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.281     ; 2.078      ;
; -1.849 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.275     ; 2.083      ;
; -1.849 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.275     ; 2.083      ;
; -1.848 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.278     ; 2.079      ;
; -1.848 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.309     ; 2.048      ;
; -1.848 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.309     ; 2.048      ;
; -1.847 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.272     ; 2.084      ;
; -1.847 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a52~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.285     ; 2.071      ;
; -1.847 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a52~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.285     ; 2.071      ;
; -1.846 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.306     ; 2.049      ;
; -1.845 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a52~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.282     ; 2.072      ;
; -1.843 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.267     ; 2.085      ;
; -1.843 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.267     ; 2.085      ;
; -1.841 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.255     ; 2.095      ;
; -1.841 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.255     ; 2.095      ;
; -1.841 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.264     ; 2.086      ;
; -1.840 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.255     ; 2.094      ;
; -1.840 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.255     ; 2.094      ;
; -1.839 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.252     ; 2.096      ;
; -1.838 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.252     ; 2.095      ;
; -1.831 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.253     ; 2.087      ;
; -1.831 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.253     ; 2.087      ;
; -1.829 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.250     ; 2.088      ;
; -1.829 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.275     ; 2.063      ;
; -1.829 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.275     ; 2.063      ;
; -1.827 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.272     ; 2.064      ;
; -1.815 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a53~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.268     ; 2.056      ;
; -1.815 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a53~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.268     ; 2.056      ;
; -1.813 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a53~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.265     ; 2.057      ;
; -1.813 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.246     ; 2.076      ;
; -1.813 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.246     ; 2.076      ;
; -1.811 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.243     ; 2.077      ;
; -1.809 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a61~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.237     ; 2.081      ;
; -1.809 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a61~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.237     ; 2.081      ;
; -1.807 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a61~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.234     ; 2.082      ;
; -1.807 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a25~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.227     ; 2.089      ;
; -1.807 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a25~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.227     ; 2.089      ;
; -1.807 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a21~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.257     ; 2.059      ;
; -1.807 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a21~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.257     ; 2.059      ;
; -1.806 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.244     ; 2.071      ;
; -1.806 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.244     ; 2.071      ;
; -1.805 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a25~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.224     ; 2.090      ;
; -1.805 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a21~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.254     ; 2.060      ;
; -1.804 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.241     ; 2.072      ;
; -1.801 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a115~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.244     ; 2.066      ;
; -1.801 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a115~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.244     ; 2.066      ;
; -1.800 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.276     ; 2.033      ;
; -1.800 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.276     ; 2.033      ;
; -1.799 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a115~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.241     ; 2.067      ;
; -1.798 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.273     ; 2.034      ;
; -1.798 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.285     ; 2.022      ;
; -1.798 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.285     ; 2.022      ;
; -1.797 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.255     ; 2.051      ;
; -1.797 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.255     ; 2.051      ;
; -1.797 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.275     ; 2.031      ;
; -1.796 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.282     ; 2.023      ;
; -1.795 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.252     ; 2.052      ;
; -1.794 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.253     ; 2.050      ;
; -1.794 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a16~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.259     ; 2.044      ;
; -1.794 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a16~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.259     ; 2.044      ;
; -1.793 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.267     ; 2.035      ;
; -1.793 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.267     ; 2.035      ;
; -1.792 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a16~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.256     ; 2.045      ;
; -1.791 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.264     ; 2.036      ;
; -1.789 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a94~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.287     ; 2.011      ;
; -1.789 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a94~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.287     ; 2.011      ;
; -1.787 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a94~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.284     ; 2.012      ;
; -1.786 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.255     ; 2.040      ;
; -1.785 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.500        ; -0.275     ; 2.019      ;
; -1.785 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a6~porta_we_reg         ; clk          ; clk         ; 0.500        ; -0.275     ; 2.019      ;
; -1.784 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a30~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.296     ; 1.997      ;
; -1.784 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a30~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.296     ; 1.997      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.170 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                           ; clk          ; clk         ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                           ; clk          ; clk         ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                      ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                            ; clk          ; clk         ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                                      ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                                            ; clk          ; clk         ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                                      ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                                            ; clk          ; clk         ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                      ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                            ; clk          ; clk         ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                                      ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                                            ; clk          ; clk         ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0|Q                                                      ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0|Q                                                            ; clk          ; clk         ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                     ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                           ; clk          ; clk         ; 0.000        ; 0.053      ; 0.307      ;
; 0.171 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                           ; clk          ; clk         ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                           ; clk          ; clk         ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                      ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                            ; clk          ; clk         ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                                      ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                                            ; clk          ; clk         ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                      ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                            ; clk          ; clk         ; 0.000        ; 0.052      ; 0.307      ;
; 0.172 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                                           ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                                      ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                                            ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                                      ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                                            ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                      ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                            ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                           ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                      ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                            ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                      ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                            ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.179 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                                      ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                     ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                           ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                     ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                           ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                     ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                           ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                                      ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                      ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                      ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                                      ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                      ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                     ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                                     ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                                           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.262 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[1]            ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.387      ;
; 0.380 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[0]            ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0]              ; clk          ; clk         ; 0.000        ; 0.047      ; 0.511      ;
; 0.399 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[2]            ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2]              ; clk          ; clk         ; 0.000        ; 0.047      ; 0.530      ;
; 0.632 ; MDRIn[8]                                                                                                ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -0.569     ; 0.187      ;
; 0.633 ; MDRIn[15]                                                                                               ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.569     ; 0.188      ;
; 0.636 ; MDRIn[1]                                                                                                ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -0.573     ; 0.187      ;
; 0.637 ; MDRIn[5]                                                                                                ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -0.573     ; 0.188      ;
; 0.637 ; MDRIn[3]                                                                                                ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -0.573     ; 0.188      ;
; 0.637 ; MDRIn[0]                                                                                                ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -0.574     ; 0.187      ;
; 0.639 ; MDRIn[7]                                                                                                ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -0.575     ; 0.188      ;
; 0.639 ; MDRIn[4]                                                                                                ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -0.575     ; 0.188      ;
; 0.639 ; MDRIn[2]                                                                                                ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -0.574     ; 0.189      ;
; 0.640 ; MDRIn[14]                                                                                               ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.570     ; 0.194      ;
; 0.642 ; MDRIn[13]                                                                                               ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.570     ; 0.196      ;
; 0.646 ; MDRIn[12]                                                                                               ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.575     ; 0.195      ;
; 0.648 ; MDRIn[11]                                                                                               ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.585     ; 0.187      ;
; 0.654 ; MDRIn[10]                                                                                               ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.591     ; 0.187      ;
; 0.654 ; MDRIn[6]                                                                                                ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -0.583     ; 0.195      ;
; 0.663 ; MDRIn[9]                                                                                                ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                                            ; selMDR[0]    ; clk         ; 0.000        ; -0.591     ; 0.196      ;
; 1.005 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                      ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9~porta_address_reg0   ; clk          ; clk         ; -0.500       ; -0.172     ; 0.457      ;
; 1.012 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                      ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; -0.500       ; -0.171     ; 0.465      ;
; 1.034 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                     ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; -0.500       ; -0.170     ; 0.488      ;
; 1.036 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                     ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105~porta_address_reg0 ; clk          ; clk         ; -0.500       ; -0.163     ; 0.497      ;
; 1.036 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                     ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a89~porta_address_reg0  ; clk          ; clk         ; -0.500       ; -0.149     ; 0.511      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a0~porta_we_reg   ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a0                      ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a32~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a32                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a48~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a48                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a16~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a16                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a64~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a64                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a80~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a80                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112~porta_we_reg ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a113~porta_we_reg ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a113                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a81~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a81                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a65~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a65                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a97~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a97                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a49~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a49                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a33~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a33                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a1~porta_we_reg   ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a1                      ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a18~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a18                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a34~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a34                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a2~porta_we_reg   ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a2                      ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a114~porta_we_reg ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a114                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a35~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a35                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a3~porta_we_reg   ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a3                      ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a19~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a19                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a83~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a83                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a67~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a67                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a115~porta_we_reg ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a115                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a99~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a99                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a4~porta_we_reg   ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a4                      ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a36~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a36                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a20~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a20                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a52~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a52                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a84~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a84                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116~porta_we_reg ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100~porta_we_reg ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101~porta_we_reg ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a69~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a69                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a85~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a85                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a117~porta_we_reg ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a117                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'selMDR[0]'                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; 0.178 ; selMDR[0]                                                                                        ; MDRIn[2]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.933      ; 3.111      ;
; 0.197 ; selMDR[0]                                                                                        ; MDRIn[4]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.901      ; 3.098      ;
; 0.214 ; selMDR[0]                                                                                        ; MDRIn[0]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.934      ; 3.148      ;
; 0.215 ; selMDR[0]                                                                                        ; MDRIn[5]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.926      ; 3.141      ;
; 0.217 ; selMDR[0]                                                                                        ; MDRIn[3]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.932      ; 3.149      ;
; 0.224 ; selMDR[0]                                                                                        ; MDRIn[6]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.906      ; 3.130      ;
; 0.228 ; selMDR[0]                                                                                        ; MDRIn[13] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.895      ; 3.123      ;
; 0.235 ; selMDR[0]                                                                                        ; MDRIn[14] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.895      ; 3.130      ;
; 0.237 ; selMDR[0]                                                                                        ; MDRIn[11] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.888      ; 3.125      ;
; 0.238 ; selMDR[0]                                                                                        ; MDRIn[8]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.895      ; 3.133      ;
; 0.245 ; selMDR[0]                                                                                        ; MDRIn[9]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.893      ; 3.138      ;
; 0.247 ; selMDR[0]                                                                                        ; MDRIn[10] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.893      ; 3.140      ;
; 0.247 ; selMDR[0]                                                                                        ; MDRIn[15] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.928      ; 3.175      ;
; 0.282 ; selMDR[0]                                                                                        ; MDRIn[7]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.901      ; 3.183      ;
; 0.290 ; selMDR[0]                                                                                        ; MDRIn[2]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.933      ; 2.743      ;
; 0.290 ; selMDR[0]                                                                                        ; MDRIn[12] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.928      ; 2.738      ;
; 0.296 ; selMDR[0]                                                                                        ; MDRIn[5]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.926      ; 2.742      ;
; 0.308 ; selMDR[0]                                                                                        ; MDRIn[6]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.906      ; 2.734      ;
; 0.309 ; selMDR[0]                                                                                        ; MDRIn[4]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.901      ; 2.730      ;
; 0.333 ; selMDR[0]                                                                                        ; MDRIn[14] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.895      ; 2.748      ;
; 0.338 ; selMDR[0]                                                                                        ; MDRIn[3]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.932      ; 2.790      ;
; 0.339 ; selMDR[0]                                                                                        ; MDRIn[15] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.928      ; 2.787      ;
; 0.340 ; selMDR[0]                                                                                        ; MDRIn[12] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.928      ; 3.268      ;
; 0.344 ; selMDR[0]                                                                                        ; MDRIn[10] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.893      ; 2.757      ;
; 0.348 ; selMDR[0]                                                                                        ; MDRIn[13] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.895      ; 2.763      ;
; 0.352 ; selMDR[0]                                                                                        ; MDRIn[1]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.932      ; 3.284      ;
; 0.359 ; selMDR[0]                                                                                        ; MDRIn[0]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.934      ; 2.813      ;
; 0.361 ; selMDR[0]                                                                                        ; MDRIn[8]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.895      ; 2.776      ;
; 0.361 ; selMDR[0]                                                                                        ; MDRIn[11] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.888      ; 2.769      ;
; 0.370 ; selMDR[0]                                                                                        ; MDRIn[9]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.893      ; 2.783      ;
; 0.395 ; selMDR[0]                                                                                        ; MDRIn[7]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.901      ; 2.816      ;
; 0.478 ; selMDR[0]                                                                                        ; MDRIn[1]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.932      ; 2.930      ;
; 0.595 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.361      ; 1.496      ;
; 0.641 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.361      ; 1.542      ;
; 0.753 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.330      ; 1.623      ;
; 0.813 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.330      ; 1.683      ;
; 0.817 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.330      ; 1.687      ;
; 0.855 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.361      ; 1.756      ;
; 0.885 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.363      ; 1.788      ;
; 0.885 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.367      ; 1.792      ;
; 0.905 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.336      ; 1.781      ;
; 0.928 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[12] ; clk          ; selMDR[0]   ; -0.500       ; 1.363      ; 1.831      ;
; 0.948 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.336      ; 1.824      ;
; 0.949 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.367      ; 1.856      ;
; 0.953 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.336      ; 1.829      ;
; 0.962 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.336      ; 1.838      ;
; 0.965 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.369      ; 1.874      ;
; 0.992 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.336      ; 1.868      ;
; 0.997 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[3]  ; clk          ; selMDR[0]   ; -0.500       ; 1.367      ; 1.904      ;
; 0.997 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.330      ; 1.867      ;
; 1.001 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.363      ; 1.904      ;
; 1.003 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.330      ; 1.873      ;
; 1.019 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.341      ; 1.900      ;
; 1.022 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.336      ; 1.898      ;
; 1.025 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.328      ; 1.893      ;
; 1.025 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.368      ; 1.933      ;
; 1.045 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.330      ; 1.915      ;
; 1.056 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.368      ; 1.964      ;
; 1.058 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.363      ; 1.961      ;
; 1.076 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.330      ; 1.946      ;
; 1.078 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.328      ; 1.946      ;
; 1.080 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.367      ; 1.987      ;
; 1.080 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[3]  ; clk          ; selMDR[0]   ; -0.500       ; 1.367      ; 1.987      ;
; 1.101 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.330      ; 1.971      ;
; 1.127 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.328      ; 1.995      ;
; 1.129 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[12] ; clk          ; selMDR[0]   ; -0.500       ; 1.363      ; 2.032      ;
; 1.134 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[3]  ; clk          ; selMDR[0]   ; -0.500       ; 1.367      ; 2.041      ;
; 1.135 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.330      ; 2.005      ;
; 1.139 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.368      ; 2.047      ;
; 1.144 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.323      ; 2.007      ;
; 1.151 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.369      ; 2.060      ;
; 1.193 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.323      ; 2.056      ;
; 1.197 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.341      ; 2.078      ;
; 1.200 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.328      ; 2.068      ;
; 1.202 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.369      ; 2.111      ;
; 1.212 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[12] ; clk          ; selMDR[0]   ; -0.500       ; 1.363      ; 2.115      ;
; 1.217 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a8         ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.192      ; 1.949      ;
; 1.222 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a54        ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.214      ; 1.976      ;
; 1.224 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.341      ; 2.105      ;
; 1.239 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.323      ; 2.102      ;
; 1.242 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a31        ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.184      ; 1.966      ;
; 1.262 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13        ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.192      ; 1.994      ;
; 1.280 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.328      ; 2.148      ;
; 1.334 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.328      ; 2.202      ;
; 1.377 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a10        ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.177      ; 2.094      ;
; 1.386 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62        ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.197      ; 2.123      ;
; 1.388 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a121       ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.190      ; 2.118      ;
; 1.408 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9         ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.196      ; 2.144      ;
; 1.414 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a63        ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.207      ; 2.161      ;
; 1.415 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a61        ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.153      ; 2.108      ;
; 1.419 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a35        ; MDRIn[3]  ; clk          ; selMDR[0]   ; -0.500       ; 1.190      ; 2.149      ;
; 1.420 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105       ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.196      ; 2.156      ;
; 1.430 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116       ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.174      ; 2.144      ;
; 1.432 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a11        ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.192      ; 2.164      ;
; 1.433 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a88        ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.192      ; 2.165      ;
; 1.439 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a69        ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.204      ; 2.183      ;
; 1.443 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41        ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.183      ; 2.166      ;
; 1.445 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22        ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.182      ; 2.167      ;
; 1.448 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a36        ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.174      ; 2.162      ;
; 1.451 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a70        ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.208      ; 2.199      ;
+-------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.472    ; 0.170 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -3.539    ; 0.170 ; N/A      ; N/A     ; -3.000              ;
;  selMDR[0]       ; -5.472    ; 0.178 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -1552.704 ; 0.0   ; 0.0      ; 0.0     ; -1433.646           ;
;  clk             ; -1480.709 ; 0.000 ; N/A      ; N/A     ; -1430.646           ;
;  selMDR[0]       ; -71.995   ; 0.000 ; N/A      ; N/A     ; -3.000              ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; MDROut[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ldMDR                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ldMAR                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ldMARSpcIn              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[12]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[13]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[14]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[15]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; memWE                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; selMDR[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; selMDR[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MDROut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MDROut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MDROut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MDROut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MAROut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; clk        ; clk       ; 131      ; 3331     ; 0        ; 32       ;
; selMDR[0]  ; clk       ; 0        ; 0        ; 0        ; 16       ;
; clk        ; selMDR[0] ; 0        ; 0        ; 240      ; 0        ;
; selMDR[0]  ; selMDR[0] ; 0        ; 0        ; 31       ; 31       ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; clk        ; clk       ; 131      ; 3331     ; 0        ; 32       ;
; selMDR[0]  ; clk       ; 0        ; 0        ; 0        ; 16       ;
; clk        ; selMDR[0] ; 0        ; 0        ; 240      ; 0        ;
; selMDR[0]  ; selMDR[0] ; 0        ; 0        ; 31       ; 31       ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 54    ; 54   ;
; Unconstrained Input Port Paths  ; 288   ; 288  ;
; Unconstrained Output Ports      ; 48    ; 48   ;
; Unconstrained Output Port Paths ; 208   ; 208  ;
+---------------------------------+-------+------+


+--------------------------------------------+
; Clock Status Summary                       ;
+-----------+-----------+------+-------------+
; Target    ; Clock     ; Type ; Status      ;
+-----------+-----------+------+-------------+
; clk       ; clk       ; Base ; Constrained ;
; selMDR[0] ; selMDR[0] ; Base ; Constrained ;
+-----------+-----------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; Bus[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ldMAR        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ldMARSpcIn   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ldMDR        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memWE        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selMDR[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; MAROut[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; Bus[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ldMAR        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ldMARSpcIn   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ldMDR        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memWE        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selMDR[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; MAROut[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Feb 20 10:24:45 2019
Info: Command: quartus_sta Memory -c Memory
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Memory.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name selMDR[0] selMDR[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.472
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.472             -71.995 selMDR[0] 
    Info (332119):    -3.539           -1480.709 clk 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 clk 
    Info (332119):     0.755               0.000 selMDR[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1430.646 clk 
    Info (332119):    -3.000              -3.000 selMDR[0] 
Info (332114): Report Metastability: Found 128 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.147             -67.069 selMDR[0] 
    Info (332119):    -3.194           -1312.086 clk 
Info (332146): Worst-case hold slack is 0.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.340               0.000 clk 
    Info (332119):     0.768               0.000 selMDR[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1408.118 clk 
    Info (332119):    -3.000              -3.000 selMDR[0] 
Info (332114): Report Metastability: Found 128 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.270
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.270             -28.416 selMDR[0] 
    Info (332119):    -1.924            -680.353 clk 
Info (332146): Worst-case hold slack is 0.170
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.170               0.000 clk 
    Info (332119):     0.178               0.000 selMDR[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -621.283 clk 
    Info (332119):    -3.000              -3.000 selMDR[0] 
Info (332114): Report Metastability: Found 128 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4817 megabytes
    Info: Processing ended: Wed Feb 20 10:24:52 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


