// Seed: 4134264470
module module_0;
endmodule
module module_1;
  assign id_1 = 1;
  wire id_2, id_3;
  module_0(); specify
    specparam id_4 = id_4;
  endspecify
endmodule
module module_2 (
    output tri id_0,
    input wor id_1,
    output wor id_2,
    output uwire id_3,
    output uwire id_4,
    output supply0 id_5,
    input tri id_6
);
  assign id_4 = 1;
  wire id_8;
  wire id_9;
  module_0();
  wire id_10;
  tri  id_11 = 1'd0;
  wand id_12, id_13, id_14;
  assign id_13 = 1;
  id_15(
      .id_0(id_11 / 1), .id_1((id_6)), .id_2(1), .id_3(1), .id_4(1), .id_5(~id_5)
  );
endmodule
