$date
  Tue Jan 18 17:45:40 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! clk $end
$var reg 1 " finished $end
$var reg 32 # aluout[31:0] $end
$var reg 32 $ writedata[31:0] $end
$var reg 32 % readdata[31:0] $end
$var reg 1 & memwrite $end
$scope module datamem1 $end
$var reg 1 ' clk $end
$var reg 1 ( memwrite $end
$var reg 32 ) aluout[31:0] $end
$var reg 32 * writedata[31:0] $end
$var reg 32 + readdata[31:0] $end
$upscope $end
$enddefinitions $end
#0
0!
0"
b00010000000000010000000000000000 #
b00010001000100010010001000100010 $
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU %
1&
0'
1(
b00010000000000010000000000000000 )
b00010001000100010010001000100010 *
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU +
#5000000
1!
b00010001000100010010001000100010 %
1'
b00010001000100010010001000100010 +
#10000000
0!
0&
0'
0(
#15000000
1!
1'
#20000000
0!
b00010000000000010000000000000100 #
b00110011001100110100010001000100 $
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU %
1&
0'
1(
b00010000000000010000000000000100 )
b00110011001100110100010001000100 *
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU +
#25000000
1!
b00110011001100110100010001000100 %
1'
b00110011001100110100010001000100 +
#30000000
0!
0&
0'
0(
#35000000
1!
1'
#40000000
0!
b00010000000000010000000000000000 #
b00010001000100010010001000100010 %
0'
b00010000000000010000000000000000 )
b00010001000100010010001000100010 +
#45000000
1!
1'
#50000000
0!
b00010000000000010000000000000100 #
b00110011001100110100010001000100 %
0'
b00010000000000010000000000000100 )
b00110011001100110100010001000100 +
#55000000
1!
1'
#60000000
0!
1"
0'
