
I2C_Slave_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000499c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08004ab0  08004ab0  00014ab0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b10  08004b10  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08004b10  08004b10  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004b10  08004b10  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b10  08004b10  00014b10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004b14  08004b14  00014b14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004b18  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b0  20000070  08004b88  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000420  08004b88  00020420  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY
 13 .debug_info   000067e5  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000154b  00000000  00000000  000268c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000730  00000000  00000000  00027e10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000583  00000000  00000000  00028540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016d89  00000000  00000000  00028ac3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a4db  00000000  00000000  0003f84c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00082b99  00000000  00000000  00049d27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000022ac  00000000  00000000  000cc8c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000ceb6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	08004a94 	.word	0x08004a94

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	08004a94 	.word	0x08004a94

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2ulz>:
 8000a28:	b5d0      	push	{r4, r6, r7, lr}
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	4b0b      	ldr	r3, [pc, #44]	; (8000a5c <__aeabi_d2ulz+0x34>)
 8000a2e:	4606      	mov	r6, r0
 8000a30:	460f      	mov	r7, r1
 8000a32:	f7ff fd49 	bl	80004c8 <__aeabi_dmul>
 8000a36:	f000 f815 	bl	8000a64 <__aeabi_d2uiz>
 8000a3a:	4604      	mov	r4, r0
 8000a3c:	f7ff fcca 	bl	80003d4 <__aeabi_ui2d>
 8000a40:	2200      	movs	r2, #0
 8000a42:	4b07      	ldr	r3, [pc, #28]	; (8000a60 <__aeabi_d2ulz+0x38>)
 8000a44:	f7ff fd40 	bl	80004c8 <__aeabi_dmul>
 8000a48:	4602      	mov	r2, r0
 8000a4a:	460b      	mov	r3, r1
 8000a4c:	4630      	mov	r0, r6
 8000a4e:	4639      	mov	r1, r7
 8000a50:	f7ff fb82 	bl	8000158 <__aeabi_dsub>
 8000a54:	f000 f806 	bl	8000a64 <__aeabi_d2uiz>
 8000a58:	4621      	mov	r1, r4
 8000a5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000a5c:	3df00000 	.word	0x3df00000
 8000a60:	41f00000 	.word	0x41f00000

08000a64 <__aeabi_d2uiz>:
 8000a64:	004a      	lsls	r2, r1, #1
 8000a66:	d211      	bcs.n	8000a8c <__aeabi_d2uiz+0x28>
 8000a68:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a6c:	d211      	bcs.n	8000a92 <__aeabi_d2uiz+0x2e>
 8000a6e:	d50d      	bpl.n	8000a8c <__aeabi_d2uiz+0x28>
 8000a70:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a74:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a78:	d40e      	bmi.n	8000a98 <__aeabi_d2uiz+0x34>
 8000a7a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a7e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a82:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a86:	fa23 f002 	lsr.w	r0, r3, r2
 8000a8a:	4770      	bx	lr
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	4770      	bx	lr
 8000a92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a96:	d102      	bne.n	8000a9e <__aeabi_d2uiz+0x3a>
 8000a98:	f04f 30ff 	mov.w	r0, #4294967295
 8000a9c:	4770      	bx	lr
 8000a9e:	f04f 0000 	mov.w	r0, #0
 8000aa2:	4770      	bx	lr

08000aa4 <HAL_I2C_SlaveRxCpltCallback>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_I2C1_Init(void);
/* USER CODE BEGIN PFP */

void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000aa4:	b5b0      	push	{r4, r5, r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
    // Continue receiving data for the next transmission

	HAL_I2C_Slave_Receive_IT(&hi2c1, RxData, RxSIZE);
 8000aac:	2205      	movs	r2, #5
 8000aae:	492f      	ldr	r1, [pc, #188]	; (8000b6c <HAL_I2C_SlaveRxCpltCallback+0xc8>)
 8000ab0:	482f      	ldr	r0, [pc, #188]	; (8000b70 <HAL_I2C_SlaveRxCpltCallback+0xcc>)
 8000ab2:	f000 fef9 	bl	80018a8 <HAL_I2C_Slave_Receive_IT>
    // Concatenate RxData into a single 32-bit variable
    a = ((uint32_t)RxData[0] << 24) |
 8000ab6:	4b2d      	ldr	r3, [pc, #180]	; (8000b6c <HAL_I2C_SlaveRxCpltCallback+0xc8>)
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	061a      	lsls	r2, r3, #24
        ((uint32_t)RxData[1] << 16) |
 8000abc:	4b2b      	ldr	r3, [pc, #172]	; (8000b6c <HAL_I2C_SlaveRxCpltCallback+0xc8>)
 8000abe:	785b      	ldrb	r3, [r3, #1]
 8000ac0:	041b      	lsls	r3, r3, #16
    a = ((uint32_t)RxData[0] << 24) |
 8000ac2:	431a      	orrs	r2, r3
        ((uint32_t)RxData[2] << 8) |
 8000ac4:	4b29      	ldr	r3, [pc, #164]	; (8000b6c <HAL_I2C_SlaveRxCpltCallback+0xc8>)
 8000ac6:	789b      	ldrb	r3, [r3, #2]
 8000ac8:	021b      	lsls	r3, r3, #8
        ((uint32_t)RxData[1] << 16) |
 8000aca:	4313      	orrs	r3, r2
        (uint32_t)RxData[3];
 8000acc:	4a27      	ldr	r2, [pc, #156]	; (8000b6c <HAL_I2C_SlaveRxCpltCallback+0xc8>)
 8000ace:	78d2      	ldrb	r2, [r2, #3]
        ((uint32_t)RxData[2] << 8) |
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	461a      	mov	r2, r3
    a = ((uint32_t)RxData[0] << 24) |
 8000ad4:	4b27      	ldr	r3, [pc, #156]	; (8000b74 <HAL_I2C_SlaveRxCpltCallback+0xd0>)
 8000ad6:	601a      	str	r2, [r3, #0]

    // Get the exponent value from RxData
    exponent = RxData[4];
 8000ad8:	4b24      	ldr	r3, [pc, #144]	; (8000b6c <HAL_I2C_SlaveRxCpltCallback+0xc8>)
 8000ada:	791a      	ldrb	r2, [r3, #4]
 8000adc:	4b26      	ldr	r3, [pc, #152]	; (8000b78 <HAL_I2C_SlaveRxCpltCallback+0xd4>)
 8000ade:	701a      	strb	r2, [r3, #0]

    // Calculate mu and real_num values
    mu = pow(10, exponent);
 8000ae0:	4b25      	ldr	r3, [pc, #148]	; (8000b78 <HAL_I2C_SlaveRxCpltCallback+0xd4>)
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f7ff fc75 	bl	80003d4 <__aeabi_ui2d>
 8000aea:	4602      	mov	r2, r0
 8000aec:	460b      	mov	r3, r1
 8000aee:	f04f 0000 	mov.w	r0, #0
 8000af2:	4922      	ldr	r1, [pc, #136]	; (8000b7c <HAL_I2C_SlaveRxCpltCallback+0xd8>)
 8000af4:	f003 f8c4 	bl	8003c80 <pow>
 8000af8:	4602      	mov	r2, r0
 8000afa:	460b      	mov	r3, r1
 8000afc:	4610      	mov	r0, r2
 8000afe:	4619      	mov	r1, r3
 8000b00:	f7ff ff92 	bl	8000a28 <__aeabi_d2ulz>
 8000b04:	4602      	mov	r2, r0
 8000b06:	460b      	mov	r3, r1
 8000b08:	491d      	ldr	r1, [pc, #116]	; (8000b80 <HAL_I2C_SlaveRxCpltCallback+0xdc>)
 8000b0a:	e9c1 2300 	strd	r2, r3, [r1]
    real_num = (double)((double)a/ mu);
 8000b0e:	4b19      	ldr	r3, [pc, #100]	; (8000b74 <HAL_I2C_SlaveRxCpltCallback+0xd0>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4618      	mov	r0, r3
 8000b14:	f7ff fc6e 	bl	80003f4 <__aeabi_i2d>
 8000b18:	4604      	mov	r4, r0
 8000b1a:	460d      	mov	r5, r1
 8000b1c:	4b18      	ldr	r3, [pc, #96]	; (8000b80 <HAL_I2C_SlaveRxCpltCallback+0xdc>)
 8000b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b22:	4610      	mov	r0, r2
 8000b24:	4619      	mov	r1, r3
 8000b26:	f7ff fc99 	bl	800045c <__aeabi_ul2d>
 8000b2a:	4602      	mov	r2, r0
 8000b2c:	460b      	mov	r3, r1
 8000b2e:	4620      	mov	r0, r4
 8000b30:	4629      	mov	r1, r5
 8000b32:	f7ff fdf3 	bl	800071c <__aeabi_ddiv>
 8000b36:	4602      	mov	r2, r0
 8000b38:	460b      	mov	r3, r1
 8000b3a:	4912      	ldr	r1, [pc, #72]	; (8000b84 <HAL_I2C_SlaveRxCpltCallback+0xe0>)
 8000b3c:	e9c1 2300 	strd	r2, r3, [r1]

    real_num_array[real_num_count] = real_num;
 8000b40:	4b11      	ldr	r3, [pc, #68]	; (8000b88 <HAL_I2C_SlaveRxCpltCallback+0xe4>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	4619      	mov	r1, r3
 8000b46:	4b0f      	ldr	r3, [pc, #60]	; (8000b84 <HAL_I2C_SlaveRxCpltCallback+0xe0>)
 8000b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b4c:	480f      	ldr	r0, [pc, #60]	; (8000b8c <HAL_I2C_SlaveRxCpltCallback+0xe8>)
 8000b4e:	00c9      	lsls	r1, r1, #3
 8000b50:	4401      	add	r1, r0
 8000b52:	e9c1 2300 	strd	r2, r3, [r1]
    real_num_count++;
 8000b56:	4b0c      	ldr	r3, [pc, #48]	; (8000b88 <HAL_I2C_SlaveRxCpltCallback+0xe4>)
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	3301      	adds	r3, #1
 8000b5c:	b2da      	uxtb	r2, r3
 8000b5e:	4b0a      	ldr	r3, [pc, #40]	; (8000b88 <HAL_I2C_SlaveRxCpltCallback+0xe4>)
 8000b60:	701a      	strb	r2, [r3, #0]

}
 8000b62:	bf00      	nop
 8000b64:	3708      	adds	r7, #8
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bdb0      	pop	{r4, r5, r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	200000e0 	.word	0x200000e0
 8000b70:	2000008c 	.word	0x2000008c
 8000b74:	200000f0 	.word	0x200000f0
 8000b78:	200000f4 	.word	0x200000f4
 8000b7c:	40240000 	.word	0x40240000
 8000b80:	200000f8 	.word	0x200000f8
 8000b84:	200000e8 	.word	0x200000e8
 8000b88:	200002e0 	.word	0x200002e0
 8000b8c:	20000100 	.word	0x20000100

08000b90 <HAL_I2C_AddrCallback>:
//    	real_num_array[5] =0;
//    	real_num_count = 0; // Đặt lại biến đếm về 0
//    }

void HAL_I2C_AddrCallback(I2C_HandleTypeDef*hi2c,uint8_t TransferDirection,uint16_t AddrMatchCode)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
 8000b98:	460b      	mov	r3, r1
 8000b9a:	70fb      	strb	r3, [r7, #3]
 8000b9c:	4613      	mov	r3, r2
 8000b9e:	803b      	strh	r3, [r7, #0]
		if(TransferDirection == I2C_DIRECTION_TRANSMIT)
 8000ba0:	78fb      	ldrb	r3, [r7, #3]
 8000ba2:	2b01      	cmp	r3, #1
 8000ba4:	d106      	bne.n	8000bb4 <HAL_I2C_AddrCallback+0x24>
		{
			HAL_I2C_Slave_Sequential_Receive_IT(&hi2c1,RxData, RxSIZE,I2C_FIRST_AND_LAST_FRAME);
 8000ba6:	2308      	movs	r3, #8
 8000ba8:	2205      	movs	r2, #5
 8000baa:	4905      	ldr	r1, [pc, #20]	; (8000bc0 <HAL_I2C_AddrCallback+0x30>)
 8000bac:	4805      	ldr	r0, [pc, #20]	; (8000bc4 <HAL_I2C_AddrCallback+0x34>)
 8000bae:	f000 fee9 	bl	8001984 <HAL_I2C_Slave_Seq_Receive_IT>
		}
		else
		{
		Error_Handler();
		}
}
 8000bb2:	e001      	b.n	8000bb8 <HAL_I2C_AddrCallback+0x28>
		Error_Handler();
 8000bb4:	f000 f8b8 	bl	8000d28 <Error_Handler>
}
 8000bb8:	bf00      	nop
 8000bba:	3708      	adds	r7, #8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	200000e0 	.word	0x200000e0
 8000bc4:	2000008c 	.word	0x2000008c

08000bc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bcc:	f000 f99a 	bl	8000f04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bd0:	f000 f812 	bl	8000bf8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bd4:	f000 f87a 	bl	8000ccc <MX_GPIO_Init>
  MX_I2C1_Init();
 8000bd8:	f000 f84a 	bl	8000c70 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c);
  void HAL_I2C_AddrCallback(I2C_HandleTypeDef*hi2c,uint8_t TransferDirection,uint16_t AddrMatchCode);
  HAL_I2C_EnableListen_IT(&hi2c1);
 8000bdc:	4804      	ldr	r0, [pc, #16]	; (8000bf0 <main+0x28>)
 8000bde:	f000 ff43 	bl	8001a68 <HAL_I2C_EnableListen_IT>
  HAL_I2C_Slave_Receive_IT(&hi2c1, RxData, RxSIZE);
 8000be2:	2205      	movs	r2, #5
 8000be4:	4903      	ldr	r1, [pc, #12]	; (8000bf4 <main+0x2c>)
 8000be6:	4802      	ldr	r0, [pc, #8]	; (8000bf0 <main+0x28>)
 8000be8:	f000 fe5e 	bl	80018a8 <HAL_I2C_Slave_Receive_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bec:	e7fe      	b.n	8000bec <main+0x24>
 8000bee:	bf00      	nop
 8000bf0:	2000008c 	.word	0x2000008c
 8000bf4:	200000e0 	.word	0x200000e0

08000bf8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b090      	sub	sp, #64	; 0x40
 8000bfc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bfe:	f107 0318 	add.w	r3, r7, #24
 8000c02:	2228      	movs	r2, #40	; 0x28
 8000c04:	2100      	movs	r1, #0
 8000c06:	4618      	mov	r0, r3
 8000c08:	f003 f808 	bl	8003c1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c0c:	1d3b      	adds	r3, r7, #4
 8000c0e:	2200      	movs	r2, #0
 8000c10:	601a      	str	r2, [r3, #0]
 8000c12:	605a      	str	r2, [r3, #4]
 8000c14:	609a      	str	r2, [r3, #8]
 8000c16:	60da      	str	r2, [r3, #12]
 8000c18:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c1a:	2302      	movs	r3, #2
 8000c1c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c22:	2310      	movs	r3, #16
 8000c24:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c26:	2300      	movs	r3, #0
 8000c28:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c2a:	f107 0318 	add.w	r3, r7, #24
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f002 fbf8 	bl	8003424 <HAL_RCC_OscConfig>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000c3a:	f000 f875 	bl	8000d28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c3e:	230f      	movs	r3, #15
 8000c40:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c42:	2300      	movs	r3, #0
 8000c44:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c46:	2300      	movs	r3, #0
 8000c48:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c52:	1d3b      	adds	r3, r7, #4
 8000c54:	2100      	movs	r1, #0
 8000c56:	4618      	mov	r0, r3
 8000c58:	f002 fe66 	bl	8003928 <HAL_RCC_ClockConfig>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000c62:	f000 f861 	bl	8000d28 <Error_Handler>
  }
}
 8000c66:	bf00      	nop
 8000c68:	3740      	adds	r7, #64	; 0x40
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
	...

08000c70 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c74:	4b12      	ldr	r3, [pc, #72]	; (8000cc0 <MX_I2C1_Init+0x50>)
 8000c76:	4a13      	ldr	r2, [pc, #76]	; (8000cc4 <MX_I2C1_Init+0x54>)
 8000c78:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000c7a:	4b11      	ldr	r3, [pc, #68]	; (8000cc0 <MX_I2C1_Init+0x50>)
 8000c7c:	4a12      	ldr	r2, [pc, #72]	; (8000cc8 <MX_I2C1_Init+0x58>)
 8000c7e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c80:	4b0f      	ldr	r3, [pc, #60]	; (8000cc0 <MX_I2C1_Init+0x50>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 36;
 8000c86:	4b0e      	ldr	r3, [pc, #56]	; (8000cc0 <MX_I2C1_Init+0x50>)
 8000c88:	2224      	movs	r2, #36	; 0x24
 8000c8a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c8c:	4b0c      	ldr	r3, [pc, #48]	; (8000cc0 <MX_I2C1_Init+0x50>)
 8000c8e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000c92:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c94:	4b0a      	ldr	r3, [pc, #40]	; (8000cc0 <MX_I2C1_Init+0x50>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000c9a:	4b09      	ldr	r3, [pc, #36]	; (8000cc0 <MX_I2C1_Init+0x50>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ca0:	4b07      	ldr	r3, [pc, #28]	; (8000cc0 <MX_I2C1_Init+0x50>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ca6:	4b06      	ldr	r3, [pc, #24]	; (8000cc0 <MX_I2C1_Init+0x50>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000cac:	4804      	ldr	r0, [pc, #16]	; (8000cc0 <MX_I2C1_Init+0x50>)
 8000cae:	f000 fca3 	bl	80015f8 <HAL_I2C_Init>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000cb8:	f000 f836 	bl	8000d28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000cbc:	bf00      	nop
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	2000008c 	.word	0x2000008c
 8000cc4:	40005400 	.word	0x40005400
 8000cc8:	000186a0 	.word	0x000186a0

08000ccc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b085      	sub	sp, #20
 8000cd0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cd2:	4b14      	ldr	r3, [pc, #80]	; (8000d24 <MX_GPIO_Init+0x58>)
 8000cd4:	699b      	ldr	r3, [r3, #24]
 8000cd6:	4a13      	ldr	r2, [pc, #76]	; (8000d24 <MX_GPIO_Init+0x58>)
 8000cd8:	f043 0320 	orr.w	r3, r3, #32
 8000cdc:	6193      	str	r3, [r2, #24]
 8000cde:	4b11      	ldr	r3, [pc, #68]	; (8000d24 <MX_GPIO_Init+0x58>)
 8000ce0:	699b      	ldr	r3, [r3, #24]
 8000ce2:	f003 0320 	and.w	r3, r3, #32
 8000ce6:	60fb      	str	r3, [r7, #12]
 8000ce8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cea:	4b0e      	ldr	r3, [pc, #56]	; (8000d24 <MX_GPIO_Init+0x58>)
 8000cec:	699b      	ldr	r3, [r3, #24]
 8000cee:	4a0d      	ldr	r2, [pc, #52]	; (8000d24 <MX_GPIO_Init+0x58>)
 8000cf0:	f043 0304 	orr.w	r3, r3, #4
 8000cf4:	6193      	str	r3, [r2, #24]
 8000cf6:	4b0b      	ldr	r3, [pc, #44]	; (8000d24 <MX_GPIO_Init+0x58>)
 8000cf8:	699b      	ldr	r3, [r3, #24]
 8000cfa:	f003 0304 	and.w	r3, r3, #4
 8000cfe:	60bb      	str	r3, [r7, #8]
 8000d00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d02:	4b08      	ldr	r3, [pc, #32]	; (8000d24 <MX_GPIO_Init+0x58>)
 8000d04:	699b      	ldr	r3, [r3, #24]
 8000d06:	4a07      	ldr	r2, [pc, #28]	; (8000d24 <MX_GPIO_Init+0x58>)
 8000d08:	f043 0308 	orr.w	r3, r3, #8
 8000d0c:	6193      	str	r3, [r2, #24]
 8000d0e:	4b05      	ldr	r3, [pc, #20]	; (8000d24 <MX_GPIO_Init+0x58>)
 8000d10:	699b      	ldr	r3, [r3, #24]
 8000d12:	f003 0308 	and.w	r3, r3, #8
 8000d16:	607b      	str	r3, [r7, #4]
 8000d18:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d1a:	bf00      	nop
 8000d1c:	3714      	adds	r7, #20
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bc80      	pop	{r7}
 8000d22:	4770      	bx	lr
 8000d24:	40021000 	.word	0x40021000

08000d28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d2c:	b672      	cpsid	i
}
 8000d2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d30:	e7fe      	b.n	8000d30 <Error_Handler+0x8>
	...

08000d34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b085      	sub	sp, #20
 8000d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d3a:	4b15      	ldr	r3, [pc, #84]	; (8000d90 <HAL_MspInit+0x5c>)
 8000d3c:	699b      	ldr	r3, [r3, #24]
 8000d3e:	4a14      	ldr	r2, [pc, #80]	; (8000d90 <HAL_MspInit+0x5c>)
 8000d40:	f043 0301 	orr.w	r3, r3, #1
 8000d44:	6193      	str	r3, [r2, #24]
 8000d46:	4b12      	ldr	r3, [pc, #72]	; (8000d90 <HAL_MspInit+0x5c>)
 8000d48:	699b      	ldr	r3, [r3, #24]
 8000d4a:	f003 0301 	and.w	r3, r3, #1
 8000d4e:	60bb      	str	r3, [r7, #8]
 8000d50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d52:	4b0f      	ldr	r3, [pc, #60]	; (8000d90 <HAL_MspInit+0x5c>)
 8000d54:	69db      	ldr	r3, [r3, #28]
 8000d56:	4a0e      	ldr	r2, [pc, #56]	; (8000d90 <HAL_MspInit+0x5c>)
 8000d58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d5c:	61d3      	str	r3, [r2, #28]
 8000d5e:	4b0c      	ldr	r3, [pc, #48]	; (8000d90 <HAL_MspInit+0x5c>)
 8000d60:	69db      	ldr	r3, [r3, #28]
 8000d62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d66:	607b      	str	r3, [r7, #4]
 8000d68:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d6a:	4b0a      	ldr	r3, [pc, #40]	; (8000d94 <HAL_MspInit+0x60>)
 8000d6c:	685b      	ldr	r3, [r3, #4]
 8000d6e:	60fb      	str	r3, [r7, #12]
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000d76:	60fb      	str	r3, [r7, #12]
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d7e:	60fb      	str	r3, [r7, #12]
 8000d80:	4a04      	ldr	r2, [pc, #16]	; (8000d94 <HAL_MspInit+0x60>)
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d86:	bf00      	nop
 8000d88:	3714      	adds	r7, #20
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bc80      	pop	{r7}
 8000d8e:	4770      	bx	lr
 8000d90:	40021000 	.word	0x40021000
 8000d94:	40010000 	.word	0x40010000

08000d98 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b088      	sub	sp, #32
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da0:	f107 0310 	add.w	r3, r7, #16
 8000da4:	2200      	movs	r2, #0
 8000da6:	601a      	str	r2, [r3, #0]
 8000da8:	605a      	str	r2, [r3, #4]
 8000daa:	609a      	str	r2, [r3, #8]
 8000dac:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4a1d      	ldr	r2, [pc, #116]	; (8000e28 <HAL_I2C_MspInit+0x90>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d133      	bne.n	8000e20 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000db8:	4b1c      	ldr	r3, [pc, #112]	; (8000e2c <HAL_I2C_MspInit+0x94>)
 8000dba:	699b      	ldr	r3, [r3, #24]
 8000dbc:	4a1b      	ldr	r2, [pc, #108]	; (8000e2c <HAL_I2C_MspInit+0x94>)
 8000dbe:	f043 0308 	orr.w	r3, r3, #8
 8000dc2:	6193      	str	r3, [r2, #24]
 8000dc4:	4b19      	ldr	r3, [pc, #100]	; (8000e2c <HAL_I2C_MspInit+0x94>)
 8000dc6:	699b      	ldr	r3, [r3, #24]
 8000dc8:	f003 0308 	and.w	r3, r3, #8
 8000dcc:	60fb      	str	r3, [r7, #12]
 8000dce:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000dd0:	23c0      	movs	r3, #192	; 0xc0
 8000dd2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dd4:	2312      	movs	r3, #18
 8000dd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dd8:	2303      	movs	r3, #3
 8000dda:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ddc:	f107 0310 	add.w	r3, r7, #16
 8000de0:	4619      	mov	r1, r3
 8000de2:	4813      	ldr	r0, [pc, #76]	; (8000e30 <HAL_I2C_MspInit+0x98>)
 8000de4:	f000 fa84 	bl	80012f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000de8:	4b10      	ldr	r3, [pc, #64]	; (8000e2c <HAL_I2C_MspInit+0x94>)
 8000dea:	69db      	ldr	r3, [r3, #28]
 8000dec:	4a0f      	ldr	r2, [pc, #60]	; (8000e2c <HAL_I2C_MspInit+0x94>)
 8000dee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000df2:	61d3      	str	r3, [r2, #28]
 8000df4:	4b0d      	ldr	r3, [pc, #52]	; (8000e2c <HAL_I2C_MspInit+0x94>)
 8000df6:	69db      	ldr	r3, [r3, #28]
 8000df8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000dfc:	60bb      	str	r3, [r7, #8]
 8000dfe:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000e00:	2200      	movs	r2, #0
 8000e02:	2100      	movs	r1, #0
 8000e04:	201f      	movs	r0, #31
 8000e06:	f000 f9b6 	bl	8001176 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000e0a:	201f      	movs	r0, #31
 8000e0c:	f000 f9cf 	bl	80011ae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8000e10:	2200      	movs	r2, #0
 8000e12:	2100      	movs	r1, #0
 8000e14:	2020      	movs	r0, #32
 8000e16:	f000 f9ae 	bl	8001176 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000e1a:	2020      	movs	r0, #32
 8000e1c:	f000 f9c7 	bl	80011ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000e20:	bf00      	nop
 8000e22:	3720      	adds	r7, #32
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	40005400 	.word	0x40005400
 8000e2c:	40021000 	.word	0x40021000
 8000e30:	40010c00 	.word	0x40010c00

08000e34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e38:	e7fe      	b.n	8000e38 <NMI_Handler+0x4>

08000e3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e3a:	b480      	push	{r7}
 8000e3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e3e:	e7fe      	b.n	8000e3e <HardFault_Handler+0x4>

08000e40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e44:	e7fe      	b.n	8000e44 <MemManage_Handler+0x4>

08000e46 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e46:	b480      	push	{r7}
 8000e48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e4a:	e7fe      	b.n	8000e4a <BusFault_Handler+0x4>

08000e4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e50:	e7fe      	b.n	8000e50 <UsageFault_Handler+0x4>

08000e52 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e52:	b480      	push	{r7}
 8000e54:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e56:	bf00      	nop
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bc80      	pop	{r7}
 8000e5c:	4770      	bx	lr

08000e5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e5e:	b480      	push	{r7}
 8000e60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e62:	bf00      	nop
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bc80      	pop	{r7}
 8000e68:	4770      	bx	lr

08000e6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e6e:	bf00      	nop
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bc80      	pop	{r7}
 8000e74:	4770      	bx	lr

08000e76 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e76:	b580      	push	{r7, lr}
 8000e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e7a:	f000 f889 	bl	8000f90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e7e:	bf00      	nop
 8000e80:	bd80      	pop	{r7, pc}
	...

08000e84 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8000e88:	4802      	ldr	r0, [pc, #8]	; (8000e94 <I2C1_EV_IRQHandler+0x10>)
 8000e8a:	f000 fe22 	bl	8001ad2 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8000e8e:	bf00      	nop
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	2000008c 	.word	0x2000008c

08000e98 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8000e9c:	4802      	ldr	r0, [pc, #8]	; (8000ea8 <I2C1_ER_IRQHandler+0x10>)
 8000e9e:	f000 ff6b 	bl	8001d78 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8000ea2:	bf00      	nop
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	2000008c 	.word	0x2000008c

08000eac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bc80      	pop	{r7}
 8000eb6:	4770      	bx	lr

08000eb8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000eb8:	f7ff fff8 	bl	8000eac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ebc:	480b      	ldr	r0, [pc, #44]	; (8000eec <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000ebe:	490c      	ldr	r1, [pc, #48]	; (8000ef0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000ec0:	4a0c      	ldr	r2, [pc, #48]	; (8000ef4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000ec2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ec4:	e002      	b.n	8000ecc <LoopCopyDataInit>

08000ec6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ec6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ec8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eca:	3304      	adds	r3, #4

08000ecc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ecc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ece:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ed0:	d3f9      	bcc.n	8000ec6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ed2:	4a09      	ldr	r2, [pc, #36]	; (8000ef8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000ed4:	4c09      	ldr	r4, [pc, #36]	; (8000efc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ed6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ed8:	e001      	b.n	8000ede <LoopFillZerobss>

08000eda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000edc:	3204      	adds	r2, #4

08000ede <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ede:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ee0:	d3fb      	bcc.n	8000eda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ee2:	f002 fea9 	bl	8003c38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ee6:	f7ff fe6f 	bl	8000bc8 <main>
  bx lr
 8000eea:	4770      	bx	lr
  ldr r0, =_sdata
 8000eec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ef0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000ef4:	08004b18 	.word	0x08004b18
  ldr r2, =_sbss
 8000ef8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000efc:	20000420 	.word	0x20000420

08000f00 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f00:	e7fe      	b.n	8000f00 <ADC1_2_IRQHandler>
	...

08000f04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f08:	4b08      	ldr	r3, [pc, #32]	; (8000f2c <HAL_Init+0x28>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a07      	ldr	r2, [pc, #28]	; (8000f2c <HAL_Init+0x28>)
 8000f0e:	f043 0310 	orr.w	r3, r3, #16
 8000f12:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f14:	2003      	movs	r0, #3
 8000f16:	f000 f923 	bl	8001160 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f1a:	200f      	movs	r0, #15
 8000f1c:	f000 f808 	bl	8000f30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f20:	f7ff ff08 	bl	8000d34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f24:	2300      	movs	r3, #0
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40022000 	.word	0x40022000

08000f30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f38:	4b12      	ldr	r3, [pc, #72]	; (8000f84 <HAL_InitTick+0x54>)
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	4b12      	ldr	r3, [pc, #72]	; (8000f88 <HAL_InitTick+0x58>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	4619      	mov	r1, r3
 8000f42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f46:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f000 f93b 	bl	80011ca <HAL_SYSTICK_Config>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	e00e      	b.n	8000f7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2b0f      	cmp	r3, #15
 8000f62:	d80a      	bhi.n	8000f7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f64:	2200      	movs	r2, #0
 8000f66:	6879      	ldr	r1, [r7, #4]
 8000f68:	f04f 30ff 	mov.w	r0, #4294967295
 8000f6c:	f000 f903 	bl	8001176 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f70:	4a06      	ldr	r2, [pc, #24]	; (8000f8c <HAL_InitTick+0x5c>)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f76:	2300      	movs	r3, #0
 8000f78:	e000      	b.n	8000f7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f7a:	2301      	movs	r3, #1
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3708      	adds	r7, #8
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	20000000 	.word	0x20000000
 8000f88:	20000008 	.word	0x20000008
 8000f8c:	20000004 	.word	0x20000004

08000f90 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f94:	4b05      	ldr	r3, [pc, #20]	; (8000fac <HAL_IncTick+0x1c>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	461a      	mov	r2, r3
 8000f9a:	4b05      	ldr	r3, [pc, #20]	; (8000fb0 <HAL_IncTick+0x20>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4413      	add	r3, r2
 8000fa0:	4a03      	ldr	r2, [pc, #12]	; (8000fb0 <HAL_IncTick+0x20>)
 8000fa2:	6013      	str	r3, [r2, #0]
}
 8000fa4:	bf00      	nop
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bc80      	pop	{r7}
 8000faa:	4770      	bx	lr
 8000fac:	20000008 	.word	0x20000008
 8000fb0:	200002e4 	.word	0x200002e4

08000fb4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  return uwTick;
 8000fb8:	4b02      	ldr	r3, [pc, #8]	; (8000fc4 <HAL_GetTick+0x10>)
 8000fba:	681b      	ldr	r3, [r3, #0]
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bc80      	pop	{r7}
 8000fc2:	4770      	bx	lr
 8000fc4:	200002e4 	.word	0x200002e4

08000fc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b085      	sub	sp, #20
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	f003 0307 	and.w	r3, r3, #7
 8000fd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fd8:	4b0c      	ldr	r3, [pc, #48]	; (800100c <__NVIC_SetPriorityGrouping+0x44>)
 8000fda:	68db      	ldr	r3, [r3, #12]
 8000fdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fde:	68ba      	ldr	r2, [r7, #8]
 8000fe0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ff0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ff4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ff8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ffa:	4a04      	ldr	r2, [pc, #16]	; (800100c <__NVIC_SetPriorityGrouping+0x44>)
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	60d3      	str	r3, [r2, #12]
}
 8001000:	bf00      	nop
 8001002:	3714      	adds	r7, #20
 8001004:	46bd      	mov	sp, r7
 8001006:	bc80      	pop	{r7}
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	e000ed00 	.word	0xe000ed00

08001010 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001014:	4b04      	ldr	r3, [pc, #16]	; (8001028 <__NVIC_GetPriorityGrouping+0x18>)
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	0a1b      	lsrs	r3, r3, #8
 800101a:	f003 0307 	and.w	r3, r3, #7
}
 800101e:	4618      	mov	r0, r3
 8001020:	46bd      	mov	sp, r7
 8001022:	bc80      	pop	{r7}
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	e000ed00 	.word	0xe000ed00

0800102c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	4603      	mov	r3, r0
 8001034:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800103a:	2b00      	cmp	r3, #0
 800103c:	db0b      	blt.n	8001056 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	f003 021f 	and.w	r2, r3, #31
 8001044:	4906      	ldr	r1, [pc, #24]	; (8001060 <__NVIC_EnableIRQ+0x34>)
 8001046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800104a:	095b      	lsrs	r3, r3, #5
 800104c:	2001      	movs	r0, #1
 800104e:	fa00 f202 	lsl.w	r2, r0, r2
 8001052:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001056:	bf00      	nop
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	bc80      	pop	{r7}
 800105e:	4770      	bx	lr
 8001060:	e000e100 	.word	0xe000e100

08001064 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	6039      	str	r1, [r7, #0]
 800106e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001070:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001074:	2b00      	cmp	r3, #0
 8001076:	db0a      	blt.n	800108e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	b2da      	uxtb	r2, r3
 800107c:	490c      	ldr	r1, [pc, #48]	; (80010b0 <__NVIC_SetPriority+0x4c>)
 800107e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001082:	0112      	lsls	r2, r2, #4
 8001084:	b2d2      	uxtb	r2, r2
 8001086:	440b      	add	r3, r1
 8001088:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800108c:	e00a      	b.n	80010a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	b2da      	uxtb	r2, r3
 8001092:	4908      	ldr	r1, [pc, #32]	; (80010b4 <__NVIC_SetPriority+0x50>)
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	f003 030f 	and.w	r3, r3, #15
 800109a:	3b04      	subs	r3, #4
 800109c:	0112      	lsls	r2, r2, #4
 800109e:	b2d2      	uxtb	r2, r2
 80010a0:	440b      	add	r3, r1
 80010a2:	761a      	strb	r2, [r3, #24]
}
 80010a4:	bf00      	nop
 80010a6:	370c      	adds	r7, #12
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bc80      	pop	{r7}
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	e000e100 	.word	0xe000e100
 80010b4:	e000ed00 	.word	0xe000ed00

080010b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b089      	sub	sp, #36	; 0x24
 80010bc:	af00      	add	r7, sp, #0
 80010be:	60f8      	str	r0, [r7, #12]
 80010c0:	60b9      	str	r1, [r7, #8]
 80010c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	f003 0307 	and.w	r3, r3, #7
 80010ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	f1c3 0307 	rsb	r3, r3, #7
 80010d2:	2b04      	cmp	r3, #4
 80010d4:	bf28      	it	cs
 80010d6:	2304      	movcs	r3, #4
 80010d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	3304      	adds	r3, #4
 80010de:	2b06      	cmp	r3, #6
 80010e0:	d902      	bls.n	80010e8 <NVIC_EncodePriority+0x30>
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	3b03      	subs	r3, #3
 80010e6:	e000      	b.n	80010ea <NVIC_EncodePriority+0x32>
 80010e8:	2300      	movs	r3, #0
 80010ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010ec:	f04f 32ff 	mov.w	r2, #4294967295
 80010f0:	69bb      	ldr	r3, [r7, #24]
 80010f2:	fa02 f303 	lsl.w	r3, r2, r3
 80010f6:	43da      	mvns	r2, r3
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	401a      	ands	r2, r3
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001100:	f04f 31ff 	mov.w	r1, #4294967295
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	fa01 f303 	lsl.w	r3, r1, r3
 800110a:	43d9      	mvns	r1, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001110:	4313      	orrs	r3, r2
         );
}
 8001112:	4618      	mov	r0, r3
 8001114:	3724      	adds	r7, #36	; 0x24
 8001116:	46bd      	mov	sp, r7
 8001118:	bc80      	pop	{r7}
 800111a:	4770      	bx	lr

0800111c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	3b01      	subs	r3, #1
 8001128:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800112c:	d301      	bcc.n	8001132 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800112e:	2301      	movs	r3, #1
 8001130:	e00f      	b.n	8001152 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001132:	4a0a      	ldr	r2, [pc, #40]	; (800115c <SysTick_Config+0x40>)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	3b01      	subs	r3, #1
 8001138:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800113a:	210f      	movs	r1, #15
 800113c:	f04f 30ff 	mov.w	r0, #4294967295
 8001140:	f7ff ff90 	bl	8001064 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001144:	4b05      	ldr	r3, [pc, #20]	; (800115c <SysTick_Config+0x40>)
 8001146:	2200      	movs	r2, #0
 8001148:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800114a:	4b04      	ldr	r3, [pc, #16]	; (800115c <SysTick_Config+0x40>)
 800114c:	2207      	movs	r2, #7
 800114e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001150:	2300      	movs	r3, #0
}
 8001152:	4618      	mov	r0, r3
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	e000e010 	.word	0xe000e010

08001160 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f7ff ff2d 	bl	8000fc8 <__NVIC_SetPriorityGrouping>
}
 800116e:	bf00      	nop
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}

08001176 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001176:	b580      	push	{r7, lr}
 8001178:	b086      	sub	sp, #24
 800117a:	af00      	add	r7, sp, #0
 800117c:	4603      	mov	r3, r0
 800117e:	60b9      	str	r1, [r7, #8]
 8001180:	607a      	str	r2, [r7, #4]
 8001182:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001184:	2300      	movs	r3, #0
 8001186:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001188:	f7ff ff42 	bl	8001010 <__NVIC_GetPriorityGrouping>
 800118c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	68b9      	ldr	r1, [r7, #8]
 8001192:	6978      	ldr	r0, [r7, #20]
 8001194:	f7ff ff90 	bl	80010b8 <NVIC_EncodePriority>
 8001198:	4602      	mov	r2, r0
 800119a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800119e:	4611      	mov	r1, r2
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff ff5f 	bl	8001064 <__NVIC_SetPriority>
}
 80011a6:	bf00      	nop
 80011a8:	3718      	adds	r7, #24
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}

080011ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011ae:	b580      	push	{r7, lr}
 80011b0:	b082      	sub	sp, #8
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	4603      	mov	r3, r0
 80011b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff ff35 	bl	800102c <__NVIC_EnableIRQ>
}
 80011c2:	bf00      	nop
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b082      	sub	sp, #8
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011d2:	6878      	ldr	r0, [r7, #4]
 80011d4:	f7ff ffa2 	bl	800111c <SysTick_Config>
 80011d8:	4603      	mov	r3, r0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
	...

080011e4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011ec:	2300      	movs	r3, #0
 80011ee:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	2b02      	cmp	r3, #2
 80011fa:	d005      	beq.n	8001208 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2204      	movs	r2, #4
 8001200:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	73fb      	strb	r3, [r7, #15]
 8001206:	e051      	b.n	80012ac <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f022 020e 	bic.w	r2, r2, #14
 8001216:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f022 0201 	bic.w	r2, r2, #1
 8001226:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a22      	ldr	r2, [pc, #136]	; (80012b8 <HAL_DMA_Abort_IT+0xd4>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d029      	beq.n	8001286 <HAL_DMA_Abort_IT+0xa2>
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a21      	ldr	r2, [pc, #132]	; (80012bc <HAL_DMA_Abort_IT+0xd8>)
 8001238:	4293      	cmp	r3, r2
 800123a:	d022      	beq.n	8001282 <HAL_DMA_Abort_IT+0x9e>
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a1f      	ldr	r2, [pc, #124]	; (80012c0 <HAL_DMA_Abort_IT+0xdc>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d01a      	beq.n	800127c <HAL_DMA_Abort_IT+0x98>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4a1e      	ldr	r2, [pc, #120]	; (80012c4 <HAL_DMA_Abort_IT+0xe0>)
 800124c:	4293      	cmp	r3, r2
 800124e:	d012      	beq.n	8001276 <HAL_DMA_Abort_IT+0x92>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a1c      	ldr	r2, [pc, #112]	; (80012c8 <HAL_DMA_Abort_IT+0xe4>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d00a      	beq.n	8001270 <HAL_DMA_Abort_IT+0x8c>
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4a1b      	ldr	r2, [pc, #108]	; (80012cc <HAL_DMA_Abort_IT+0xe8>)
 8001260:	4293      	cmp	r3, r2
 8001262:	d102      	bne.n	800126a <HAL_DMA_Abort_IT+0x86>
 8001264:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001268:	e00e      	b.n	8001288 <HAL_DMA_Abort_IT+0xa4>
 800126a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800126e:	e00b      	b.n	8001288 <HAL_DMA_Abort_IT+0xa4>
 8001270:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001274:	e008      	b.n	8001288 <HAL_DMA_Abort_IT+0xa4>
 8001276:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800127a:	e005      	b.n	8001288 <HAL_DMA_Abort_IT+0xa4>
 800127c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001280:	e002      	b.n	8001288 <HAL_DMA_Abort_IT+0xa4>
 8001282:	2310      	movs	r3, #16
 8001284:	e000      	b.n	8001288 <HAL_DMA_Abort_IT+0xa4>
 8001286:	2301      	movs	r3, #1
 8001288:	4a11      	ldr	r2, [pc, #68]	; (80012d0 <HAL_DMA_Abort_IT+0xec>)
 800128a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2201      	movs	r2, #1
 8001290:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2200      	movs	r2, #0
 8001298:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d003      	beq.n	80012ac <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	4798      	blx	r3
    } 
  }
  return status;
 80012ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3710      	adds	r7, #16
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40020008 	.word	0x40020008
 80012bc:	4002001c 	.word	0x4002001c
 80012c0:	40020030 	.word	0x40020030
 80012c4:	40020044 	.word	0x40020044
 80012c8:	40020058 	.word	0x40020058
 80012cc:	4002006c 	.word	0x4002006c
 80012d0:	40020000 	.word	0x40020000

080012d4 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80012e2:	b2db      	uxtb	r3, r3
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	370c      	adds	r7, #12
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bc80      	pop	{r7}
 80012ec:	4770      	bx	lr
	...

080012f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b08b      	sub	sp, #44	; 0x2c
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012fa:	2300      	movs	r3, #0
 80012fc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80012fe:	2300      	movs	r3, #0
 8001300:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001302:	e169      	b.n	80015d8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001304:	2201      	movs	r2, #1
 8001306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001308:	fa02 f303 	lsl.w	r3, r2, r3
 800130c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	69fa      	ldr	r2, [r7, #28]
 8001314:	4013      	ands	r3, r2
 8001316:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001318:	69ba      	ldr	r2, [r7, #24]
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	429a      	cmp	r2, r3
 800131e:	f040 8158 	bne.w	80015d2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	4a9a      	ldr	r2, [pc, #616]	; (8001590 <HAL_GPIO_Init+0x2a0>)
 8001328:	4293      	cmp	r3, r2
 800132a:	d05e      	beq.n	80013ea <HAL_GPIO_Init+0xfa>
 800132c:	4a98      	ldr	r2, [pc, #608]	; (8001590 <HAL_GPIO_Init+0x2a0>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d875      	bhi.n	800141e <HAL_GPIO_Init+0x12e>
 8001332:	4a98      	ldr	r2, [pc, #608]	; (8001594 <HAL_GPIO_Init+0x2a4>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d058      	beq.n	80013ea <HAL_GPIO_Init+0xfa>
 8001338:	4a96      	ldr	r2, [pc, #600]	; (8001594 <HAL_GPIO_Init+0x2a4>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d86f      	bhi.n	800141e <HAL_GPIO_Init+0x12e>
 800133e:	4a96      	ldr	r2, [pc, #600]	; (8001598 <HAL_GPIO_Init+0x2a8>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d052      	beq.n	80013ea <HAL_GPIO_Init+0xfa>
 8001344:	4a94      	ldr	r2, [pc, #592]	; (8001598 <HAL_GPIO_Init+0x2a8>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d869      	bhi.n	800141e <HAL_GPIO_Init+0x12e>
 800134a:	4a94      	ldr	r2, [pc, #592]	; (800159c <HAL_GPIO_Init+0x2ac>)
 800134c:	4293      	cmp	r3, r2
 800134e:	d04c      	beq.n	80013ea <HAL_GPIO_Init+0xfa>
 8001350:	4a92      	ldr	r2, [pc, #584]	; (800159c <HAL_GPIO_Init+0x2ac>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d863      	bhi.n	800141e <HAL_GPIO_Init+0x12e>
 8001356:	4a92      	ldr	r2, [pc, #584]	; (80015a0 <HAL_GPIO_Init+0x2b0>)
 8001358:	4293      	cmp	r3, r2
 800135a:	d046      	beq.n	80013ea <HAL_GPIO_Init+0xfa>
 800135c:	4a90      	ldr	r2, [pc, #576]	; (80015a0 <HAL_GPIO_Init+0x2b0>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d85d      	bhi.n	800141e <HAL_GPIO_Init+0x12e>
 8001362:	2b12      	cmp	r3, #18
 8001364:	d82a      	bhi.n	80013bc <HAL_GPIO_Init+0xcc>
 8001366:	2b12      	cmp	r3, #18
 8001368:	d859      	bhi.n	800141e <HAL_GPIO_Init+0x12e>
 800136a:	a201      	add	r2, pc, #4	; (adr r2, 8001370 <HAL_GPIO_Init+0x80>)
 800136c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001370:	080013eb 	.word	0x080013eb
 8001374:	080013c5 	.word	0x080013c5
 8001378:	080013d7 	.word	0x080013d7
 800137c:	08001419 	.word	0x08001419
 8001380:	0800141f 	.word	0x0800141f
 8001384:	0800141f 	.word	0x0800141f
 8001388:	0800141f 	.word	0x0800141f
 800138c:	0800141f 	.word	0x0800141f
 8001390:	0800141f 	.word	0x0800141f
 8001394:	0800141f 	.word	0x0800141f
 8001398:	0800141f 	.word	0x0800141f
 800139c:	0800141f 	.word	0x0800141f
 80013a0:	0800141f 	.word	0x0800141f
 80013a4:	0800141f 	.word	0x0800141f
 80013a8:	0800141f 	.word	0x0800141f
 80013ac:	0800141f 	.word	0x0800141f
 80013b0:	0800141f 	.word	0x0800141f
 80013b4:	080013cd 	.word	0x080013cd
 80013b8:	080013e1 	.word	0x080013e1
 80013bc:	4a79      	ldr	r2, [pc, #484]	; (80015a4 <HAL_GPIO_Init+0x2b4>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d013      	beq.n	80013ea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80013c2:	e02c      	b.n	800141e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	68db      	ldr	r3, [r3, #12]
 80013c8:	623b      	str	r3, [r7, #32]
          break;
 80013ca:	e029      	b.n	8001420 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	3304      	adds	r3, #4
 80013d2:	623b      	str	r3, [r7, #32]
          break;
 80013d4:	e024      	b.n	8001420 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	68db      	ldr	r3, [r3, #12]
 80013da:	3308      	adds	r3, #8
 80013dc:	623b      	str	r3, [r7, #32]
          break;
 80013de:	e01f      	b.n	8001420 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	68db      	ldr	r3, [r3, #12]
 80013e4:	330c      	adds	r3, #12
 80013e6:	623b      	str	r3, [r7, #32]
          break;
 80013e8:	e01a      	b.n	8001420 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d102      	bne.n	80013f8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80013f2:	2304      	movs	r3, #4
 80013f4:	623b      	str	r3, [r7, #32]
          break;
 80013f6:	e013      	b.n	8001420 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	d105      	bne.n	800140c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001400:	2308      	movs	r3, #8
 8001402:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	69fa      	ldr	r2, [r7, #28]
 8001408:	611a      	str	r2, [r3, #16]
          break;
 800140a:	e009      	b.n	8001420 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800140c:	2308      	movs	r3, #8
 800140e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	69fa      	ldr	r2, [r7, #28]
 8001414:	615a      	str	r2, [r3, #20]
          break;
 8001416:	e003      	b.n	8001420 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001418:	2300      	movs	r3, #0
 800141a:	623b      	str	r3, [r7, #32]
          break;
 800141c:	e000      	b.n	8001420 <HAL_GPIO_Init+0x130>
          break;
 800141e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001420:	69bb      	ldr	r3, [r7, #24]
 8001422:	2bff      	cmp	r3, #255	; 0xff
 8001424:	d801      	bhi.n	800142a <HAL_GPIO_Init+0x13a>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	e001      	b.n	800142e <HAL_GPIO_Init+0x13e>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	3304      	adds	r3, #4
 800142e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001430:	69bb      	ldr	r3, [r7, #24]
 8001432:	2bff      	cmp	r3, #255	; 0xff
 8001434:	d802      	bhi.n	800143c <HAL_GPIO_Init+0x14c>
 8001436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001438:	009b      	lsls	r3, r3, #2
 800143a:	e002      	b.n	8001442 <HAL_GPIO_Init+0x152>
 800143c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800143e:	3b08      	subs	r3, #8
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	210f      	movs	r1, #15
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	fa01 f303 	lsl.w	r3, r1, r3
 8001450:	43db      	mvns	r3, r3
 8001452:	401a      	ands	r2, r3
 8001454:	6a39      	ldr	r1, [r7, #32]
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	fa01 f303 	lsl.w	r3, r1, r3
 800145c:	431a      	orrs	r2, r3
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800146a:	2b00      	cmp	r3, #0
 800146c:	f000 80b1 	beq.w	80015d2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001470:	4b4d      	ldr	r3, [pc, #308]	; (80015a8 <HAL_GPIO_Init+0x2b8>)
 8001472:	699b      	ldr	r3, [r3, #24]
 8001474:	4a4c      	ldr	r2, [pc, #304]	; (80015a8 <HAL_GPIO_Init+0x2b8>)
 8001476:	f043 0301 	orr.w	r3, r3, #1
 800147a:	6193      	str	r3, [r2, #24]
 800147c:	4b4a      	ldr	r3, [pc, #296]	; (80015a8 <HAL_GPIO_Init+0x2b8>)
 800147e:	699b      	ldr	r3, [r3, #24]
 8001480:	f003 0301 	and.w	r3, r3, #1
 8001484:	60bb      	str	r3, [r7, #8]
 8001486:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001488:	4a48      	ldr	r2, [pc, #288]	; (80015ac <HAL_GPIO_Init+0x2bc>)
 800148a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800148c:	089b      	lsrs	r3, r3, #2
 800148e:	3302      	adds	r3, #2
 8001490:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001494:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001498:	f003 0303 	and.w	r3, r3, #3
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	220f      	movs	r2, #15
 80014a0:	fa02 f303 	lsl.w	r3, r2, r3
 80014a4:	43db      	mvns	r3, r3
 80014a6:	68fa      	ldr	r2, [r7, #12]
 80014a8:	4013      	ands	r3, r2
 80014aa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	4a40      	ldr	r2, [pc, #256]	; (80015b0 <HAL_GPIO_Init+0x2c0>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d013      	beq.n	80014dc <HAL_GPIO_Init+0x1ec>
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	4a3f      	ldr	r2, [pc, #252]	; (80015b4 <HAL_GPIO_Init+0x2c4>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d00d      	beq.n	80014d8 <HAL_GPIO_Init+0x1e8>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	4a3e      	ldr	r2, [pc, #248]	; (80015b8 <HAL_GPIO_Init+0x2c8>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d007      	beq.n	80014d4 <HAL_GPIO_Init+0x1e4>
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	4a3d      	ldr	r2, [pc, #244]	; (80015bc <HAL_GPIO_Init+0x2cc>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d101      	bne.n	80014d0 <HAL_GPIO_Init+0x1e0>
 80014cc:	2303      	movs	r3, #3
 80014ce:	e006      	b.n	80014de <HAL_GPIO_Init+0x1ee>
 80014d0:	2304      	movs	r3, #4
 80014d2:	e004      	b.n	80014de <HAL_GPIO_Init+0x1ee>
 80014d4:	2302      	movs	r3, #2
 80014d6:	e002      	b.n	80014de <HAL_GPIO_Init+0x1ee>
 80014d8:	2301      	movs	r3, #1
 80014da:	e000      	b.n	80014de <HAL_GPIO_Init+0x1ee>
 80014dc:	2300      	movs	r3, #0
 80014de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80014e0:	f002 0203 	and.w	r2, r2, #3
 80014e4:	0092      	lsls	r2, r2, #2
 80014e6:	4093      	lsls	r3, r2
 80014e8:	68fa      	ldr	r2, [r7, #12]
 80014ea:	4313      	orrs	r3, r2
 80014ec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80014ee:	492f      	ldr	r1, [pc, #188]	; (80015ac <HAL_GPIO_Init+0x2bc>)
 80014f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f2:	089b      	lsrs	r3, r3, #2
 80014f4:	3302      	adds	r3, #2
 80014f6:	68fa      	ldr	r2, [r7, #12]
 80014f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001504:	2b00      	cmp	r3, #0
 8001506:	d006      	beq.n	8001516 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001508:	4b2d      	ldr	r3, [pc, #180]	; (80015c0 <HAL_GPIO_Init+0x2d0>)
 800150a:	689a      	ldr	r2, [r3, #8]
 800150c:	492c      	ldr	r1, [pc, #176]	; (80015c0 <HAL_GPIO_Init+0x2d0>)
 800150e:	69bb      	ldr	r3, [r7, #24]
 8001510:	4313      	orrs	r3, r2
 8001512:	608b      	str	r3, [r1, #8]
 8001514:	e006      	b.n	8001524 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001516:	4b2a      	ldr	r3, [pc, #168]	; (80015c0 <HAL_GPIO_Init+0x2d0>)
 8001518:	689a      	ldr	r2, [r3, #8]
 800151a:	69bb      	ldr	r3, [r7, #24]
 800151c:	43db      	mvns	r3, r3
 800151e:	4928      	ldr	r1, [pc, #160]	; (80015c0 <HAL_GPIO_Init+0x2d0>)
 8001520:	4013      	ands	r3, r2
 8001522:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800152c:	2b00      	cmp	r3, #0
 800152e:	d006      	beq.n	800153e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001530:	4b23      	ldr	r3, [pc, #140]	; (80015c0 <HAL_GPIO_Init+0x2d0>)
 8001532:	68da      	ldr	r2, [r3, #12]
 8001534:	4922      	ldr	r1, [pc, #136]	; (80015c0 <HAL_GPIO_Init+0x2d0>)
 8001536:	69bb      	ldr	r3, [r7, #24]
 8001538:	4313      	orrs	r3, r2
 800153a:	60cb      	str	r3, [r1, #12]
 800153c:	e006      	b.n	800154c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800153e:	4b20      	ldr	r3, [pc, #128]	; (80015c0 <HAL_GPIO_Init+0x2d0>)
 8001540:	68da      	ldr	r2, [r3, #12]
 8001542:	69bb      	ldr	r3, [r7, #24]
 8001544:	43db      	mvns	r3, r3
 8001546:	491e      	ldr	r1, [pc, #120]	; (80015c0 <HAL_GPIO_Init+0x2d0>)
 8001548:	4013      	ands	r3, r2
 800154a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001554:	2b00      	cmp	r3, #0
 8001556:	d006      	beq.n	8001566 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001558:	4b19      	ldr	r3, [pc, #100]	; (80015c0 <HAL_GPIO_Init+0x2d0>)
 800155a:	685a      	ldr	r2, [r3, #4]
 800155c:	4918      	ldr	r1, [pc, #96]	; (80015c0 <HAL_GPIO_Init+0x2d0>)
 800155e:	69bb      	ldr	r3, [r7, #24]
 8001560:	4313      	orrs	r3, r2
 8001562:	604b      	str	r3, [r1, #4]
 8001564:	e006      	b.n	8001574 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001566:	4b16      	ldr	r3, [pc, #88]	; (80015c0 <HAL_GPIO_Init+0x2d0>)
 8001568:	685a      	ldr	r2, [r3, #4]
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	43db      	mvns	r3, r3
 800156e:	4914      	ldr	r1, [pc, #80]	; (80015c0 <HAL_GPIO_Init+0x2d0>)
 8001570:	4013      	ands	r3, r2
 8001572:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800157c:	2b00      	cmp	r3, #0
 800157e:	d021      	beq.n	80015c4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001580:	4b0f      	ldr	r3, [pc, #60]	; (80015c0 <HAL_GPIO_Init+0x2d0>)
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	490e      	ldr	r1, [pc, #56]	; (80015c0 <HAL_GPIO_Init+0x2d0>)
 8001586:	69bb      	ldr	r3, [r7, #24]
 8001588:	4313      	orrs	r3, r2
 800158a:	600b      	str	r3, [r1, #0]
 800158c:	e021      	b.n	80015d2 <HAL_GPIO_Init+0x2e2>
 800158e:	bf00      	nop
 8001590:	10320000 	.word	0x10320000
 8001594:	10310000 	.word	0x10310000
 8001598:	10220000 	.word	0x10220000
 800159c:	10210000 	.word	0x10210000
 80015a0:	10120000 	.word	0x10120000
 80015a4:	10110000 	.word	0x10110000
 80015a8:	40021000 	.word	0x40021000
 80015ac:	40010000 	.word	0x40010000
 80015b0:	40010800 	.word	0x40010800
 80015b4:	40010c00 	.word	0x40010c00
 80015b8:	40011000 	.word	0x40011000
 80015bc:	40011400 	.word	0x40011400
 80015c0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80015c4:	4b0b      	ldr	r3, [pc, #44]	; (80015f4 <HAL_GPIO_Init+0x304>)
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	69bb      	ldr	r3, [r7, #24]
 80015ca:	43db      	mvns	r3, r3
 80015cc:	4909      	ldr	r1, [pc, #36]	; (80015f4 <HAL_GPIO_Init+0x304>)
 80015ce:	4013      	ands	r3, r2
 80015d0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80015d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d4:	3301      	adds	r3, #1
 80015d6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015de:	fa22 f303 	lsr.w	r3, r2, r3
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	f47f ae8e 	bne.w	8001304 <HAL_GPIO_Init+0x14>
  }
}
 80015e8:	bf00      	nop
 80015ea:	bf00      	nop
 80015ec:	372c      	adds	r7, #44	; 0x2c
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bc80      	pop	{r7}
 80015f2:	4770      	bx	lr
 80015f4:	40010400 	.word	0x40010400

080015f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d101      	bne.n	800160a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e12b      	b.n	8001862 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001610:	b2db      	uxtb	r3, r3
 8001612:	2b00      	cmp	r3, #0
 8001614:	d106      	bne.n	8001624 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f7ff fbba 	bl	8000d98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2224      	movs	r2, #36	; 0x24
 8001628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f022 0201 	bic.w	r2, r2, #1
 800163a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800164a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800165a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800165c:	f002 faac 	bl	8003bb8 <HAL_RCC_GetPCLK1Freq>
 8001660:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	4a81      	ldr	r2, [pc, #516]	; (800186c <HAL_I2C_Init+0x274>)
 8001668:	4293      	cmp	r3, r2
 800166a:	d807      	bhi.n	800167c <HAL_I2C_Init+0x84>
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	4a80      	ldr	r2, [pc, #512]	; (8001870 <HAL_I2C_Init+0x278>)
 8001670:	4293      	cmp	r3, r2
 8001672:	bf94      	ite	ls
 8001674:	2301      	movls	r3, #1
 8001676:	2300      	movhi	r3, #0
 8001678:	b2db      	uxtb	r3, r3
 800167a:	e006      	b.n	800168a <HAL_I2C_Init+0x92>
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	4a7d      	ldr	r2, [pc, #500]	; (8001874 <HAL_I2C_Init+0x27c>)
 8001680:	4293      	cmp	r3, r2
 8001682:	bf94      	ite	ls
 8001684:	2301      	movls	r3, #1
 8001686:	2300      	movhi	r3, #0
 8001688:	b2db      	uxtb	r3, r3
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e0e7      	b.n	8001862 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	4a78      	ldr	r2, [pc, #480]	; (8001878 <HAL_I2C_Init+0x280>)
 8001696:	fba2 2303 	umull	r2, r3, r2, r3
 800169a:	0c9b      	lsrs	r3, r3, #18
 800169c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	68ba      	ldr	r2, [r7, #8]
 80016ae:	430a      	orrs	r2, r1
 80016b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	6a1b      	ldr	r3, [r3, #32]
 80016b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	4a6a      	ldr	r2, [pc, #424]	; (800186c <HAL_I2C_Init+0x274>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d802      	bhi.n	80016cc <HAL_I2C_Init+0xd4>
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	3301      	adds	r3, #1
 80016ca:	e009      	b.n	80016e0 <HAL_I2C_Init+0xe8>
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80016d2:	fb02 f303 	mul.w	r3, r2, r3
 80016d6:	4a69      	ldr	r2, [pc, #420]	; (800187c <HAL_I2C_Init+0x284>)
 80016d8:	fba2 2303 	umull	r2, r3, r2, r3
 80016dc:	099b      	lsrs	r3, r3, #6
 80016de:	3301      	adds	r3, #1
 80016e0:	687a      	ldr	r2, [r7, #4]
 80016e2:	6812      	ldr	r2, [r2, #0]
 80016e4:	430b      	orrs	r3, r1
 80016e6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	69db      	ldr	r3, [r3, #28]
 80016ee:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80016f2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	495c      	ldr	r1, [pc, #368]	; (800186c <HAL_I2C_Init+0x274>)
 80016fc:	428b      	cmp	r3, r1
 80016fe:	d819      	bhi.n	8001734 <HAL_I2C_Init+0x13c>
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	1e59      	subs	r1, r3, #1
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	005b      	lsls	r3, r3, #1
 800170a:	fbb1 f3f3 	udiv	r3, r1, r3
 800170e:	1c59      	adds	r1, r3, #1
 8001710:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001714:	400b      	ands	r3, r1
 8001716:	2b00      	cmp	r3, #0
 8001718:	d00a      	beq.n	8001730 <HAL_I2C_Init+0x138>
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	1e59      	subs	r1, r3, #1
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	005b      	lsls	r3, r3, #1
 8001724:	fbb1 f3f3 	udiv	r3, r1, r3
 8001728:	3301      	adds	r3, #1
 800172a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800172e:	e051      	b.n	80017d4 <HAL_I2C_Init+0x1dc>
 8001730:	2304      	movs	r3, #4
 8001732:	e04f      	b.n	80017d4 <HAL_I2C_Init+0x1dc>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d111      	bne.n	8001760 <HAL_I2C_Init+0x168>
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	1e58      	subs	r0, r3, #1
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6859      	ldr	r1, [r3, #4]
 8001744:	460b      	mov	r3, r1
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	440b      	add	r3, r1
 800174a:	fbb0 f3f3 	udiv	r3, r0, r3
 800174e:	3301      	adds	r3, #1
 8001750:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001754:	2b00      	cmp	r3, #0
 8001756:	bf0c      	ite	eq
 8001758:	2301      	moveq	r3, #1
 800175a:	2300      	movne	r3, #0
 800175c:	b2db      	uxtb	r3, r3
 800175e:	e012      	b.n	8001786 <HAL_I2C_Init+0x18e>
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	1e58      	subs	r0, r3, #1
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6859      	ldr	r1, [r3, #4]
 8001768:	460b      	mov	r3, r1
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	440b      	add	r3, r1
 800176e:	0099      	lsls	r1, r3, #2
 8001770:	440b      	add	r3, r1
 8001772:	fbb0 f3f3 	udiv	r3, r0, r3
 8001776:	3301      	adds	r3, #1
 8001778:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800177c:	2b00      	cmp	r3, #0
 800177e:	bf0c      	ite	eq
 8001780:	2301      	moveq	r3, #1
 8001782:	2300      	movne	r3, #0
 8001784:	b2db      	uxtb	r3, r3
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <HAL_I2C_Init+0x196>
 800178a:	2301      	movs	r3, #1
 800178c:	e022      	b.n	80017d4 <HAL_I2C_Init+0x1dc>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d10e      	bne.n	80017b4 <HAL_I2C_Init+0x1bc>
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	1e58      	subs	r0, r3, #1
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6859      	ldr	r1, [r3, #4]
 800179e:	460b      	mov	r3, r1
 80017a0:	005b      	lsls	r3, r3, #1
 80017a2:	440b      	add	r3, r1
 80017a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80017a8:	3301      	adds	r3, #1
 80017aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017b2:	e00f      	b.n	80017d4 <HAL_I2C_Init+0x1dc>
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	1e58      	subs	r0, r3, #1
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6859      	ldr	r1, [r3, #4]
 80017bc:	460b      	mov	r3, r1
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	440b      	add	r3, r1
 80017c2:	0099      	lsls	r1, r3, #2
 80017c4:	440b      	add	r3, r1
 80017c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80017ca:	3301      	adds	r3, #1
 80017cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80017d4:	6879      	ldr	r1, [r7, #4]
 80017d6:	6809      	ldr	r1, [r1, #0]
 80017d8:	4313      	orrs	r3, r2
 80017da:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	69da      	ldr	r2, [r3, #28]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6a1b      	ldr	r3, [r3, #32]
 80017ee:	431a      	orrs	r2, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	430a      	orrs	r2, r1
 80017f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001802:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001806:	687a      	ldr	r2, [r7, #4]
 8001808:	6911      	ldr	r1, [r2, #16]
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	68d2      	ldr	r2, [r2, #12]
 800180e:	4311      	orrs	r1, r2
 8001810:	687a      	ldr	r2, [r7, #4]
 8001812:	6812      	ldr	r2, [r2, #0]
 8001814:	430b      	orrs	r3, r1
 8001816:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	68db      	ldr	r3, [r3, #12]
 800181e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	695a      	ldr	r2, [r3, #20]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	699b      	ldr	r3, [r3, #24]
 800182a:	431a      	orrs	r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	430a      	orrs	r2, r1
 8001832:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f042 0201 	orr.w	r2, r2, #1
 8001842:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2200      	movs	r2, #0
 8001848:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2220      	movs	r2, #32
 800184e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2200      	movs	r2, #0
 8001856:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2200      	movs	r2, #0
 800185c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001860:	2300      	movs	r3, #0
}
 8001862:	4618      	mov	r0, r3
 8001864:	3710      	adds	r7, #16
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	000186a0 	.word	0x000186a0
 8001870:	001e847f 	.word	0x001e847f
 8001874:	003d08ff 	.word	0x003d08ff
 8001878:	431bde83 	.word	0x431bde83
 800187c:	10624dd3 	.word	0x10624dd3

08001880 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	695b      	ldr	r3, [r3, #20]
 800188e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001892:	2b80      	cmp	r3, #128	; 0x80
 8001894:	d103      	bne.n	800189e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	2200      	movs	r2, #0
 800189c:	611a      	str	r2, [r3, #16]
  }
}
 800189e:	bf00      	nop
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bc80      	pop	{r7}
 80018a6:	4770      	bx	lr

080018a8 <HAL_I2C_Slave_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b085      	sub	sp, #20
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	4613      	mov	r3, r2
 80018b4:	80fb      	strh	r3, [r7, #6]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	2b20      	cmp	r3, #32
 80018c0:	d158      	bne.n	8001974 <HAL_I2C_Slave_Receive_IT+0xcc>
  {
    if ((pData == NULL) || (Size == 0U))
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d002      	beq.n	80018ce <HAL_I2C_Slave_Receive_IT+0x26>
 80018c8:	88fb      	ldrh	r3, [r7, #6]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d101      	bne.n	80018d2 <HAL_I2C_Slave_Receive_IT+0x2a>
    {
      return  HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e051      	b.n	8001976 <HAL_I2C_Slave_Receive_IT+0xce>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80018d8:	2b01      	cmp	r3, #1
 80018da:	d101      	bne.n	80018e0 <HAL_I2C_Slave_Receive_IT+0x38>
 80018dc:	2302      	movs	r3, #2
 80018de:	e04a      	b.n	8001976 <HAL_I2C_Slave_Receive_IT+0xce>
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	2201      	movs	r2, #1
 80018e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	2b01      	cmp	r3, #1
 80018f4:	d007      	beq.n	8001906 <HAL_I2C_Slave_Receive_IT+0x5e>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f042 0201 	orr.w	r2, r2, #1
 8001904:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001914:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	2222      	movs	r2, #34	; 0x22
 800191a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	2220      	movs	r2, #32
 8001922:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	2200      	movs	r2, #0
 800192a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	68ba      	ldr	r2, [r7, #8]
 8001930:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	88fa      	ldrh	r2, [r7, #6]
 8001936:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800193c:	b29a      	uxth	r2, r3
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	4a0e      	ldr	r2, [pc, #56]	; (8001980 <HAL_I2C_Slave_Receive_IT+0xd8>)
 8001946:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001956:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	2200      	movs	r2, #0
 800195c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	685a      	ldr	r2, [r3, #4]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800196e:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8001970:	2300      	movs	r3, #0
 8001972:	e000      	b.n	8001976 <HAL_I2C_Slave_Receive_IT+0xce>
  }
  else
  {
    return HAL_BUSY;
 8001974:	2302      	movs	r3, #2
  }
}
 8001976:	4618      	mov	r0, r3
 8001978:	3714      	adds	r7, #20
 800197a:	46bd      	mov	sp, r7
 800197c:	bc80      	pop	{r7}
 800197e:	4770      	bx	lr
 8001980:	ffff0000 	.word	0xffff0000

08001984 <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8001984:	b480      	push	{r7}
 8001986:	b087      	sub	sp, #28
 8001988:	af00      	add	r7, sp, #0
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	60b9      	str	r1, [r7, #8]
 800198e:	603b      	str	r3, [r7, #0]
 8001990:	4613      	mov	r3, r2
 8001992:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800199a:	b2db      	uxtb	r3, r3
 800199c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80019a0:	2b28      	cmp	r3, #40	; 0x28
 80019a2:	d15b      	bne.n	8001a5c <HAL_I2C_Slave_Seq_Receive_IT+0xd8>
  {
    if ((pData == NULL) || (Size == 0U))
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d002      	beq.n	80019b0 <HAL_I2C_Slave_Seq_Receive_IT+0x2c>
 80019aa:	88fb      	ldrh	r3, [r7, #6]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d101      	bne.n	80019b4 <HAL_I2C_Slave_Seq_Receive_IT+0x30>
    {
      return  HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	e054      	b.n	8001a5e <HAL_I2C_Slave_Seq_Receive_IT+0xda>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d101      	bne.n	80019c2 <HAL_I2C_Slave_Seq_Receive_IT+0x3e>
 80019be:	2302      	movs	r3, #2
 80019c0:	e04d      	b.n	8001a5e <HAL_I2C_Slave_Seq_Receive_IT+0xda>
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	2201      	movs	r2, #1
 80019c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f003 0301 	and.w	r3, r3, #1
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d007      	beq.n	80019e8 <HAL_I2C_Slave_Seq_Receive_IT+0x64>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f042 0201 	orr.w	r2, r2, #1
 80019e6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80019f6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	222a      	movs	r2, #42	; 0x2a
 80019fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2220      	movs	r2, #32
 8001a04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	68ba      	ldr	r2, [r7, #8]
 8001a12:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	88fa      	ldrh	r2, [r7, #6]
 8001a18:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a1e:	b29a      	uxth	r2, r3
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	683a      	ldr	r2, [r7, #0]
 8001a28:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	617b      	str	r3, [r7, #20]
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	695b      	ldr	r3, [r3, #20]
 8001a34:	617b      	str	r3, [r7, #20]
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	617b      	str	r3, [r7, #20]
 8001a3e:	697b      	ldr	r3, [r7, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	2200      	movs	r2, #0
 8001a44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	685a      	ldr	r2, [r3, #4]
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8001a56:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	e000      	b.n	8001a5e <HAL_I2C_Slave_Seq_Receive_IT+0xda>
  }
  else
  {
    return HAL_BUSY;
 8001a5c:	2302      	movs	r3, #2
  }
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	371c      	adds	r7, #28
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bc80      	pop	{r7}
 8001a66:	4770      	bx	lr

08001a68 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	2b20      	cmp	r3, #32
 8001a7a:	d124      	bne.n	8001ac6 <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2228      	movs	r2, #40	; 0x28
 8001a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 0301 	and.w	r3, r3, #1
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	d007      	beq.n	8001aa2 <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f042 0201 	orr.w	r2, r2, #1
 8001aa0:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001ab0:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	685a      	ldr	r2, [r3, #4]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8001ac0:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	e000      	b.n	8001ac8 <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8001ac6:	2302      	movs	r3, #2
  }
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bc80      	pop	{r7}
 8001ad0:	4770      	bx	lr

08001ad2 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b088      	sub	sp, #32
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8001ada:	2300      	movs	r3, #0
 8001adc:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001aea:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001af2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001afa:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8001afc:	7bfb      	ldrb	r3, [r7, #15]
 8001afe:	2b10      	cmp	r3, #16
 8001b00:	d003      	beq.n	8001b0a <HAL_I2C_EV_IRQHandler+0x38>
 8001b02:	7bfb      	ldrb	r3, [r7, #15]
 8001b04:	2b40      	cmp	r3, #64	; 0x40
 8001b06:	f040 80b1 	bne.w	8001c6c <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	699b      	ldr	r3, [r3, #24]
 8001b10:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	695b      	ldr	r3, [r3, #20]
 8001b18:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	f003 0301 	and.w	r3, r3, #1
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d10d      	bne.n	8001b40 <HAL_I2C_EV_IRQHandler+0x6e>
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8001b2a:	d003      	beq.n	8001b34 <HAL_I2C_EV_IRQHandler+0x62>
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8001b32:	d101      	bne.n	8001b38 <HAL_I2C_EV_IRQHandler+0x66>
 8001b34:	2301      	movs	r3, #1
 8001b36:	e000      	b.n	8001b3a <HAL_I2C_EV_IRQHandler+0x68>
 8001b38:	2300      	movs	r3, #0
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	f000 8114 	beq.w	8001d68 <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	f003 0301 	and.w	r3, r3, #1
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d00b      	beq.n	8001b62 <HAL_I2C_EV_IRQHandler+0x90>
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d006      	beq.n	8001b62 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f001 fc4b 	bl	80033f0 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f000 fd4a 	bl	80025f4 <I2C_Master_SB>
 8001b60:	e083      	b.n	8001c6a <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	f003 0308 	and.w	r3, r3, #8
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d008      	beq.n	8001b7e <HAL_I2C_EV_IRQHandler+0xac>
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d003      	beq.n	8001b7e <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f000 fdc1 	bl	80026fe <I2C_Master_ADD10>
 8001b7c:	e075      	b.n	8001c6a <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	f003 0302 	and.w	r3, r3, #2
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d008      	beq.n	8001b9a <HAL_I2C_EV_IRQHandler+0xc8>
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d003      	beq.n	8001b9a <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f000 fddc 	bl	8002750 <I2C_Master_ADDR>
 8001b98:	e067      	b.n	8001c6a <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8001b9a:	69bb      	ldr	r3, [r7, #24]
 8001b9c:	f003 0304 	and.w	r3, r3, #4
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d036      	beq.n	8001c12 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001bae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001bb2:	f000 80db 	beq.w	8001d6c <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d00d      	beq.n	8001bdc <HAL_I2C_EV_IRQHandler+0x10a>
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d008      	beq.n	8001bdc <HAL_I2C_EV_IRQHandler+0x10a>
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	f003 0304 	and.w	r3, r3, #4
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d103      	bne.n	8001bdc <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	f000 f9be 	bl	8001f56 <I2C_MasterTransmit_TXE>
 8001bda:	e046      	b.n	8001c6a <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001bdc:	69fb      	ldr	r3, [r7, #28]
 8001bde:	f003 0304 	and.w	r3, r3, #4
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	f000 80c2 	beq.w	8001d6c <HAL_I2C_EV_IRQHandler+0x29a>
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	f000 80bc 	beq.w	8001d6c <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8001bf4:	7bbb      	ldrb	r3, [r7, #14]
 8001bf6:	2b21      	cmp	r3, #33	; 0x21
 8001bf8:	d103      	bne.n	8001c02 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f000 fa47 	bl	800208e <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001c00:	e0b4      	b.n	8001d6c <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8001c02:	7bfb      	ldrb	r3, [r7, #15]
 8001c04:	2b40      	cmp	r3, #64	; 0x40
 8001c06:	f040 80b1 	bne.w	8001d6c <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f000 fab5 	bl	800217a <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001c10:	e0ac      	b.n	8001d6c <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001c20:	f000 80a4 	beq.w	8001d6c <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001c24:	69fb      	ldr	r3, [r7, #28]
 8001c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d00d      	beq.n	8001c4a <HAL_I2C_EV_IRQHandler+0x178>
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d008      	beq.n	8001c4a <HAL_I2C_EV_IRQHandler+0x178>
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	f003 0304 	and.w	r3, r3, #4
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d103      	bne.n	8001c4a <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	f000 fb31 	bl	80022aa <I2C_MasterReceive_RXNE>
 8001c48:	e00f      	b.n	8001c6a <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	f003 0304 	and.w	r3, r3, #4
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	f000 808b 	beq.w	8001d6c <HAL_I2C_EV_IRQHandler+0x29a>
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	f000 8085 	beq.w	8001d6c <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f000 fbdc 	bl	8002420 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001c68:	e080      	b.n	8001d6c <HAL_I2C_EV_IRQHandler+0x29a>
 8001c6a:	e07f      	b.n	8001d6c <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d004      	beq.n	8001c7e <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	695b      	ldr	r3, [r3, #20]
 8001c7a:	61fb      	str	r3, [r7, #28]
 8001c7c:	e007      	b.n	8001c8e <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	699b      	ldr	r3, [r3, #24]
 8001c84:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	695b      	ldr	r3, [r3, #20]
 8001c8c:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001c8e:	69fb      	ldr	r3, [r7, #28]
 8001c90:	f003 0302 	and.w	r3, r3, #2
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d011      	beq.n	8001cbc <HAL_I2C_EV_IRQHandler+0x1ea>
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d00c      	beq.n	8001cbc <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d003      	beq.n	8001cb2 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	699b      	ldr	r3, [r3, #24]
 8001cb0:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8001cb2:	69b9      	ldr	r1, [r7, #24]
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f000 ffa2 	bl	8002bfe <I2C_Slave_ADDR>
 8001cba:	e05a      	b.n	8001d72 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	f003 0310 	and.w	r3, r3, #16
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d008      	beq.n	8001cd8 <HAL_I2C_EV_IRQHandler+0x206>
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d003      	beq.n	8001cd8 <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8001cd0:	6878      	ldr	r0, [r7, #4]
 8001cd2:	f000 ffdd 	bl	8002c90 <I2C_Slave_STOPF>
 8001cd6:	e04c      	b.n	8001d72 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001cd8:	7bbb      	ldrb	r3, [r7, #14]
 8001cda:	2b21      	cmp	r3, #33	; 0x21
 8001cdc:	d002      	beq.n	8001ce4 <HAL_I2C_EV_IRQHandler+0x212>
 8001cde:	7bbb      	ldrb	r3, [r7, #14]
 8001ce0:	2b29      	cmp	r3, #41	; 0x29
 8001ce2:	d120      	bne.n	8001d26 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d00d      	beq.n	8001d0a <HAL_I2C_EV_IRQHandler+0x238>
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d008      	beq.n	8001d0a <HAL_I2C_EV_IRQHandler+0x238>
 8001cf8:	69fb      	ldr	r3, [r7, #28]
 8001cfa:	f003 0304 	and.w	r3, r3, #4
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d103      	bne.n	8001d0a <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f000 febf 	bl	8002a86 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001d08:	e032      	b.n	8001d70 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	f003 0304 	and.w	r3, r3, #4
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d02d      	beq.n	8001d70 <HAL_I2C_EV_IRQHandler+0x29e>
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d028      	beq.n	8001d70 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8001d1e:	6878      	ldr	r0, [r7, #4]
 8001d20:	f000 feee 	bl	8002b00 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001d24:	e024      	b.n	8001d70 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d00d      	beq.n	8001d4c <HAL_I2C_EV_IRQHandler+0x27a>
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d008      	beq.n	8001d4c <HAL_I2C_EV_IRQHandler+0x27a>
 8001d3a:	69fb      	ldr	r3, [r7, #28]
 8001d3c:	f003 0304 	and.w	r3, r3, #4
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d103      	bne.n	8001d4c <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f000 fefb 	bl	8002b40 <I2C_SlaveReceive_RXNE>
 8001d4a:	e012      	b.n	8001d72 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001d4c:	69fb      	ldr	r3, [r7, #28]
 8001d4e:	f003 0304 	and.w	r3, r3, #4
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d00d      	beq.n	8001d72 <HAL_I2C_EV_IRQHandler+0x2a0>
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d008      	beq.n	8001d72 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8001d60:	6878      	ldr	r0, [r7, #4]
 8001d62:	f000 ff2b 	bl	8002bbc <I2C_SlaveReceive_BTF>
 8001d66:	e004      	b.n	8001d72 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8001d68:	bf00      	nop
 8001d6a:	e002      	b.n	8001d72 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001d6c:	bf00      	nop
 8001d6e:	e000      	b.n	8001d72 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001d70:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8001d72:	3720      	adds	r7, #32
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}

08001d78 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b08a      	sub	sp, #40	; 0x28
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	695b      	ldr	r3, [r3, #20]
 8001d86:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8001d90:	2300      	movs	r3, #0
 8001d92:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001d9a:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001d9c:	6a3b      	ldr	r3, [r7, #32]
 8001d9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d015      	beq.n	8001dd2 <HAL_I2C_ER_IRQHandler+0x5a>
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d010      	beq.n	8001dd2 <HAL_I2C_ER_IRQHandler+0x5a>
  {
    error |= HAL_I2C_ERROR_BERR;
 8001db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db2:	f043 0301 	orr.w	r3, r3, #1
 8001db6:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001dc0:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001dd0:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001dd2:	6a3b      	ldr	r3, [r7, #32]
 8001dd4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d00d      	beq.n	8001df8 <HAL_I2C_ER_IRQHandler+0x80>
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d008      	beq.n	8001df8 <HAL_I2C_ER_IRQHandler+0x80>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8001de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de8:	f043 0302 	orr.w	r3, r3, #2
 8001dec:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8001df6:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001df8:	6a3b      	ldr	r3, [r7, #32]
 8001dfa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d03e      	beq.n	8001e80 <HAL_I2C_ER_IRQHandler+0x108>
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d039      	beq.n	8001e80 <HAL_I2C_ER_IRQHandler+0x108>
  {
    tmp1 = CurrentMode;
 8001e0c:	7efb      	ldrb	r3, [r7, #27]
 8001e0e:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e14:	b29b      	uxth	r3, r3
 8001e16:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e1e:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e24:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8001e26:	7ebb      	ldrb	r3, [r7, #26]
 8001e28:	2b20      	cmp	r3, #32
 8001e2a:	d112      	bne.n	8001e52 <HAL_I2C_ER_IRQHandler+0xda>
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d10f      	bne.n	8001e52 <HAL_I2C_ER_IRQHandler+0xda>
 8001e32:	7cfb      	ldrb	r3, [r7, #19]
 8001e34:	2b21      	cmp	r3, #33	; 0x21
 8001e36:	d008      	beq.n	8001e4a <HAL_I2C_ER_IRQHandler+0xd2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8001e38:	7cfb      	ldrb	r3, [r7, #19]
 8001e3a:	2b29      	cmp	r3, #41	; 0x29
 8001e3c:	d005      	beq.n	8001e4a <HAL_I2C_ER_IRQHandler+0xd2>
 8001e3e:	7cfb      	ldrb	r3, [r7, #19]
 8001e40:	2b28      	cmp	r3, #40	; 0x28
 8001e42:	d106      	bne.n	8001e52 <HAL_I2C_ER_IRQHandler+0xda>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2b21      	cmp	r3, #33	; 0x21
 8001e48:	d103      	bne.n	8001e52 <HAL_I2C_ER_IRQHandler+0xda>
    {
      I2C_Slave_AF(hi2c);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f001 f850 	bl	8002ef0 <I2C_Slave_AF>
 8001e50:	e016      	b.n	8001e80 <HAL_I2C_ER_IRQHandler+0x108>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001e5a:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8001e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e5e:	f043 0304 	orr.w	r3, r3, #4
 8001e62:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8001e64:	7efb      	ldrb	r3, [r7, #27]
 8001e66:	2b10      	cmp	r3, #16
 8001e68:	d002      	beq.n	8001e70 <HAL_I2C_ER_IRQHandler+0xf8>
 8001e6a:	7efb      	ldrb	r3, [r7, #27]
 8001e6c:	2b40      	cmp	r3, #64	; 0x40
 8001e6e:	d107      	bne.n	8001e80 <HAL_I2C_ER_IRQHandler+0x108>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e7e:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001e80:	6a3b      	ldr	r3, [r7, #32]
 8001e82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d00d      	beq.n	8001ea6 <HAL_I2C_ER_IRQHandler+0x12e>
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d008      	beq.n	8001ea6 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8001e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e96:	f043 0308 	orr.w	r3, r3, #8
 8001e9a:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8001ea4:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8001ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d008      	beq.n	8001ebe <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb2:	431a      	orrs	r2, r3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f001 f88d 	bl	8002fd8 <I2C_ITError>
  }
}
 8001ebe:	bf00      	nop
 8001ec0:	3728      	adds	r7, #40	; 0x28
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}

08001ec6 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001ec6:	b480      	push	{r7}
 8001ec8:	b083      	sub	sp, #12
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8001ece:	bf00      	nop
 8001ed0:	370c      	adds	r7, #12
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr

08001ed8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8001ee0:	bf00      	nop
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bc80      	pop	{r7}
 8001ee8:	4770      	bx	lr

08001eea <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001eea:	b480      	push	{r7}
 8001eec:	b083      	sub	sp, #12
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8001ef2:	bf00      	nop
 8001ef4:	370c      	adds	r7, #12
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bc80      	pop	{r7}
 8001efa:	4770      	bx	lr

08001efc <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8001f04:	bf00      	nop
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bc80      	pop	{r7}
 8001f0c:	4770      	bx	lr

08001f0e <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	b083      	sub	sp, #12
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8001f16:	bf00      	nop
 8001f18:	370c      	adds	r7, #12
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bc80      	pop	{r7}
 8001f1e:	4770      	bx	lr

08001f20 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8001f28:	bf00      	nop
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bc80      	pop	{r7}
 8001f30:	4770      	bx	lr

08001f32 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001f32:	b480      	push	{r7}
 8001f34:	b083      	sub	sp, #12
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8001f3a:	bf00      	nop
 8001f3c:	370c      	adds	r7, #12
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bc80      	pop	{r7}
 8001f42:	4770      	bx	lr

08001f44 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8001f4c:	bf00      	nop
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bc80      	pop	{r7}
 8001f54:	4770      	bx	lr

08001f56 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8001f56:	b580      	push	{r7, lr}
 8001f58:	b084      	sub	sp, #16
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f64:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001f6c:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f72:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d150      	bne.n	800201e <I2C_MasterTransmit_TXE+0xc8>
 8001f7c:	7bfb      	ldrb	r3, [r7, #15]
 8001f7e:	2b21      	cmp	r3, #33	; 0x21
 8001f80:	d14d      	bne.n	800201e <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	2b08      	cmp	r3, #8
 8001f86:	d01d      	beq.n	8001fc4 <I2C_MasterTransmit_TXE+0x6e>
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	2b20      	cmp	r3, #32
 8001f8c:	d01a      	beq.n	8001fc4 <I2C_MasterTransmit_TXE+0x6e>
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001f94:	d016      	beq.n	8001fc4 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	685a      	ldr	r2, [r3, #4]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001fa4:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2211      	movs	r2, #17
 8001faa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2220      	movs	r2, #32
 8001fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f7ff ff82 	bl	8001ec6 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001fc2:	e060      	b.n	8002086 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	685a      	ldr	r2, [r3, #4]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001fd2:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fe2:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2220      	movs	r2, #32
 8001fee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	2b40      	cmp	r3, #64	; 0x40
 8001ffc:	d107      	bne.n	800200e <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2200      	movs	r2, #0
 8002002:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f7ff ff81 	bl	8001f0e <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800200c:	e03b      	b.n	8002086 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2200      	movs	r2, #0
 8002012:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	f7ff ff55 	bl	8001ec6 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800201c:	e033      	b.n	8002086 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800201e:	7bfb      	ldrb	r3, [r7, #15]
 8002020:	2b21      	cmp	r3, #33	; 0x21
 8002022:	d005      	beq.n	8002030 <I2C_MasterTransmit_TXE+0xda>
 8002024:	7bbb      	ldrb	r3, [r7, #14]
 8002026:	2b40      	cmp	r3, #64	; 0x40
 8002028:	d12d      	bne.n	8002086 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800202a:	7bfb      	ldrb	r3, [r7, #15]
 800202c:	2b22      	cmp	r3, #34	; 0x22
 800202e:	d12a      	bne.n	8002086 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002034:	b29b      	uxth	r3, r3
 8002036:	2b00      	cmp	r3, #0
 8002038:	d108      	bne.n	800204c <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	685a      	ldr	r2, [r3, #4]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002048:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800204a:	e01c      	b.n	8002086 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002052:	b2db      	uxtb	r3, r3
 8002054:	2b40      	cmp	r3, #64	; 0x40
 8002056:	d103      	bne.n	8002060 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f000 f88e 	bl	800217a <I2C_MemoryTransmit_TXE_BTF>
}
 800205e:	e012      	b.n	8002086 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002064:	781a      	ldrb	r2, [r3, #0]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002070:	1c5a      	adds	r2, r3, #1
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800207a:	b29b      	uxth	r3, r3
 800207c:	3b01      	subs	r3, #1
 800207e:	b29a      	uxth	r2, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002084:	e7ff      	b.n	8002086 <I2C_MasterTransmit_TXE+0x130>
 8002086:	bf00      	nop
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}

0800208e <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800208e:	b580      	push	{r7, lr}
 8002090:	b084      	sub	sp, #16
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800209a:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020a2:	b2db      	uxtb	r3, r3
 80020a4:	2b21      	cmp	r3, #33	; 0x21
 80020a6:	d164      	bne.n	8002172 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d012      	beq.n	80020d8 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b6:	781a      	ldrb	r2, [r3, #0]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c2:	1c5a      	adds	r2, r3, #1
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	3b01      	subs	r3, #1
 80020d0:	b29a      	uxth	r2, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80020d6:	e04c      	b.n	8002172 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2b08      	cmp	r3, #8
 80020dc:	d01d      	beq.n	800211a <I2C_MasterTransmit_BTF+0x8c>
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	2b20      	cmp	r3, #32
 80020e2:	d01a      	beq.n	800211a <I2C_MasterTransmit_BTF+0x8c>
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80020ea:	d016      	beq.n	800211a <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	685a      	ldr	r2, [r3, #4]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80020fa:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2211      	movs	r2, #17
 8002100:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2220      	movs	r2, #32
 800210e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f7ff fed7 	bl	8001ec6 <HAL_I2C_MasterTxCpltCallback>
}
 8002118:	e02b      	b.n	8002172 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	685a      	ldr	r2, [r3, #4]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002128:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002138:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2200      	movs	r2, #0
 800213e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2220      	movs	r2, #32
 8002144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800214e:	b2db      	uxtb	r3, r3
 8002150:	2b40      	cmp	r3, #64	; 0x40
 8002152:	d107      	bne.n	8002164 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f7ff fed6 	bl	8001f0e <HAL_I2C_MemTxCpltCallback>
}
 8002162:	e006      	b.n	8002172 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	f7ff feaa 	bl	8001ec6 <HAL_I2C_MasterTxCpltCallback>
}
 8002172:	bf00      	nop
 8002174:	3710      	adds	r7, #16
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}

0800217a <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800217a:	b580      	push	{r7, lr}
 800217c:	b084      	sub	sp, #16
 800217e:	af00      	add	r7, sp, #0
 8002180:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002188:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800218e:	2b00      	cmp	r3, #0
 8002190:	d11d      	bne.n	80021ce <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002196:	2b01      	cmp	r3, #1
 8002198:	d10b      	bne.n	80021b2 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800219e:	b2da      	uxtb	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021aa:	1c9a      	adds	r2, r3, #2
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80021b0:	e077      	b.n	80022a2 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	121b      	asrs	r3, r3, #8
 80021ba:	b2da      	uxtb	r2, r3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021c6:	1c5a      	adds	r2, r3, #1
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	651a      	str	r2, [r3, #80]	; 0x50
}
 80021cc:	e069      	b.n	80022a2 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d10b      	bne.n	80021ee <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021da:	b2da      	uxtb	r2, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021e6:	1c5a      	adds	r2, r3, #1
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	651a      	str	r2, [r3, #80]	; 0x50
}
 80021ec:	e059      	b.n	80022a2 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d152      	bne.n	800229c <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80021f6:	7bfb      	ldrb	r3, [r7, #15]
 80021f8:	2b22      	cmp	r3, #34	; 0x22
 80021fa:	d10d      	bne.n	8002218 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800220a:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002210:	1c5a      	adds	r2, r3, #1
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002216:	e044      	b.n	80022a2 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800221c:	b29b      	uxth	r3, r3
 800221e:	2b00      	cmp	r3, #0
 8002220:	d015      	beq.n	800224e <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8002222:	7bfb      	ldrb	r3, [r7, #15]
 8002224:	2b21      	cmp	r3, #33	; 0x21
 8002226:	d112      	bne.n	800224e <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222c:	781a      	ldrb	r2, [r3, #0]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002238:	1c5a      	adds	r2, r3, #1
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002242:	b29b      	uxth	r3, r3
 8002244:	3b01      	subs	r3, #1
 8002246:	b29a      	uxth	r2, r3
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800224c:	e029      	b.n	80022a2 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002252:	b29b      	uxth	r3, r3
 8002254:	2b00      	cmp	r3, #0
 8002256:	d124      	bne.n	80022a2 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8002258:	7bfb      	ldrb	r3, [r7, #15]
 800225a:	2b21      	cmp	r3, #33	; 0x21
 800225c:	d121      	bne.n	80022a2 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	685a      	ldr	r2, [r3, #4]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800226c:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800227c:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2220      	movs	r2, #32
 8002288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2200      	movs	r2, #0
 8002290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f7ff fe3a 	bl	8001f0e <HAL_I2C_MemTxCpltCallback>
}
 800229a:	e002      	b.n	80022a2 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800229c:	6878      	ldr	r0, [r7, #4]
 800229e:	f7ff faef 	bl	8001880 <I2C_Flush_DR>
}
 80022a2:	bf00      	nop
 80022a4:	3710      	adds	r7, #16
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b084      	sub	sp, #16
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	2b22      	cmp	r3, #34	; 0x22
 80022bc:	f040 80ac 	bne.w	8002418 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022c4:	b29b      	uxth	r3, r3
 80022c6:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2b03      	cmp	r3, #3
 80022cc:	d921      	bls.n	8002312 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	691a      	ldr	r2, [r3, #16]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d8:	b2d2      	uxtb	r2, r2
 80022da:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e0:	1c5a      	adds	r2, r3, #1
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022ea:	b29b      	uxth	r3, r3
 80022ec:	3b01      	subs	r3, #1
 80022ee:	b29a      	uxth	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	2b03      	cmp	r3, #3
 80022fc:	f040 808c 	bne.w	8002418 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	685a      	ldr	r2, [r3, #4]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800230e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8002310:	e082      	b.n	8002418 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002316:	2b02      	cmp	r3, #2
 8002318:	d075      	beq.n	8002406 <I2C_MasterReceive_RXNE+0x15c>
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2b01      	cmp	r3, #1
 800231e:	d002      	beq.n	8002326 <I2C_MasterReceive_RXNE+0x7c>
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d16f      	bne.n	8002406 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f001 f830 	bl	800338c <I2C_WaitOnSTOPRequestThroughIT>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d142      	bne.n	80023b8 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002340:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	685a      	ldr	r2, [r3, #4]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002350:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	691a      	ldr	r2, [r3, #16]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800235c:	b2d2      	uxtb	r2, r2
 800235e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002364:	1c5a      	adds	r2, r3, #1
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800236e:	b29b      	uxth	r3, r3
 8002370:	3b01      	subs	r3, #1
 8002372:	b29a      	uxth	r2, r3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2220      	movs	r2, #32
 800237c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002386:	b2db      	uxtb	r3, r3
 8002388:	2b40      	cmp	r3, #64	; 0x40
 800238a:	d10a      	bne.n	80023a2 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2200      	movs	r2, #0
 8002390:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2200      	movs	r2, #0
 8002398:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	f7ff fdc0 	bl	8001f20 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80023a0:	e03a      	b.n	8002418 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2212      	movs	r2, #18
 80023ae:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80023b0:	6878      	ldr	r0, [r7, #4]
 80023b2:	f7ff fd91 	bl	8001ed8 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80023b6:	e02f      	b.n	8002418 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	685a      	ldr	r2, [r3, #4]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80023c6:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	691a      	ldr	r2, [r3, #16]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d2:	b2d2      	uxtb	r2, r2
 80023d4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023da:	1c5a      	adds	r2, r3, #1
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023e4:	b29b      	uxth	r3, r3
 80023e6:	3b01      	subs	r3, #1
 80023e8:	b29a      	uxth	r2, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2220      	movs	r2, #32
 80023f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2200      	movs	r2, #0
 80023fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f7ff fd97 	bl	8001f32 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002404:	e008      	b.n	8002418 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	685a      	ldr	r2, [r3, #4]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002414:	605a      	str	r2, [r3, #4]
}
 8002416:	e7ff      	b.n	8002418 <I2C_MasterReceive_RXNE+0x16e>
 8002418:	bf00      	nop
 800241a:	3710      	adds	r7, #16
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800242c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002432:	b29b      	uxth	r3, r3
 8002434:	2b04      	cmp	r3, #4
 8002436:	d11b      	bne.n	8002470 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	685a      	ldr	r2, [r3, #4]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002446:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	691a      	ldr	r2, [r3, #16]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002452:	b2d2      	uxtb	r2, r2
 8002454:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245a:	1c5a      	adds	r2, r3, #1
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002464:	b29b      	uxth	r3, r3
 8002466:	3b01      	subs	r3, #1
 8002468:	b29a      	uxth	r2, r3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800246e:	e0bd      	b.n	80025ec <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002474:	b29b      	uxth	r3, r3
 8002476:	2b03      	cmp	r3, #3
 8002478:	d129      	bne.n	80024ce <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	685a      	ldr	r2, [r3, #4]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002488:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2b04      	cmp	r3, #4
 800248e:	d00a      	beq.n	80024a6 <I2C_MasterReceive_BTF+0x86>
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2b02      	cmp	r3, #2
 8002494:	d007      	beq.n	80024a6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024a4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	691a      	ldr	r2, [r3, #16]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b0:	b2d2      	uxtb	r2, r2
 80024b2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b8:	1c5a      	adds	r2, r3, #1
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024c2:	b29b      	uxth	r3, r3
 80024c4:	3b01      	subs	r3, #1
 80024c6:	b29a      	uxth	r2, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80024cc:	e08e      	b.n	80025ec <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024d2:	b29b      	uxth	r3, r3
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d176      	bne.n	80025c6 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d002      	beq.n	80024e4 <I2C_MasterReceive_BTF+0xc4>
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2b10      	cmp	r3, #16
 80024e2:	d108      	bne.n	80024f6 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024f2:	601a      	str	r2, [r3, #0]
 80024f4:	e019      	b.n	800252a <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2b04      	cmp	r3, #4
 80024fa:	d002      	beq.n	8002502 <I2C_MasterReceive_BTF+0xe2>
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2b02      	cmp	r3, #2
 8002500:	d108      	bne.n	8002514 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	e00a      	b.n	800252a <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2b10      	cmp	r3, #16
 8002518:	d007      	beq.n	800252a <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002528:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	691a      	ldr	r2, [r3, #16]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002534:	b2d2      	uxtb	r2, r2
 8002536:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800253c:	1c5a      	adds	r2, r3, #1
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002546:	b29b      	uxth	r3, r3
 8002548:	3b01      	subs	r3, #1
 800254a:	b29a      	uxth	r2, r3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	691a      	ldr	r2, [r3, #16]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800255a:	b2d2      	uxtb	r2, r2
 800255c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002562:	1c5a      	adds	r2, r3, #1
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800256c:	b29b      	uxth	r3, r3
 800256e:	3b01      	subs	r3, #1
 8002570:	b29a      	uxth	r2, r3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	685a      	ldr	r2, [r3, #4]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002584:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2220      	movs	r2, #32
 800258a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002594:	b2db      	uxtb	r3, r3
 8002596:	2b40      	cmp	r3, #64	; 0x40
 8002598:	d10a      	bne.n	80025b0 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	f7ff fcb9 	bl	8001f20 <HAL_I2C_MemRxCpltCallback>
}
 80025ae:	e01d      	b.n	80025ec <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2212      	movs	r2, #18
 80025bc:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f7ff fc8a 	bl	8001ed8 <HAL_I2C_MasterRxCpltCallback>
}
 80025c4:	e012      	b.n	80025ec <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	691a      	ldr	r2, [r3, #16]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d0:	b2d2      	uxtb	r2, r2
 80025d2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d8:	1c5a      	adds	r2, r3, #1
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025e2:	b29b      	uxth	r3, r3
 80025e4:	3b01      	subs	r3, #1
 80025e6:	b29a      	uxth	r2, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80025ec:	bf00      	nop
 80025ee:	3710      	adds	r7, #16
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}

080025f4 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002602:	b2db      	uxtb	r3, r3
 8002604:	2b40      	cmp	r3, #64	; 0x40
 8002606:	d117      	bne.n	8002638 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800260c:	2b00      	cmp	r3, #0
 800260e:	d109      	bne.n	8002624 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002614:	b2db      	uxtb	r3, r3
 8002616:	461a      	mov	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002620:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8002622:	e067      	b.n	80026f4 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002628:	b2db      	uxtb	r3, r3
 800262a:	f043 0301 	orr.w	r3, r3, #1
 800262e:	b2da      	uxtb	r2, r3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	611a      	str	r2, [r3, #16]
}
 8002636:	e05d      	b.n	80026f4 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	691b      	ldr	r3, [r3, #16]
 800263c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002640:	d133      	bne.n	80026aa <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002648:	b2db      	uxtb	r3, r3
 800264a:	2b21      	cmp	r3, #33	; 0x21
 800264c:	d109      	bne.n	8002662 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002652:	b2db      	uxtb	r3, r3
 8002654:	461a      	mov	r2, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800265e:	611a      	str	r2, [r3, #16]
 8002660:	e008      	b.n	8002674 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002666:	b2db      	uxtb	r3, r3
 8002668:	f043 0301 	orr.w	r3, r3, #1
 800266c:	b2da      	uxtb	r2, r3
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002678:	2b00      	cmp	r3, #0
 800267a:	d004      	beq.n	8002686 <I2C_Master_SB+0x92>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002682:	2b00      	cmp	r3, #0
 8002684:	d108      	bne.n	8002698 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800268a:	2b00      	cmp	r3, #0
 800268c:	d032      	beq.n	80026f4 <I2C_Master_SB+0x100>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002694:	2b00      	cmp	r3, #0
 8002696:	d02d      	beq.n	80026f4 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	685a      	ldr	r2, [r3, #4]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80026a6:	605a      	str	r2, [r3, #4]
}
 80026a8:	e024      	b.n	80026f4 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d10e      	bne.n	80026d0 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026b6:	b29b      	uxth	r3, r3
 80026b8:	11db      	asrs	r3, r3, #7
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	f003 0306 	and.w	r3, r3, #6
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	f063 030f 	orn	r3, r3, #15
 80026c6:	b2da      	uxtb	r2, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	611a      	str	r2, [r3, #16]
}
 80026ce:	e011      	b.n	80026f4 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d10d      	bne.n	80026f4 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026dc:	b29b      	uxth	r3, r3
 80026de:	11db      	asrs	r3, r3, #7
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	f003 0306 	and.w	r3, r3, #6
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	f063 030e 	orn	r3, r3, #14
 80026ec:	b2da      	uxtb	r2, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	611a      	str	r2, [r3, #16]
}
 80026f4:	bf00      	nop
 80026f6:	370c      	adds	r7, #12
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bc80      	pop	{r7}
 80026fc:	4770      	bx	lr

080026fe <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80026fe:	b480      	push	{r7}
 8002700:	b083      	sub	sp, #12
 8002702:	af00      	add	r7, sp, #0
 8002704:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800270a:	b2da      	uxtb	r2, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002716:	2b00      	cmp	r3, #0
 8002718:	d004      	beq.n	8002724 <I2C_Master_ADD10+0x26>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800271e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002720:	2b00      	cmp	r3, #0
 8002722:	d108      	bne.n	8002736 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002728:	2b00      	cmp	r3, #0
 800272a:	d00c      	beq.n	8002746 <I2C_Master_ADD10+0x48>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002732:	2b00      	cmp	r3, #0
 8002734:	d007      	beq.n	8002746 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	685a      	ldr	r2, [r3, #4]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002744:	605a      	str	r2, [r3, #4]
  }
}
 8002746:	bf00      	nop
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	bc80      	pop	{r7}
 800274e:	4770      	bx	lr

08002750 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8002750:	b480      	push	{r7}
 8002752:	b091      	sub	sp, #68	; 0x44
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800275e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002766:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276c:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002774:	b2db      	uxtb	r3, r3
 8002776:	2b22      	cmp	r3, #34	; 0x22
 8002778:	f040 8174 	bne.w	8002a64 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002780:	2b00      	cmp	r3, #0
 8002782:	d10f      	bne.n	80027a4 <I2C_Master_ADDR+0x54>
 8002784:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002788:	2b40      	cmp	r3, #64	; 0x40
 800278a:	d10b      	bne.n	80027a4 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800278c:	2300      	movs	r3, #0
 800278e:	633b      	str	r3, [r7, #48]	; 0x30
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	695b      	ldr	r3, [r3, #20]
 8002796:	633b      	str	r3, [r7, #48]	; 0x30
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	699b      	ldr	r3, [r3, #24]
 800279e:	633b      	str	r3, [r7, #48]	; 0x30
 80027a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027a2:	e16b      	b.n	8002a7c <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d11d      	bne.n	80027e8 <I2C_Master_ADDR+0x98>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	691b      	ldr	r3, [r3, #16]
 80027b0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80027b4:	d118      	bne.n	80027e8 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027b6:	2300      	movs	r3, #0
 80027b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	695b      	ldr	r3, [r3, #20]
 80027c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	699b      	ldr	r3, [r3, #24]
 80027c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80027ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027da:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027e0:	1c5a      	adds	r2, r3, #1
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	651a      	str	r2, [r3, #80]	; 0x50
 80027e6:	e149      	b.n	8002a7c <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d113      	bne.n	800281a <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027f2:	2300      	movs	r3, #0
 80027f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	695b      	ldr	r3, [r3, #20]
 80027fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	699b      	ldr	r3, [r3, #24]
 8002804:	62bb      	str	r3, [r7, #40]	; 0x28
 8002806:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002816:	601a      	str	r2, [r3, #0]
 8002818:	e120      	b.n	8002a5c <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800281e:	b29b      	uxth	r3, r3
 8002820:	2b01      	cmp	r3, #1
 8002822:	f040 808a 	bne.w	800293a <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8002826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002828:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800282c:	d137      	bne.n	800289e <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800283c:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002848:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800284c:	d113      	bne.n	8002876 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800285c:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800285e:	2300      	movs	r3, #0
 8002860:	627b      	str	r3, [r7, #36]	; 0x24
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	695b      	ldr	r3, [r3, #20]
 8002868:	627b      	str	r3, [r7, #36]	; 0x24
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	699b      	ldr	r3, [r3, #24]
 8002870:	627b      	str	r3, [r7, #36]	; 0x24
 8002872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002874:	e0f2      	b.n	8002a5c <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002876:	2300      	movs	r3, #0
 8002878:	623b      	str	r3, [r7, #32]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	695b      	ldr	r3, [r3, #20]
 8002880:	623b      	str	r3, [r7, #32]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	699b      	ldr	r3, [r3, #24]
 8002888:	623b      	str	r3, [r7, #32]
 800288a:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800289a:	601a      	str	r2, [r3, #0]
 800289c:	e0de      	b.n	8002a5c <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800289e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028a0:	2b08      	cmp	r3, #8
 80028a2:	d02e      	beq.n	8002902 <I2C_Master_ADDR+0x1b2>
 80028a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028a6:	2b20      	cmp	r3, #32
 80028a8:	d02b      	beq.n	8002902 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80028aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028ac:	2b12      	cmp	r3, #18
 80028ae:	d102      	bne.n	80028b6 <I2C_Master_ADDR+0x166>
 80028b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d125      	bne.n	8002902 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80028b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028b8:	2b04      	cmp	r3, #4
 80028ba:	d00e      	beq.n	80028da <I2C_Master_ADDR+0x18a>
 80028bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d00b      	beq.n	80028da <I2C_Master_ADDR+0x18a>
 80028c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028c4:	2b10      	cmp	r3, #16
 80028c6:	d008      	beq.n	80028da <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028d6:	601a      	str	r2, [r3, #0]
 80028d8:	e007      	b.n	80028ea <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80028e8:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028ea:	2300      	movs	r3, #0
 80028ec:	61fb      	str	r3, [r7, #28]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	695b      	ldr	r3, [r3, #20]
 80028f4:	61fb      	str	r3, [r7, #28]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	61fb      	str	r3, [r7, #28]
 80028fe:	69fb      	ldr	r3, [r7, #28]
 8002900:	e0ac      	b.n	8002a5c <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002910:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002912:	2300      	movs	r3, #0
 8002914:	61bb      	str	r3, [r7, #24]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	695b      	ldr	r3, [r3, #20]
 800291c:	61bb      	str	r3, [r7, #24]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	699b      	ldr	r3, [r3, #24]
 8002924:	61bb      	str	r3, [r7, #24]
 8002926:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002936:	601a      	str	r2, [r3, #0]
 8002938:	e090      	b.n	8002a5c <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800293e:	b29b      	uxth	r3, r3
 8002940:	2b02      	cmp	r3, #2
 8002942:	d158      	bne.n	80029f6 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8002944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002946:	2b04      	cmp	r3, #4
 8002948:	d021      	beq.n	800298e <I2C_Master_ADDR+0x23e>
 800294a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800294c:	2b02      	cmp	r3, #2
 800294e:	d01e      	beq.n	800298e <I2C_Master_ADDR+0x23e>
 8002950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002952:	2b10      	cmp	r3, #16
 8002954:	d01b      	beq.n	800298e <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002964:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002966:	2300      	movs	r3, #0
 8002968:	617b      	str	r3, [r7, #20]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	695b      	ldr	r3, [r3, #20]
 8002970:	617b      	str	r3, [r7, #20]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	699b      	ldr	r3, [r3, #24]
 8002978:	617b      	str	r3, [r7, #20]
 800297a:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800298a:	601a      	str	r2, [r3, #0]
 800298c:	e012      	b.n	80029b4 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800299c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800299e:	2300      	movs	r3, #0
 80029a0:	613b      	str	r3, [r7, #16]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	695b      	ldr	r3, [r3, #20]
 80029a8:	613b      	str	r3, [r7, #16]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	699b      	ldr	r3, [r3, #24]
 80029b0:	613b      	str	r3, [r7, #16]
 80029b2:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80029be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80029c2:	d14b      	bne.n	8002a5c <I2C_Master_ADDR+0x30c>
 80029c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029c6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80029ca:	d00b      	beq.n	80029e4 <I2C_Master_ADDR+0x294>
 80029cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d008      	beq.n	80029e4 <I2C_Master_ADDR+0x294>
 80029d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029d4:	2b08      	cmp	r3, #8
 80029d6:	d005      	beq.n	80029e4 <I2C_Master_ADDR+0x294>
 80029d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029da:	2b10      	cmp	r3, #16
 80029dc:	d002      	beq.n	80029e4 <I2C_Master_ADDR+0x294>
 80029de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029e0:	2b20      	cmp	r3, #32
 80029e2:	d13b      	bne.n	8002a5c <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80029f2:	605a      	str	r2, [r3, #4]
 80029f4:	e032      	b.n	8002a5c <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002a04:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a14:	d117      	bne.n	8002a46 <I2C_Master_ADDR+0x2f6>
 8002a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a18:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002a1c:	d00b      	beq.n	8002a36 <I2C_Master_ADDR+0x2e6>
 8002a1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d008      	beq.n	8002a36 <I2C_Master_ADDR+0x2e6>
 8002a24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a26:	2b08      	cmp	r3, #8
 8002a28:	d005      	beq.n	8002a36 <I2C_Master_ADDR+0x2e6>
 8002a2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a2c:	2b10      	cmp	r3, #16
 8002a2e:	d002      	beq.n	8002a36 <I2C_Master_ADDR+0x2e6>
 8002a30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a32:	2b20      	cmp	r3, #32
 8002a34:	d107      	bne.n	8002a46 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	685a      	ldr	r2, [r3, #4]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002a44:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a46:	2300      	movs	r3, #0
 8002a48:	60fb      	str	r3, [r7, #12]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	695b      	ldr	r3, [r3, #20]
 8002a50:	60fb      	str	r3, [r7, #12]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	699b      	ldr	r3, [r3, #24]
 8002a58:	60fb      	str	r3, [r7, #12]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8002a62:	e00b      	b.n	8002a7c <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a64:	2300      	movs	r3, #0
 8002a66:	60bb      	str	r3, [r7, #8]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	695b      	ldr	r3, [r3, #20]
 8002a6e:	60bb      	str	r3, [r7, #8]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	699b      	ldr	r3, [r3, #24]
 8002a76:	60bb      	str	r3, [r7, #8]
 8002a78:	68bb      	ldr	r3, [r7, #8]
}
 8002a7a:	e7ff      	b.n	8002a7c <I2C_Master_ADDR+0x32c>
 8002a7c:	bf00      	nop
 8002a7e:	3744      	adds	r7, #68	; 0x44
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bc80      	pop	{r7}
 8002a84:	4770      	bx	lr

08002a86 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002a86:	b580      	push	{r7, lr}
 8002a88:	b084      	sub	sp, #16
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a94:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d02b      	beq.n	8002af8 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa4:	781a      	ldrb	r2, [r3, #0]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab0:	1c5a      	adds	r2, r3, #1
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	3b01      	subs	r3, #1
 8002abe:	b29a      	uxth	r2, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d114      	bne.n	8002af8 <I2C_SlaveTransmit_TXE+0x72>
 8002ace:	7bfb      	ldrb	r3, [r7, #15]
 8002ad0:	2b29      	cmp	r3, #41	; 0x29
 8002ad2:	d111      	bne.n	8002af8 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	685a      	ldr	r2, [r3, #4]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ae2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2221      	movs	r2, #33	; 0x21
 8002ae8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2228      	movs	r2, #40	; 0x28
 8002aee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f7ff f9f9 	bl	8001eea <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8002af8:	bf00      	nop
 8002afa:	3710      	adds	r7, #16
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d011      	beq.n	8002b36 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b16:	781a      	ldrb	r2, [r3, #0]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b22:	1c5a      	adds	r2, r3, #1
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b2c:	b29b      	uxth	r3, r3
 8002b2e:	3b01      	subs	r3, #1
 8002b30:	b29a      	uxth	r2, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8002b36:	bf00      	nop
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bc80      	pop	{r7}
 8002b3e:	4770      	bx	lr

08002b40 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b4e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d02c      	beq.n	8002bb4 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	691a      	ldr	r2, [r3, #16]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b64:	b2d2      	uxtb	r2, r2
 8002b66:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b6c:	1c5a      	adds	r2, r3, #1
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b76:	b29b      	uxth	r3, r3
 8002b78:	3b01      	subs	r3, #1
 8002b7a:	b29a      	uxth	r2, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d114      	bne.n	8002bb4 <I2C_SlaveReceive_RXNE+0x74>
 8002b8a:	7bfb      	ldrb	r3, [r7, #15]
 8002b8c:	2b2a      	cmp	r3, #42	; 0x2a
 8002b8e:	d111      	bne.n	8002bb4 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	685a      	ldr	r2, [r3, #4]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b9e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2222      	movs	r2, #34	; 0x22
 8002ba4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2228      	movs	r2, #40	; 0x28
 8002baa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f7fd ff78 	bl	8000aa4 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8002bb4:	bf00      	nop
 8002bb6:	3710      	adds	r7, #16
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bc8:	b29b      	uxth	r3, r3
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d012      	beq.n	8002bf4 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	691a      	ldr	r2, [r3, #16]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd8:	b2d2      	uxtb	r2, r2
 8002bda:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be0:	1c5a      	adds	r2, r3, #1
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	3b01      	subs	r3, #1
 8002bee:	b29a      	uxth	r2, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8002bf4:	bf00      	nop
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr

08002bfe <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	b084      	sub	sp, #16
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
 8002c06:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002c18:	2b28      	cmp	r3, #40	; 0x28
 8002c1a:	d125      	bne.n	8002c68 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	685a      	ldr	r2, [r3, #4]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c2a:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	f003 0304 	and.w	r3, r3, #4
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d101      	bne.n	8002c3a <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8002c36:	2301      	movs	r3, #1
 8002c38:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d103      	bne.n	8002c4c <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	81bb      	strh	r3, [r7, #12]
 8002c4a:	e002      	b.n	8002c52 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	699b      	ldr	r3, [r3, #24]
 8002c50:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2200      	movs	r2, #0
 8002c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8002c5a:	89ba      	ldrh	r2, [r7, #12]
 8002c5c:	7bfb      	ldrb	r3, [r7, #15]
 8002c5e:	4619      	mov	r1, r3
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	f7fd ff95 	bl	8000b90 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002c66:	e00e      	b.n	8002c86 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c68:	2300      	movs	r3, #0
 8002c6a:	60bb      	str	r3, [r7, #8]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	695b      	ldr	r3, [r3, #20]
 8002c72:	60bb      	str	r3, [r7, #8]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	699b      	ldr	r3, [r3, #24]
 8002c7a:	60bb      	str	r3, [r7, #8]
 8002c7c:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2200      	movs	r2, #0
 8002c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8002c86:	bf00      	nop
 8002c88:	3710      	adds	r7, #16
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
	...

08002c90 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c9e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	685a      	ldr	r2, [r3, #4]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002cae:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	60bb      	str	r3, [r7, #8]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	695b      	ldr	r3, [r3, #20]
 8002cba:	60bb      	str	r3, [r7, #8]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f042 0201 	orr.w	r2, r2, #1
 8002cca:	601a      	str	r2, [r3, #0]
 8002ccc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cdc:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ce8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002cec:	d172      	bne.n	8002dd4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002cee:	7bfb      	ldrb	r3, [r7, #15]
 8002cf0:	2b22      	cmp	r3, #34	; 0x22
 8002cf2:	d002      	beq.n	8002cfa <I2C_Slave_STOPF+0x6a>
 8002cf4:	7bfb      	ldrb	r3, [r7, #15]
 8002cf6:	2b2a      	cmp	r3, #42	; 0x2a
 8002cf8:	d135      	bne.n	8002d66 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	b29a      	uxth	r2, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d0c:	b29b      	uxth	r3, r3
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d005      	beq.n	8002d1e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d16:	f043 0204 	orr.w	r2, r3, #4
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	685a      	ldr	r2, [r3, #4]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d2c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7fe face 	bl	80012d4 <HAL_DMA_GetState>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d049      	beq.n	8002dd2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d42:	4a69      	ldr	r2, [pc, #420]	; (8002ee8 <I2C_Slave_STOPF+0x258>)
 8002d44:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7fe fa4a 	bl	80011e4 <HAL_DMA_Abort_IT>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d03d      	beq.n	8002dd2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002d60:	4610      	mov	r0, r2
 8002d62:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002d64:	e035      	b.n	8002dd2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	b29a      	uxth	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d005      	beq.n	8002d8a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d82:	f043 0204 	orr.w	r2, r3, #4
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	685a      	ldr	r2, [r3, #4]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d98:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7fe fa98 	bl	80012d4 <HAL_DMA_GetState>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d014      	beq.n	8002dd4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dae:	4a4e      	ldr	r2, [pc, #312]	; (8002ee8 <I2C_Slave_STOPF+0x258>)
 8002db0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002db6:	4618      	mov	r0, r3
 8002db8:	f7fe fa14 	bl	80011e4 <HAL_DMA_Abort_IT>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d008      	beq.n	8002dd4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002dcc:	4610      	mov	r0, r2
 8002dce:	4798      	blx	r3
 8002dd0:	e000      	b.n	8002dd4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002dd2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dd8:	b29b      	uxth	r3, r3
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d03e      	beq.n	8002e5c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	695b      	ldr	r3, [r3, #20]
 8002de4:	f003 0304 	and.w	r3, r3, #4
 8002de8:	2b04      	cmp	r3, #4
 8002dea:	d112      	bne.n	8002e12 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	691a      	ldr	r2, [r3, #16]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df6:	b2d2      	uxtb	r2, r2
 8002df8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfe:	1c5a      	adds	r2, r3, #1
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e08:	b29b      	uxth	r3, r3
 8002e0a:	3b01      	subs	r3, #1
 8002e0c:	b29a      	uxth	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	695b      	ldr	r3, [r3, #20]
 8002e18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e1c:	2b40      	cmp	r3, #64	; 0x40
 8002e1e:	d112      	bne.n	8002e46 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	691a      	ldr	r2, [r3, #16]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e2a:	b2d2      	uxtb	r2, r2
 8002e2c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e32:	1c5a      	adds	r2, r3, #1
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	b29a      	uxth	r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d005      	beq.n	8002e5c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e54:	f043 0204 	orr.w	r2, r3, #4
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d003      	beq.n	8002e6c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f000 f8b7 	bl	8002fd8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8002e6a:	e039      	b.n	8002ee0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002e6c:	7bfb      	ldrb	r3, [r7, #15]
 8002e6e:	2b2a      	cmp	r3, #42	; 0x2a
 8002e70:	d109      	bne.n	8002e86 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2228      	movs	r2, #40	; 0x28
 8002e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	f7fd fe0f 	bl	8000aa4 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	2b28      	cmp	r3, #40	; 0x28
 8002e90:	d111      	bne.n	8002eb6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4a15      	ldr	r2, [pc, #84]	; (8002eec <I2C_Slave_STOPF+0x25c>)
 8002e96:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2220      	movs	r2, #32
 8002ea2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f7ff f824 	bl	8001efc <HAL_I2C_ListenCpltCallback>
}
 8002eb4:	e014      	b.n	8002ee0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eba:	2b22      	cmp	r3, #34	; 0x22
 8002ebc:	d002      	beq.n	8002ec4 <I2C_Slave_STOPF+0x234>
 8002ebe:	7bfb      	ldrb	r3, [r7, #15]
 8002ec0:	2b22      	cmp	r3, #34	; 0x22
 8002ec2:	d10d      	bne.n	8002ee0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2220      	movs	r2, #32
 8002ece:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f7fd fde2 	bl	8000aa4 <HAL_I2C_SlaveRxCpltCallback>
}
 8002ee0:	bf00      	nop
 8002ee2:	3710      	adds	r7, #16
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}
 8002ee8:	0800323d 	.word	0x0800323d
 8002eec:	ffff0000 	.word	0xffff0000

08002ef0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b084      	sub	sp, #16
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002efe:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f04:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	2b08      	cmp	r3, #8
 8002f0a:	d002      	beq.n	8002f12 <I2C_Slave_AF+0x22>
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	2b20      	cmp	r3, #32
 8002f10:	d129      	bne.n	8002f66 <I2C_Slave_AF+0x76>
 8002f12:	7bfb      	ldrb	r3, [r7, #15]
 8002f14:	2b28      	cmp	r3, #40	; 0x28
 8002f16:	d126      	bne.n	8002f66 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4a2e      	ldr	r2, [pc, #184]	; (8002fd4 <I2C_Slave_AF+0xe4>)
 8002f1c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	685a      	ldr	r2, [r3, #4]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002f2c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f36:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f46:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2220      	movs	r2, #32
 8002f52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f7fe ffcc 	bl	8001efc <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8002f64:	e031      	b.n	8002fca <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002f66:	7bfb      	ldrb	r3, [r7, #15]
 8002f68:	2b21      	cmp	r3, #33	; 0x21
 8002f6a:	d129      	bne.n	8002fc0 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	4a19      	ldr	r2, [pc, #100]	; (8002fd4 <I2C_Slave_AF+0xe4>)
 8002f70:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2221      	movs	r2, #33	; 0x21
 8002f76:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2220      	movs	r2, #32
 8002f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	685a      	ldr	r2, [r3, #4]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002f96:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002fa0:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fb0:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f7fe fc64 	bl	8001880 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	f7fe ff96 	bl	8001eea <HAL_I2C_SlaveTxCpltCallback>
}
 8002fbe:	e004      	b.n	8002fca <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002fc8:	615a      	str	r2, [r3, #20]
}
 8002fca:	bf00      	nop
 8002fcc:	3710      	adds	r7, #16
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	ffff0000 	.word	0xffff0000

08002fd8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fe6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002fee:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002ff0:	7bbb      	ldrb	r3, [r7, #14]
 8002ff2:	2b10      	cmp	r3, #16
 8002ff4:	d002      	beq.n	8002ffc <I2C_ITError+0x24>
 8002ff6:	7bbb      	ldrb	r3, [r7, #14]
 8002ff8:	2b40      	cmp	r3, #64	; 0x40
 8002ffa:	d10a      	bne.n	8003012 <I2C_ITError+0x3a>
 8002ffc:	7bfb      	ldrb	r3, [r7, #15]
 8002ffe:	2b22      	cmp	r3, #34	; 0x22
 8003000:	d107      	bne.n	8003012 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003010:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003012:	7bfb      	ldrb	r3, [r7, #15]
 8003014:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003018:	2b28      	cmp	r3, #40	; 0x28
 800301a:	d107      	bne.n	800302c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2200      	movs	r2, #0
 8003020:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2228      	movs	r2, #40	; 0x28
 8003026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800302a:	e015      	b.n	8003058 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003036:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800303a:	d00a      	beq.n	8003052 <I2C_ITError+0x7a>
 800303c:	7bfb      	ldrb	r3, [r7, #15]
 800303e:	2b60      	cmp	r3, #96	; 0x60
 8003040:	d007      	beq.n	8003052 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2220      	movs	r2, #32
 8003046:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003062:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003066:	d162      	bne.n	800312e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	685a      	ldr	r2, [r3, #4]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003076:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800307c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003080:	b2db      	uxtb	r3, r3
 8003082:	2b01      	cmp	r3, #1
 8003084:	d020      	beq.n	80030c8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800308a:	4a6a      	ldr	r2, [pc, #424]	; (8003234 <I2C_ITError+0x25c>)
 800308c:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003092:	4618      	mov	r0, r3
 8003094:	f7fe f8a6 	bl	80011e4 <HAL_DMA_Abort_IT>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	f000 8089 	beq.w	80031b2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f022 0201 	bic.w	r2, r2, #1
 80030ae:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2220      	movs	r2, #32
 80030b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80030c2:	4610      	mov	r0, r2
 80030c4:	4798      	blx	r3
 80030c6:	e074      	b.n	80031b2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030cc:	4a59      	ldr	r2, [pc, #356]	; (8003234 <I2C_ITError+0x25c>)
 80030ce:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030d4:	4618      	mov	r0, r3
 80030d6:	f7fe f885 	bl	80011e4 <HAL_DMA_Abort_IT>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d068      	beq.n	80031b2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	695b      	ldr	r3, [r3, #20]
 80030e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030ea:	2b40      	cmp	r3, #64	; 0x40
 80030ec:	d10b      	bne.n	8003106 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	691a      	ldr	r2, [r3, #16]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f8:	b2d2      	uxtb	r2, r2
 80030fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003100:	1c5a      	adds	r2, r3, #1
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f022 0201 	bic.w	r2, r2, #1
 8003114:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2220      	movs	r2, #32
 800311a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003122:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003128:	4610      	mov	r0, r2
 800312a:	4798      	blx	r3
 800312c:	e041      	b.n	80031b2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003134:	b2db      	uxtb	r3, r3
 8003136:	2b60      	cmp	r3, #96	; 0x60
 8003138:	d125      	bne.n	8003186 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2220      	movs	r2, #32
 800313e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2200      	movs	r2, #0
 8003146:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	695b      	ldr	r3, [r3, #20]
 800314e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003152:	2b40      	cmp	r3, #64	; 0x40
 8003154:	d10b      	bne.n	800316e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	691a      	ldr	r2, [r3, #16]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003160:	b2d2      	uxtb	r2, r2
 8003162:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003168:	1c5a      	adds	r2, r3, #1
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f022 0201 	bic.w	r2, r2, #1
 800317c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	f7fe fee0 	bl	8001f44 <HAL_I2C_AbortCpltCallback>
 8003184:	e015      	b.n	80031b2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	695b      	ldr	r3, [r3, #20]
 800318c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003190:	2b40      	cmp	r3, #64	; 0x40
 8003192:	d10b      	bne.n	80031ac <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	691a      	ldr	r2, [r3, #16]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319e:	b2d2      	uxtb	r2, r2
 80031a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a6:	1c5a      	adds	r2, r3, #1
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f7fe fec0 	bl	8001f32 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	f003 0301 	and.w	r3, r3, #1
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d10e      	bne.n	80031e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d109      	bne.n	80031e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d104      	bne.n	80031e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d007      	beq.n	80031f0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	685a      	ldr	r2, [r3, #4]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80031ee:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031f6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fc:	f003 0304 	and.w	r3, r3, #4
 8003200:	2b04      	cmp	r3, #4
 8003202:	d113      	bne.n	800322c <I2C_ITError+0x254>
 8003204:	7bfb      	ldrb	r3, [r7, #15]
 8003206:	2b28      	cmp	r3, #40	; 0x28
 8003208:	d110      	bne.n	800322c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4a0a      	ldr	r2, [pc, #40]	; (8003238 <I2C_ITError+0x260>)
 800320e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2220      	movs	r2, #32
 800321a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f7fe fe68 	bl	8001efc <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800322c:	bf00      	nop
 800322e:	3710      	adds	r7, #16
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	0800323d 	.word	0x0800323d
 8003238:	ffff0000 	.word	0xffff0000

0800323c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b086      	sub	sp, #24
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003244:	2300      	movs	r3, #0
 8003246:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003254:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003256:	4b4b      	ldr	r3, [pc, #300]	; (8003384 <I2C_DMAAbort+0x148>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	08db      	lsrs	r3, r3, #3
 800325c:	4a4a      	ldr	r2, [pc, #296]	; (8003388 <I2C_DMAAbort+0x14c>)
 800325e:	fba2 2303 	umull	r2, r3, r2, r3
 8003262:	0a1a      	lsrs	r2, r3, #8
 8003264:	4613      	mov	r3, r2
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	4413      	add	r3, r2
 800326a:	00da      	lsls	r2, r3, #3
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d106      	bne.n	8003284 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327a:	f043 0220 	orr.w	r2, r3, #32
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8003282:	e00a      	b.n	800329a <I2C_DMAAbort+0x5e>
    }
    count--;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	3b01      	subs	r3, #1
 8003288:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003294:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003298:	d0ea      	beq.n	8003270 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d003      	beq.n	80032aa <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032a6:	2200      	movs	r2, #0
 80032a8:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d003      	beq.n	80032ba <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032b6:	2200      	movs	r2, #0
 80032b8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032c8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	2200      	movs	r2, #0
 80032ce:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d003      	beq.n	80032e0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032dc:	2200      	movs	r2, #0
 80032de:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d003      	beq.n	80032f0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032ec:	2200      	movs	r2, #0
 80032ee:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f022 0201 	bic.w	r2, r2, #1
 80032fe:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003306:	b2db      	uxtb	r3, r3
 8003308:	2b60      	cmp	r3, #96	; 0x60
 800330a:	d10e      	bne.n	800332a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	2220      	movs	r2, #32
 8003310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	2200      	movs	r2, #0
 8003318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	2200      	movs	r2, #0
 8003320:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003322:	6978      	ldr	r0, [r7, #20]
 8003324:	f7fe fe0e 	bl	8001f44 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003328:	e027      	b.n	800337a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800332a:	7cfb      	ldrb	r3, [r7, #19]
 800332c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003330:	2b28      	cmp	r3, #40	; 0x28
 8003332:	d117      	bne.n	8003364 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f042 0201 	orr.w	r2, r2, #1
 8003342:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003352:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	2200      	movs	r2, #0
 8003358:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	2228      	movs	r2, #40	; 0x28
 800335e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003362:	e007      	b.n	8003374 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	2220      	movs	r2, #32
 8003368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	2200      	movs	r2, #0
 8003370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8003374:	6978      	ldr	r0, [r7, #20]
 8003376:	f7fe fddc 	bl	8001f32 <HAL_I2C_ErrorCallback>
}
 800337a:	bf00      	nop
 800337c:	3718      	adds	r7, #24
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	20000000 	.word	0x20000000
 8003388:	14f8b589 	.word	0x14f8b589

0800338c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800338c:	b480      	push	{r7}
 800338e:	b085      	sub	sp, #20
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003394:	2300      	movs	r3, #0
 8003396:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8003398:	4b13      	ldr	r3, [pc, #76]	; (80033e8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	08db      	lsrs	r3, r3, #3
 800339e:	4a13      	ldr	r2, [pc, #76]	; (80033ec <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80033a0:	fba2 2303 	umull	r2, r3, r2, r3
 80033a4:	0a1a      	lsrs	r2, r3, #8
 80033a6:	4613      	mov	r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	4413      	add	r3, r2
 80033ac:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	3b01      	subs	r3, #1
 80033b2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d107      	bne.n	80033ca <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033be:	f043 0220 	orr.w	r2, r3, #32
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e008      	b.n	80033dc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033d8:	d0e9      	beq.n	80033ae <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80033da:	2300      	movs	r3, #0
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3714      	adds	r7, #20
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bc80      	pop	{r7}
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	20000000 	.word	0x20000000
 80033ec:	14f8b589 	.word	0x14f8b589

080033f0 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033fc:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003400:	d103      	bne.n	800340a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2201      	movs	r2, #1
 8003406:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8003408:	e007      	b.n	800341a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800340e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003412:	d102      	bne.n	800341a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2208      	movs	r2, #8
 8003418:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800341a:	bf00      	nop
 800341c:	370c      	adds	r7, #12
 800341e:	46bd      	mov	sp, r7
 8003420:	bc80      	pop	{r7}
 8003422:	4770      	bx	lr

08003424 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b086      	sub	sp, #24
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d101      	bne.n	8003436 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e272      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0301 	and.w	r3, r3, #1
 800343e:	2b00      	cmp	r3, #0
 8003440:	f000 8087 	beq.w	8003552 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003444:	4b92      	ldr	r3, [pc, #584]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f003 030c 	and.w	r3, r3, #12
 800344c:	2b04      	cmp	r3, #4
 800344e:	d00c      	beq.n	800346a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003450:	4b8f      	ldr	r3, [pc, #572]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f003 030c 	and.w	r3, r3, #12
 8003458:	2b08      	cmp	r3, #8
 800345a:	d112      	bne.n	8003482 <HAL_RCC_OscConfig+0x5e>
 800345c:	4b8c      	ldr	r3, [pc, #560]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003464:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003468:	d10b      	bne.n	8003482 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800346a:	4b89      	ldr	r3, [pc, #548]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d06c      	beq.n	8003550 <HAL_RCC_OscConfig+0x12c>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d168      	bne.n	8003550 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e24c      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800348a:	d106      	bne.n	800349a <HAL_RCC_OscConfig+0x76>
 800348c:	4b80      	ldr	r3, [pc, #512]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a7f      	ldr	r2, [pc, #508]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 8003492:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003496:	6013      	str	r3, [r2, #0]
 8003498:	e02e      	b.n	80034f8 <HAL_RCC_OscConfig+0xd4>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d10c      	bne.n	80034bc <HAL_RCC_OscConfig+0x98>
 80034a2:	4b7b      	ldr	r3, [pc, #492]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a7a      	ldr	r2, [pc, #488]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034ac:	6013      	str	r3, [r2, #0]
 80034ae:	4b78      	ldr	r3, [pc, #480]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a77      	ldr	r2, [pc, #476]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034b8:	6013      	str	r3, [r2, #0]
 80034ba:	e01d      	b.n	80034f8 <HAL_RCC_OscConfig+0xd4>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80034c4:	d10c      	bne.n	80034e0 <HAL_RCC_OscConfig+0xbc>
 80034c6:	4b72      	ldr	r3, [pc, #456]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a71      	ldr	r2, [pc, #452]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034d0:	6013      	str	r3, [r2, #0]
 80034d2:	4b6f      	ldr	r3, [pc, #444]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a6e      	ldr	r2, [pc, #440]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034dc:	6013      	str	r3, [r2, #0]
 80034de:	e00b      	b.n	80034f8 <HAL_RCC_OscConfig+0xd4>
 80034e0:	4b6b      	ldr	r3, [pc, #428]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a6a      	ldr	r2, [pc, #424]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034ea:	6013      	str	r3, [r2, #0]
 80034ec:	4b68      	ldr	r3, [pc, #416]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a67      	ldr	r2, [pc, #412]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d013      	beq.n	8003528 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003500:	f7fd fd58 	bl	8000fb4 <HAL_GetTick>
 8003504:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003506:	e008      	b.n	800351a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003508:	f7fd fd54 	bl	8000fb4 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	2b64      	cmp	r3, #100	; 0x64
 8003514:	d901      	bls.n	800351a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e200      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800351a:	4b5d      	ldr	r3, [pc, #372]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d0f0      	beq.n	8003508 <HAL_RCC_OscConfig+0xe4>
 8003526:	e014      	b.n	8003552 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003528:	f7fd fd44 	bl	8000fb4 <HAL_GetTick>
 800352c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800352e:	e008      	b.n	8003542 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003530:	f7fd fd40 	bl	8000fb4 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	2b64      	cmp	r3, #100	; 0x64
 800353c:	d901      	bls.n	8003542 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e1ec      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003542:	4b53      	ldr	r3, [pc, #332]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d1f0      	bne.n	8003530 <HAL_RCC_OscConfig+0x10c>
 800354e:	e000      	b.n	8003552 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003550:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	2b00      	cmp	r3, #0
 800355c:	d063      	beq.n	8003626 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800355e:	4b4c      	ldr	r3, [pc, #304]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	f003 030c 	and.w	r3, r3, #12
 8003566:	2b00      	cmp	r3, #0
 8003568:	d00b      	beq.n	8003582 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800356a:	4b49      	ldr	r3, [pc, #292]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f003 030c 	and.w	r3, r3, #12
 8003572:	2b08      	cmp	r3, #8
 8003574:	d11c      	bne.n	80035b0 <HAL_RCC_OscConfig+0x18c>
 8003576:	4b46      	ldr	r3, [pc, #280]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d116      	bne.n	80035b0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003582:	4b43      	ldr	r3, [pc, #268]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0302 	and.w	r3, r3, #2
 800358a:	2b00      	cmp	r3, #0
 800358c:	d005      	beq.n	800359a <HAL_RCC_OscConfig+0x176>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	691b      	ldr	r3, [r3, #16]
 8003592:	2b01      	cmp	r3, #1
 8003594:	d001      	beq.n	800359a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e1c0      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800359a:	4b3d      	ldr	r3, [pc, #244]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	00db      	lsls	r3, r3, #3
 80035a8:	4939      	ldr	r1, [pc, #228]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035ae:	e03a      	b.n	8003626 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	691b      	ldr	r3, [r3, #16]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d020      	beq.n	80035fa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035b8:	4b36      	ldr	r3, [pc, #216]	; (8003694 <HAL_RCC_OscConfig+0x270>)
 80035ba:	2201      	movs	r2, #1
 80035bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035be:	f7fd fcf9 	bl	8000fb4 <HAL_GetTick>
 80035c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035c4:	e008      	b.n	80035d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035c6:	f7fd fcf5 	bl	8000fb4 <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d901      	bls.n	80035d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80035d4:	2303      	movs	r3, #3
 80035d6:	e1a1      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035d8:	4b2d      	ldr	r3, [pc, #180]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 0302 	and.w	r3, r3, #2
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d0f0      	beq.n	80035c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035e4:	4b2a      	ldr	r3, [pc, #168]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	695b      	ldr	r3, [r3, #20]
 80035f0:	00db      	lsls	r3, r3, #3
 80035f2:	4927      	ldr	r1, [pc, #156]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	600b      	str	r3, [r1, #0]
 80035f8:	e015      	b.n	8003626 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035fa:	4b26      	ldr	r3, [pc, #152]	; (8003694 <HAL_RCC_OscConfig+0x270>)
 80035fc:	2200      	movs	r2, #0
 80035fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003600:	f7fd fcd8 	bl	8000fb4 <HAL_GetTick>
 8003604:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003606:	e008      	b.n	800361a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003608:	f7fd fcd4 	bl	8000fb4 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b02      	cmp	r3, #2
 8003614:	d901      	bls.n	800361a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e180      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800361a:	4b1d      	ldr	r3, [pc, #116]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0302 	and.w	r3, r3, #2
 8003622:	2b00      	cmp	r3, #0
 8003624:	d1f0      	bne.n	8003608 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0308 	and.w	r3, r3, #8
 800362e:	2b00      	cmp	r3, #0
 8003630:	d03a      	beq.n	80036a8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	699b      	ldr	r3, [r3, #24]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d019      	beq.n	800366e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800363a:	4b17      	ldr	r3, [pc, #92]	; (8003698 <HAL_RCC_OscConfig+0x274>)
 800363c:	2201      	movs	r2, #1
 800363e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003640:	f7fd fcb8 	bl	8000fb4 <HAL_GetTick>
 8003644:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003646:	e008      	b.n	800365a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003648:	f7fd fcb4 	bl	8000fb4 <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	2b02      	cmp	r3, #2
 8003654:	d901      	bls.n	800365a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e160      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800365a:	4b0d      	ldr	r3, [pc, #52]	; (8003690 <HAL_RCC_OscConfig+0x26c>)
 800365c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365e:	f003 0302 	and.w	r3, r3, #2
 8003662:	2b00      	cmp	r3, #0
 8003664:	d0f0      	beq.n	8003648 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003666:	2001      	movs	r0, #1
 8003668:	f000 faba 	bl	8003be0 <RCC_Delay>
 800366c:	e01c      	b.n	80036a8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800366e:	4b0a      	ldr	r3, [pc, #40]	; (8003698 <HAL_RCC_OscConfig+0x274>)
 8003670:	2200      	movs	r2, #0
 8003672:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003674:	f7fd fc9e 	bl	8000fb4 <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800367a:	e00f      	b.n	800369c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800367c:	f7fd fc9a 	bl	8000fb4 <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b02      	cmp	r3, #2
 8003688:	d908      	bls.n	800369c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e146      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
 800368e:	bf00      	nop
 8003690:	40021000 	.word	0x40021000
 8003694:	42420000 	.word	0x42420000
 8003698:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800369c:	4b92      	ldr	r3, [pc, #584]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 800369e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a0:	f003 0302 	and.w	r3, r3, #2
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d1e9      	bne.n	800367c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0304 	and.w	r3, r3, #4
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	f000 80a6 	beq.w	8003802 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036b6:	2300      	movs	r3, #0
 80036b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036ba:	4b8b      	ldr	r3, [pc, #556]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 80036bc:	69db      	ldr	r3, [r3, #28]
 80036be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d10d      	bne.n	80036e2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036c6:	4b88      	ldr	r3, [pc, #544]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 80036c8:	69db      	ldr	r3, [r3, #28]
 80036ca:	4a87      	ldr	r2, [pc, #540]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 80036cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036d0:	61d3      	str	r3, [r2, #28]
 80036d2:	4b85      	ldr	r3, [pc, #532]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 80036d4:	69db      	ldr	r3, [r3, #28]
 80036d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036da:	60bb      	str	r3, [r7, #8]
 80036dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036de:	2301      	movs	r3, #1
 80036e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036e2:	4b82      	ldr	r3, [pc, #520]	; (80038ec <HAL_RCC_OscConfig+0x4c8>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d118      	bne.n	8003720 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036ee:	4b7f      	ldr	r3, [pc, #508]	; (80038ec <HAL_RCC_OscConfig+0x4c8>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a7e      	ldr	r2, [pc, #504]	; (80038ec <HAL_RCC_OscConfig+0x4c8>)
 80036f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036fa:	f7fd fc5b 	bl	8000fb4 <HAL_GetTick>
 80036fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003700:	e008      	b.n	8003714 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003702:	f7fd fc57 	bl	8000fb4 <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	2b64      	cmp	r3, #100	; 0x64
 800370e:	d901      	bls.n	8003714 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e103      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003714:	4b75      	ldr	r3, [pc, #468]	; (80038ec <HAL_RCC_OscConfig+0x4c8>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800371c:	2b00      	cmp	r3, #0
 800371e:	d0f0      	beq.n	8003702 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	2b01      	cmp	r3, #1
 8003726:	d106      	bne.n	8003736 <HAL_RCC_OscConfig+0x312>
 8003728:	4b6f      	ldr	r3, [pc, #444]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 800372a:	6a1b      	ldr	r3, [r3, #32]
 800372c:	4a6e      	ldr	r2, [pc, #440]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 800372e:	f043 0301 	orr.w	r3, r3, #1
 8003732:	6213      	str	r3, [r2, #32]
 8003734:	e02d      	b.n	8003792 <HAL_RCC_OscConfig+0x36e>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d10c      	bne.n	8003758 <HAL_RCC_OscConfig+0x334>
 800373e:	4b6a      	ldr	r3, [pc, #424]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003740:	6a1b      	ldr	r3, [r3, #32]
 8003742:	4a69      	ldr	r2, [pc, #420]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003744:	f023 0301 	bic.w	r3, r3, #1
 8003748:	6213      	str	r3, [r2, #32]
 800374a:	4b67      	ldr	r3, [pc, #412]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 800374c:	6a1b      	ldr	r3, [r3, #32]
 800374e:	4a66      	ldr	r2, [pc, #408]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003750:	f023 0304 	bic.w	r3, r3, #4
 8003754:	6213      	str	r3, [r2, #32]
 8003756:	e01c      	b.n	8003792 <HAL_RCC_OscConfig+0x36e>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	2b05      	cmp	r3, #5
 800375e:	d10c      	bne.n	800377a <HAL_RCC_OscConfig+0x356>
 8003760:	4b61      	ldr	r3, [pc, #388]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003762:	6a1b      	ldr	r3, [r3, #32]
 8003764:	4a60      	ldr	r2, [pc, #384]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003766:	f043 0304 	orr.w	r3, r3, #4
 800376a:	6213      	str	r3, [r2, #32]
 800376c:	4b5e      	ldr	r3, [pc, #376]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 800376e:	6a1b      	ldr	r3, [r3, #32]
 8003770:	4a5d      	ldr	r2, [pc, #372]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003772:	f043 0301 	orr.w	r3, r3, #1
 8003776:	6213      	str	r3, [r2, #32]
 8003778:	e00b      	b.n	8003792 <HAL_RCC_OscConfig+0x36e>
 800377a:	4b5b      	ldr	r3, [pc, #364]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 800377c:	6a1b      	ldr	r3, [r3, #32]
 800377e:	4a5a      	ldr	r2, [pc, #360]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003780:	f023 0301 	bic.w	r3, r3, #1
 8003784:	6213      	str	r3, [r2, #32]
 8003786:	4b58      	ldr	r3, [pc, #352]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003788:	6a1b      	ldr	r3, [r3, #32]
 800378a:	4a57      	ldr	r2, [pc, #348]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 800378c:	f023 0304 	bic.w	r3, r3, #4
 8003790:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d015      	beq.n	80037c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800379a:	f7fd fc0b 	bl	8000fb4 <HAL_GetTick>
 800379e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037a0:	e00a      	b.n	80037b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037a2:	f7fd fc07 	bl	8000fb4 <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d901      	bls.n	80037b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80037b4:	2303      	movs	r3, #3
 80037b6:	e0b1      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037b8:	4b4b      	ldr	r3, [pc, #300]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 80037ba:	6a1b      	ldr	r3, [r3, #32]
 80037bc:	f003 0302 	and.w	r3, r3, #2
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d0ee      	beq.n	80037a2 <HAL_RCC_OscConfig+0x37e>
 80037c4:	e014      	b.n	80037f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037c6:	f7fd fbf5 	bl	8000fb4 <HAL_GetTick>
 80037ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037cc:	e00a      	b.n	80037e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ce:	f7fd fbf1 	bl	8000fb4 <HAL_GetTick>
 80037d2:	4602      	mov	r2, r0
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80037dc:	4293      	cmp	r3, r2
 80037de:	d901      	bls.n	80037e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	e09b      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037e4:	4b40      	ldr	r3, [pc, #256]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 80037e6:	6a1b      	ldr	r3, [r3, #32]
 80037e8:	f003 0302 	and.w	r3, r3, #2
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d1ee      	bne.n	80037ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80037f0:	7dfb      	ldrb	r3, [r7, #23]
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d105      	bne.n	8003802 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037f6:	4b3c      	ldr	r3, [pc, #240]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 80037f8:	69db      	ldr	r3, [r3, #28]
 80037fa:	4a3b      	ldr	r2, [pc, #236]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 80037fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003800:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	69db      	ldr	r3, [r3, #28]
 8003806:	2b00      	cmp	r3, #0
 8003808:	f000 8087 	beq.w	800391a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800380c:	4b36      	ldr	r3, [pc, #216]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f003 030c 	and.w	r3, r3, #12
 8003814:	2b08      	cmp	r3, #8
 8003816:	d061      	beq.n	80038dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	69db      	ldr	r3, [r3, #28]
 800381c:	2b02      	cmp	r3, #2
 800381e:	d146      	bne.n	80038ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003820:	4b33      	ldr	r3, [pc, #204]	; (80038f0 <HAL_RCC_OscConfig+0x4cc>)
 8003822:	2200      	movs	r2, #0
 8003824:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003826:	f7fd fbc5 	bl	8000fb4 <HAL_GetTick>
 800382a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800382c:	e008      	b.n	8003840 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800382e:	f7fd fbc1 	bl	8000fb4 <HAL_GetTick>
 8003832:	4602      	mov	r2, r0
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	2b02      	cmp	r3, #2
 800383a:	d901      	bls.n	8003840 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800383c:	2303      	movs	r3, #3
 800383e:	e06d      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003840:	4b29      	ldr	r3, [pc, #164]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003848:	2b00      	cmp	r3, #0
 800384a:	d1f0      	bne.n	800382e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a1b      	ldr	r3, [r3, #32]
 8003850:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003854:	d108      	bne.n	8003868 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003856:	4b24      	ldr	r3, [pc, #144]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	4921      	ldr	r1, [pc, #132]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003864:	4313      	orrs	r3, r2
 8003866:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003868:	4b1f      	ldr	r3, [pc, #124]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a19      	ldr	r1, [r3, #32]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003878:	430b      	orrs	r3, r1
 800387a:	491b      	ldr	r1, [pc, #108]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 800387c:	4313      	orrs	r3, r2
 800387e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003880:	4b1b      	ldr	r3, [pc, #108]	; (80038f0 <HAL_RCC_OscConfig+0x4cc>)
 8003882:	2201      	movs	r2, #1
 8003884:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003886:	f7fd fb95 	bl	8000fb4 <HAL_GetTick>
 800388a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800388c:	e008      	b.n	80038a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800388e:	f7fd fb91 	bl	8000fb4 <HAL_GetTick>
 8003892:	4602      	mov	r2, r0
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	2b02      	cmp	r3, #2
 800389a:	d901      	bls.n	80038a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e03d      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038a0:	4b11      	ldr	r3, [pc, #68]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d0f0      	beq.n	800388e <HAL_RCC_OscConfig+0x46a>
 80038ac:	e035      	b.n	800391a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038ae:	4b10      	ldr	r3, [pc, #64]	; (80038f0 <HAL_RCC_OscConfig+0x4cc>)
 80038b0:	2200      	movs	r2, #0
 80038b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038b4:	f7fd fb7e 	bl	8000fb4 <HAL_GetTick>
 80038b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038ba:	e008      	b.n	80038ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038bc:	f7fd fb7a 	bl	8000fb4 <HAL_GetTick>
 80038c0:	4602      	mov	r2, r0
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	2b02      	cmp	r3, #2
 80038c8:	d901      	bls.n	80038ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	e026      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038ce:	4b06      	ldr	r3, [pc, #24]	; (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d1f0      	bne.n	80038bc <HAL_RCC_OscConfig+0x498>
 80038da:	e01e      	b.n	800391a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	69db      	ldr	r3, [r3, #28]
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d107      	bne.n	80038f4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e019      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
 80038e8:	40021000 	.word	0x40021000
 80038ec:	40007000 	.word	0x40007000
 80038f0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80038f4:	4b0b      	ldr	r3, [pc, #44]	; (8003924 <HAL_RCC_OscConfig+0x500>)
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6a1b      	ldr	r3, [r3, #32]
 8003904:	429a      	cmp	r2, r3
 8003906:	d106      	bne.n	8003916 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003912:	429a      	cmp	r2, r3
 8003914:	d001      	beq.n	800391a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e000      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800391a:	2300      	movs	r3, #0
}
 800391c:	4618      	mov	r0, r3
 800391e:	3718      	adds	r7, #24
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}
 8003924:	40021000 	.word	0x40021000

08003928 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b084      	sub	sp, #16
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d101      	bne.n	800393c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e0d0      	b.n	8003ade <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800393c:	4b6a      	ldr	r3, [pc, #424]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c0>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0307 	and.w	r3, r3, #7
 8003944:	683a      	ldr	r2, [r7, #0]
 8003946:	429a      	cmp	r2, r3
 8003948:	d910      	bls.n	800396c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800394a:	4b67      	ldr	r3, [pc, #412]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c0>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f023 0207 	bic.w	r2, r3, #7
 8003952:	4965      	ldr	r1, [pc, #404]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c0>)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	4313      	orrs	r3, r2
 8003958:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800395a:	4b63      	ldr	r3, [pc, #396]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c0>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0307 	and.w	r3, r3, #7
 8003962:	683a      	ldr	r2, [r7, #0]
 8003964:	429a      	cmp	r2, r3
 8003966:	d001      	beq.n	800396c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e0b8      	b.n	8003ade <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0302 	and.w	r3, r3, #2
 8003974:	2b00      	cmp	r3, #0
 8003976:	d020      	beq.n	80039ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0304 	and.w	r3, r3, #4
 8003980:	2b00      	cmp	r3, #0
 8003982:	d005      	beq.n	8003990 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003984:	4b59      	ldr	r3, [pc, #356]	; (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	4a58      	ldr	r2, [pc, #352]	; (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 800398a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800398e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0308 	and.w	r3, r3, #8
 8003998:	2b00      	cmp	r3, #0
 800399a:	d005      	beq.n	80039a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800399c:	4b53      	ldr	r3, [pc, #332]	; (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	4a52      	ldr	r2, [pc, #328]	; (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 80039a2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80039a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039a8:	4b50      	ldr	r3, [pc, #320]	; (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	494d      	ldr	r1, [pc, #308]	; (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 80039b6:	4313      	orrs	r3, r2
 80039b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d040      	beq.n	8003a48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d107      	bne.n	80039de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039ce:	4b47      	ldr	r3, [pc, #284]	; (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d115      	bne.n	8003a06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e07f      	b.n	8003ade <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d107      	bne.n	80039f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039e6:	4b41      	ldr	r3, [pc, #260]	; (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d109      	bne.n	8003a06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e073      	b.n	8003ade <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039f6:	4b3d      	ldr	r3, [pc, #244]	; (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0302 	and.w	r3, r3, #2
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d101      	bne.n	8003a06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e06b      	b.n	8003ade <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a06:	4b39      	ldr	r3, [pc, #228]	; (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	f023 0203 	bic.w	r2, r3, #3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	4936      	ldr	r1, [pc, #216]	; (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 8003a14:	4313      	orrs	r3, r2
 8003a16:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a18:	f7fd facc 	bl	8000fb4 <HAL_GetTick>
 8003a1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a1e:	e00a      	b.n	8003a36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a20:	f7fd fac8 	bl	8000fb4 <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d901      	bls.n	8003a36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e053      	b.n	8003ade <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a36:	4b2d      	ldr	r3, [pc, #180]	; (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	f003 020c 	and.w	r2, r3, #12
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d1eb      	bne.n	8003a20 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a48:	4b27      	ldr	r3, [pc, #156]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c0>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0307 	and.w	r3, r3, #7
 8003a50:	683a      	ldr	r2, [r7, #0]
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d210      	bcs.n	8003a78 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a56:	4b24      	ldr	r3, [pc, #144]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c0>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f023 0207 	bic.w	r2, r3, #7
 8003a5e:	4922      	ldr	r1, [pc, #136]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c0>)
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a66:	4b20      	ldr	r3, [pc, #128]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c0>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 0307 	and.w	r3, r3, #7
 8003a6e:	683a      	ldr	r2, [r7, #0]
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d001      	beq.n	8003a78 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e032      	b.n	8003ade <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0304 	and.w	r3, r3, #4
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d008      	beq.n	8003a96 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a84:	4b19      	ldr	r3, [pc, #100]	; (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	68db      	ldr	r3, [r3, #12]
 8003a90:	4916      	ldr	r1, [pc, #88]	; (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 0308 	and.w	r3, r3, #8
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d009      	beq.n	8003ab6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003aa2:	4b12      	ldr	r3, [pc, #72]	; (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	691b      	ldr	r3, [r3, #16]
 8003aae:	00db      	lsls	r3, r3, #3
 8003ab0:	490e      	ldr	r1, [pc, #56]	; (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ab6:	f000 f821 	bl	8003afc <HAL_RCC_GetSysClockFreq>
 8003aba:	4602      	mov	r2, r0
 8003abc:	4b0b      	ldr	r3, [pc, #44]	; (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	091b      	lsrs	r3, r3, #4
 8003ac2:	f003 030f 	and.w	r3, r3, #15
 8003ac6:	490a      	ldr	r1, [pc, #40]	; (8003af0 <HAL_RCC_ClockConfig+0x1c8>)
 8003ac8:	5ccb      	ldrb	r3, [r1, r3]
 8003aca:	fa22 f303 	lsr.w	r3, r2, r3
 8003ace:	4a09      	ldr	r2, [pc, #36]	; (8003af4 <HAL_RCC_ClockConfig+0x1cc>)
 8003ad0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003ad2:	4b09      	ldr	r3, [pc, #36]	; (8003af8 <HAL_RCC_ClockConfig+0x1d0>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7fd fa2a 	bl	8000f30 <HAL_InitTick>

  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3710      	adds	r7, #16
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	40022000 	.word	0x40022000
 8003aec:	40021000 	.word	0x40021000
 8003af0:	08004ab0 	.word	0x08004ab0
 8003af4:	20000000 	.word	0x20000000
 8003af8:	20000004 	.word	0x20000004

08003afc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b087      	sub	sp, #28
 8003b00:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b02:	2300      	movs	r3, #0
 8003b04:	60fb      	str	r3, [r7, #12]
 8003b06:	2300      	movs	r3, #0
 8003b08:	60bb      	str	r3, [r7, #8]
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	617b      	str	r3, [r7, #20]
 8003b0e:	2300      	movs	r3, #0
 8003b10:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003b12:	2300      	movs	r3, #0
 8003b14:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003b16:	4b1e      	ldr	r3, [pc, #120]	; (8003b90 <HAL_RCC_GetSysClockFreq+0x94>)
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f003 030c 	and.w	r3, r3, #12
 8003b22:	2b04      	cmp	r3, #4
 8003b24:	d002      	beq.n	8003b2c <HAL_RCC_GetSysClockFreq+0x30>
 8003b26:	2b08      	cmp	r3, #8
 8003b28:	d003      	beq.n	8003b32 <HAL_RCC_GetSysClockFreq+0x36>
 8003b2a:	e027      	b.n	8003b7c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b2c:	4b19      	ldr	r3, [pc, #100]	; (8003b94 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b2e:	613b      	str	r3, [r7, #16]
      break;
 8003b30:	e027      	b.n	8003b82 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	0c9b      	lsrs	r3, r3, #18
 8003b36:	f003 030f 	and.w	r3, r3, #15
 8003b3a:	4a17      	ldr	r2, [pc, #92]	; (8003b98 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003b3c:	5cd3      	ldrb	r3, [r2, r3]
 8003b3e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d010      	beq.n	8003b6c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003b4a:	4b11      	ldr	r3, [pc, #68]	; (8003b90 <HAL_RCC_GetSysClockFreq+0x94>)
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	0c5b      	lsrs	r3, r3, #17
 8003b50:	f003 0301 	and.w	r3, r3, #1
 8003b54:	4a11      	ldr	r2, [pc, #68]	; (8003b9c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003b56:	5cd3      	ldrb	r3, [r2, r3]
 8003b58:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4a0d      	ldr	r2, [pc, #52]	; (8003b94 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b5e:	fb03 f202 	mul.w	r2, r3, r2
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b68:	617b      	str	r3, [r7, #20]
 8003b6a:	e004      	b.n	8003b76 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	4a0c      	ldr	r2, [pc, #48]	; (8003ba0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003b70:	fb02 f303 	mul.w	r3, r2, r3
 8003b74:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	613b      	str	r3, [r7, #16]
      break;
 8003b7a:	e002      	b.n	8003b82 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b7c:	4b05      	ldr	r3, [pc, #20]	; (8003b94 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b7e:	613b      	str	r3, [r7, #16]
      break;
 8003b80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b82:	693b      	ldr	r3, [r7, #16]
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	371c      	adds	r7, #28
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bc80      	pop	{r7}
 8003b8c:	4770      	bx	lr
 8003b8e:	bf00      	nop
 8003b90:	40021000 	.word	0x40021000
 8003b94:	007a1200 	.word	0x007a1200
 8003b98:	08004ac8 	.word	0x08004ac8
 8003b9c:	08004ad8 	.word	0x08004ad8
 8003ba0:	003d0900 	.word	0x003d0900

08003ba4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ba8:	4b02      	ldr	r3, [pc, #8]	; (8003bb4 <HAL_RCC_GetHCLKFreq+0x10>)
 8003baa:	681b      	ldr	r3, [r3, #0]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bc80      	pop	{r7}
 8003bb2:	4770      	bx	lr
 8003bb4:	20000000 	.word	0x20000000

08003bb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003bbc:	f7ff fff2 	bl	8003ba4 <HAL_RCC_GetHCLKFreq>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	4b05      	ldr	r3, [pc, #20]	; (8003bd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	0a1b      	lsrs	r3, r3, #8
 8003bc8:	f003 0307 	and.w	r3, r3, #7
 8003bcc:	4903      	ldr	r1, [pc, #12]	; (8003bdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bce:	5ccb      	ldrb	r3, [r1, r3]
 8003bd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	40021000 	.word	0x40021000
 8003bdc:	08004ac0 	.word	0x08004ac0

08003be0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b085      	sub	sp, #20
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003be8:	4b0a      	ldr	r3, [pc, #40]	; (8003c14 <RCC_Delay+0x34>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a0a      	ldr	r2, [pc, #40]	; (8003c18 <RCC_Delay+0x38>)
 8003bee:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf2:	0a5b      	lsrs	r3, r3, #9
 8003bf4:	687a      	ldr	r2, [r7, #4]
 8003bf6:	fb02 f303 	mul.w	r3, r2, r3
 8003bfa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003bfc:	bf00      	nop
  }
  while (Delay --);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	1e5a      	subs	r2, r3, #1
 8003c02:	60fa      	str	r2, [r7, #12]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d1f9      	bne.n	8003bfc <RCC_Delay+0x1c>
}
 8003c08:	bf00      	nop
 8003c0a:	bf00      	nop
 8003c0c:	3714      	adds	r7, #20
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bc80      	pop	{r7}
 8003c12:	4770      	bx	lr
 8003c14:	20000000 	.word	0x20000000
 8003c18:	10624dd3 	.word	0x10624dd3

08003c1c <memset>:
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	4402      	add	r2, r0
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d100      	bne.n	8003c26 <memset+0xa>
 8003c24:	4770      	bx	lr
 8003c26:	f803 1b01 	strb.w	r1, [r3], #1
 8003c2a:	e7f9      	b.n	8003c20 <memset+0x4>

08003c2c <__errno>:
 8003c2c:	4b01      	ldr	r3, [pc, #4]	; (8003c34 <__errno+0x8>)
 8003c2e:	6818      	ldr	r0, [r3, #0]
 8003c30:	4770      	bx	lr
 8003c32:	bf00      	nop
 8003c34:	20000058 	.word	0x20000058

08003c38 <__libc_init_array>:
 8003c38:	b570      	push	{r4, r5, r6, lr}
 8003c3a:	2600      	movs	r6, #0
 8003c3c:	4d0c      	ldr	r5, [pc, #48]	; (8003c70 <__libc_init_array+0x38>)
 8003c3e:	4c0d      	ldr	r4, [pc, #52]	; (8003c74 <__libc_init_array+0x3c>)
 8003c40:	1b64      	subs	r4, r4, r5
 8003c42:	10a4      	asrs	r4, r4, #2
 8003c44:	42a6      	cmp	r6, r4
 8003c46:	d109      	bne.n	8003c5c <__libc_init_array+0x24>
 8003c48:	f000 ff24 	bl	8004a94 <_init>
 8003c4c:	2600      	movs	r6, #0
 8003c4e:	4d0a      	ldr	r5, [pc, #40]	; (8003c78 <__libc_init_array+0x40>)
 8003c50:	4c0a      	ldr	r4, [pc, #40]	; (8003c7c <__libc_init_array+0x44>)
 8003c52:	1b64      	subs	r4, r4, r5
 8003c54:	10a4      	asrs	r4, r4, #2
 8003c56:	42a6      	cmp	r6, r4
 8003c58:	d105      	bne.n	8003c66 <__libc_init_array+0x2e>
 8003c5a:	bd70      	pop	{r4, r5, r6, pc}
 8003c5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c60:	4798      	blx	r3
 8003c62:	3601      	adds	r6, #1
 8003c64:	e7ee      	b.n	8003c44 <__libc_init_array+0xc>
 8003c66:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c6a:	4798      	blx	r3
 8003c6c:	3601      	adds	r6, #1
 8003c6e:	e7f2      	b.n	8003c56 <__libc_init_array+0x1e>
 8003c70:	08004b10 	.word	0x08004b10
 8003c74:	08004b10 	.word	0x08004b10
 8003c78:	08004b10 	.word	0x08004b10
 8003c7c:	08004b14 	.word	0x08004b14

08003c80 <pow>:
 8003c80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c84:	4614      	mov	r4, r2
 8003c86:	461d      	mov	r5, r3
 8003c88:	4680      	mov	r8, r0
 8003c8a:	4689      	mov	r9, r1
 8003c8c:	f000 f868 	bl	8003d60 <__ieee754_pow>
 8003c90:	4622      	mov	r2, r4
 8003c92:	4606      	mov	r6, r0
 8003c94:	460f      	mov	r7, r1
 8003c96:	462b      	mov	r3, r5
 8003c98:	4620      	mov	r0, r4
 8003c9a:	4629      	mov	r1, r5
 8003c9c:	f7fc feae 	bl	80009fc <__aeabi_dcmpun>
 8003ca0:	bbc8      	cbnz	r0, 8003d16 <pow+0x96>
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	4640      	mov	r0, r8
 8003ca8:	4649      	mov	r1, r9
 8003caa:	f7fc fe75 	bl	8000998 <__aeabi_dcmpeq>
 8003cae:	b1b8      	cbz	r0, 8003ce0 <pow+0x60>
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	4620      	mov	r0, r4
 8003cb6:	4629      	mov	r1, r5
 8003cb8:	f7fc fe6e 	bl	8000998 <__aeabi_dcmpeq>
 8003cbc:	2800      	cmp	r0, #0
 8003cbe:	d141      	bne.n	8003d44 <pow+0xc4>
 8003cc0:	4620      	mov	r0, r4
 8003cc2:	4629      	mov	r1, r5
 8003cc4:	f000 f844 	bl	8003d50 <finite>
 8003cc8:	b328      	cbz	r0, 8003d16 <pow+0x96>
 8003cca:	2200      	movs	r2, #0
 8003ccc:	2300      	movs	r3, #0
 8003cce:	4620      	mov	r0, r4
 8003cd0:	4629      	mov	r1, r5
 8003cd2:	f7fc fe6b 	bl	80009ac <__aeabi_dcmplt>
 8003cd6:	b1f0      	cbz	r0, 8003d16 <pow+0x96>
 8003cd8:	f7ff ffa8 	bl	8003c2c <__errno>
 8003cdc:	2322      	movs	r3, #34	; 0x22
 8003cde:	e019      	b.n	8003d14 <pow+0x94>
 8003ce0:	4630      	mov	r0, r6
 8003ce2:	4639      	mov	r1, r7
 8003ce4:	f000 f834 	bl	8003d50 <finite>
 8003ce8:	b9c8      	cbnz	r0, 8003d1e <pow+0x9e>
 8003cea:	4640      	mov	r0, r8
 8003cec:	4649      	mov	r1, r9
 8003cee:	f000 f82f 	bl	8003d50 <finite>
 8003cf2:	b1a0      	cbz	r0, 8003d1e <pow+0x9e>
 8003cf4:	4620      	mov	r0, r4
 8003cf6:	4629      	mov	r1, r5
 8003cf8:	f000 f82a 	bl	8003d50 <finite>
 8003cfc:	b178      	cbz	r0, 8003d1e <pow+0x9e>
 8003cfe:	4632      	mov	r2, r6
 8003d00:	463b      	mov	r3, r7
 8003d02:	4630      	mov	r0, r6
 8003d04:	4639      	mov	r1, r7
 8003d06:	f7fc fe79 	bl	80009fc <__aeabi_dcmpun>
 8003d0a:	2800      	cmp	r0, #0
 8003d0c:	d0e4      	beq.n	8003cd8 <pow+0x58>
 8003d0e:	f7ff ff8d 	bl	8003c2c <__errno>
 8003d12:	2321      	movs	r3, #33	; 0x21
 8003d14:	6003      	str	r3, [r0, #0]
 8003d16:	4630      	mov	r0, r6
 8003d18:	4639      	mov	r1, r7
 8003d1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d1e:	2200      	movs	r2, #0
 8003d20:	2300      	movs	r3, #0
 8003d22:	4630      	mov	r0, r6
 8003d24:	4639      	mov	r1, r7
 8003d26:	f7fc fe37 	bl	8000998 <__aeabi_dcmpeq>
 8003d2a:	2800      	cmp	r0, #0
 8003d2c:	d0f3      	beq.n	8003d16 <pow+0x96>
 8003d2e:	4640      	mov	r0, r8
 8003d30:	4649      	mov	r1, r9
 8003d32:	f000 f80d 	bl	8003d50 <finite>
 8003d36:	2800      	cmp	r0, #0
 8003d38:	d0ed      	beq.n	8003d16 <pow+0x96>
 8003d3a:	4620      	mov	r0, r4
 8003d3c:	4629      	mov	r1, r5
 8003d3e:	f000 f807 	bl	8003d50 <finite>
 8003d42:	e7c8      	b.n	8003cd6 <pow+0x56>
 8003d44:	2600      	movs	r6, #0
 8003d46:	4f01      	ldr	r7, [pc, #4]	; (8003d4c <pow+0xcc>)
 8003d48:	e7e5      	b.n	8003d16 <pow+0x96>
 8003d4a:	bf00      	nop
 8003d4c:	3ff00000 	.word	0x3ff00000

08003d50 <finite>:
 8003d50:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8003d54:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8003d58:	0fc0      	lsrs	r0, r0, #31
 8003d5a:	4770      	bx	lr
 8003d5c:	0000      	movs	r0, r0
	...

08003d60 <__ieee754_pow>:
 8003d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d64:	b093      	sub	sp, #76	; 0x4c
 8003d66:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d6a:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 8003d6e:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8003d72:	4689      	mov	r9, r1
 8003d74:	ea56 0102 	orrs.w	r1, r6, r2
 8003d78:	4680      	mov	r8, r0
 8003d7a:	d111      	bne.n	8003da0 <__ieee754_pow+0x40>
 8003d7c:	1803      	adds	r3, r0, r0
 8003d7e:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 8003d82:	4152      	adcs	r2, r2
 8003d84:	4299      	cmp	r1, r3
 8003d86:	4b82      	ldr	r3, [pc, #520]	; (8003f90 <__ieee754_pow+0x230>)
 8003d88:	4193      	sbcs	r3, r2
 8003d8a:	f080 84ba 	bcs.w	8004702 <__ieee754_pow+0x9a2>
 8003d8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003d92:	4640      	mov	r0, r8
 8003d94:	4649      	mov	r1, r9
 8003d96:	f7fc f9e1 	bl	800015c <__adddf3>
 8003d9a:	4683      	mov	fp, r0
 8003d9c:	468c      	mov	ip, r1
 8003d9e:	e06f      	b.n	8003e80 <__ieee754_pow+0x120>
 8003da0:	4b7c      	ldr	r3, [pc, #496]	; (8003f94 <__ieee754_pow+0x234>)
 8003da2:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 8003da6:	429c      	cmp	r4, r3
 8003da8:	464d      	mov	r5, r9
 8003daa:	4682      	mov	sl, r0
 8003dac:	dc06      	bgt.n	8003dbc <__ieee754_pow+0x5c>
 8003dae:	d101      	bne.n	8003db4 <__ieee754_pow+0x54>
 8003db0:	2800      	cmp	r0, #0
 8003db2:	d1ec      	bne.n	8003d8e <__ieee754_pow+0x2e>
 8003db4:	429e      	cmp	r6, r3
 8003db6:	dc01      	bgt.n	8003dbc <__ieee754_pow+0x5c>
 8003db8:	d10f      	bne.n	8003dda <__ieee754_pow+0x7a>
 8003dba:	b172      	cbz	r2, 8003dda <__ieee754_pow+0x7a>
 8003dbc:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8003dc0:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8003dc4:	ea55 050a 	orrs.w	r5, r5, sl
 8003dc8:	d1e1      	bne.n	8003d8e <__ieee754_pow+0x2e>
 8003dca:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8003dce:	18db      	adds	r3, r3, r3
 8003dd0:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8003dd4:	4152      	adcs	r2, r2
 8003dd6:	429d      	cmp	r5, r3
 8003dd8:	e7d5      	b.n	8003d86 <__ieee754_pow+0x26>
 8003dda:	2d00      	cmp	r5, #0
 8003ddc:	da39      	bge.n	8003e52 <__ieee754_pow+0xf2>
 8003dde:	4b6e      	ldr	r3, [pc, #440]	; (8003f98 <__ieee754_pow+0x238>)
 8003de0:	429e      	cmp	r6, r3
 8003de2:	dc52      	bgt.n	8003e8a <__ieee754_pow+0x12a>
 8003de4:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8003de8:	429e      	cmp	r6, r3
 8003dea:	f340 849d 	ble.w	8004728 <__ieee754_pow+0x9c8>
 8003dee:	1533      	asrs	r3, r6, #20
 8003df0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8003df4:	2b14      	cmp	r3, #20
 8003df6:	dd0f      	ble.n	8003e18 <__ieee754_pow+0xb8>
 8003df8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8003dfc:	fa22 f103 	lsr.w	r1, r2, r3
 8003e00:	fa01 f303 	lsl.w	r3, r1, r3
 8003e04:	4293      	cmp	r3, r2
 8003e06:	f040 848f 	bne.w	8004728 <__ieee754_pow+0x9c8>
 8003e0a:	f001 0101 	and.w	r1, r1, #1
 8003e0e:	f1c1 0302 	rsb	r3, r1, #2
 8003e12:	9300      	str	r3, [sp, #0]
 8003e14:	b182      	cbz	r2, 8003e38 <__ieee754_pow+0xd8>
 8003e16:	e05d      	b.n	8003ed4 <__ieee754_pow+0x174>
 8003e18:	2a00      	cmp	r2, #0
 8003e1a:	d159      	bne.n	8003ed0 <__ieee754_pow+0x170>
 8003e1c:	f1c3 0314 	rsb	r3, r3, #20
 8003e20:	fa46 f103 	asr.w	r1, r6, r3
 8003e24:	fa01 f303 	lsl.w	r3, r1, r3
 8003e28:	42b3      	cmp	r3, r6
 8003e2a:	f040 847a 	bne.w	8004722 <__ieee754_pow+0x9c2>
 8003e2e:	f001 0101 	and.w	r1, r1, #1
 8003e32:	f1c1 0302 	rsb	r3, r1, #2
 8003e36:	9300      	str	r3, [sp, #0]
 8003e38:	4b58      	ldr	r3, [pc, #352]	; (8003f9c <__ieee754_pow+0x23c>)
 8003e3a:	429e      	cmp	r6, r3
 8003e3c:	d132      	bne.n	8003ea4 <__ieee754_pow+0x144>
 8003e3e:	2f00      	cmp	r7, #0
 8003e40:	f280 846b 	bge.w	800471a <__ieee754_pow+0x9ba>
 8003e44:	4642      	mov	r2, r8
 8003e46:	464b      	mov	r3, r9
 8003e48:	2000      	movs	r0, #0
 8003e4a:	4954      	ldr	r1, [pc, #336]	; (8003f9c <__ieee754_pow+0x23c>)
 8003e4c:	f7fc fc66 	bl	800071c <__aeabi_ddiv>
 8003e50:	e7a3      	b.n	8003d9a <__ieee754_pow+0x3a>
 8003e52:	2300      	movs	r3, #0
 8003e54:	9300      	str	r3, [sp, #0]
 8003e56:	2a00      	cmp	r2, #0
 8003e58:	d13c      	bne.n	8003ed4 <__ieee754_pow+0x174>
 8003e5a:	4b4e      	ldr	r3, [pc, #312]	; (8003f94 <__ieee754_pow+0x234>)
 8003e5c:	429e      	cmp	r6, r3
 8003e5e:	d1eb      	bne.n	8003e38 <__ieee754_pow+0xd8>
 8003e60:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8003e64:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8003e68:	ea53 030a 	orrs.w	r3, r3, sl
 8003e6c:	f000 8449 	beq.w	8004702 <__ieee754_pow+0x9a2>
 8003e70:	4b4b      	ldr	r3, [pc, #300]	; (8003fa0 <__ieee754_pow+0x240>)
 8003e72:	429c      	cmp	r4, r3
 8003e74:	dd0b      	ble.n	8003e8e <__ieee754_pow+0x12e>
 8003e76:	2f00      	cmp	r7, #0
 8003e78:	f2c0 8449 	blt.w	800470e <__ieee754_pow+0x9ae>
 8003e7c:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8003e80:	4658      	mov	r0, fp
 8003e82:	4661      	mov	r1, ip
 8003e84:	b013      	add	sp, #76	; 0x4c
 8003e86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e8a:	2302      	movs	r3, #2
 8003e8c:	e7e2      	b.n	8003e54 <__ieee754_pow+0xf4>
 8003e8e:	2f00      	cmp	r7, #0
 8003e90:	f04f 0b00 	mov.w	fp, #0
 8003e94:	f04f 0c00 	mov.w	ip, #0
 8003e98:	daf2      	bge.n	8003e80 <__ieee754_pow+0x120>
 8003e9a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8003e9e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 8003ea2:	e7ed      	b.n	8003e80 <__ieee754_pow+0x120>
 8003ea4:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8003ea8:	d106      	bne.n	8003eb8 <__ieee754_pow+0x158>
 8003eaa:	4642      	mov	r2, r8
 8003eac:	464b      	mov	r3, r9
 8003eae:	4640      	mov	r0, r8
 8003eb0:	4649      	mov	r1, r9
 8003eb2:	f7fc fb09 	bl	80004c8 <__aeabi_dmul>
 8003eb6:	e770      	b.n	8003d9a <__ieee754_pow+0x3a>
 8003eb8:	4b3a      	ldr	r3, [pc, #232]	; (8003fa4 <__ieee754_pow+0x244>)
 8003eba:	429f      	cmp	r7, r3
 8003ebc:	d10a      	bne.n	8003ed4 <__ieee754_pow+0x174>
 8003ebe:	2d00      	cmp	r5, #0
 8003ec0:	db08      	blt.n	8003ed4 <__ieee754_pow+0x174>
 8003ec2:	4640      	mov	r0, r8
 8003ec4:	4649      	mov	r1, r9
 8003ec6:	b013      	add	sp, #76	; 0x4c
 8003ec8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ecc:	f000 bd0a 	b.w	80048e4 <__ieee754_sqrt>
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	9300      	str	r3, [sp, #0]
 8003ed4:	4640      	mov	r0, r8
 8003ed6:	4649      	mov	r1, r9
 8003ed8:	f000 fc58 	bl	800478c <fabs>
 8003edc:	4683      	mov	fp, r0
 8003ede:	468c      	mov	ip, r1
 8003ee0:	f1ba 0f00 	cmp.w	sl, #0
 8003ee4:	d128      	bne.n	8003f38 <__ieee754_pow+0x1d8>
 8003ee6:	b124      	cbz	r4, 8003ef2 <__ieee754_pow+0x192>
 8003ee8:	4b2c      	ldr	r3, [pc, #176]	; (8003f9c <__ieee754_pow+0x23c>)
 8003eea:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d122      	bne.n	8003f38 <__ieee754_pow+0x1d8>
 8003ef2:	2f00      	cmp	r7, #0
 8003ef4:	da07      	bge.n	8003f06 <__ieee754_pow+0x1a6>
 8003ef6:	465a      	mov	r2, fp
 8003ef8:	4663      	mov	r3, ip
 8003efa:	2000      	movs	r0, #0
 8003efc:	4927      	ldr	r1, [pc, #156]	; (8003f9c <__ieee754_pow+0x23c>)
 8003efe:	f7fc fc0d 	bl	800071c <__aeabi_ddiv>
 8003f02:	4683      	mov	fp, r0
 8003f04:	468c      	mov	ip, r1
 8003f06:	2d00      	cmp	r5, #0
 8003f08:	daba      	bge.n	8003e80 <__ieee754_pow+0x120>
 8003f0a:	9b00      	ldr	r3, [sp, #0]
 8003f0c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8003f10:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8003f14:	431c      	orrs	r4, r3
 8003f16:	d108      	bne.n	8003f2a <__ieee754_pow+0x1ca>
 8003f18:	465a      	mov	r2, fp
 8003f1a:	4663      	mov	r3, ip
 8003f1c:	4658      	mov	r0, fp
 8003f1e:	4661      	mov	r1, ip
 8003f20:	f7fc f91a 	bl	8000158 <__aeabi_dsub>
 8003f24:	4602      	mov	r2, r0
 8003f26:	460b      	mov	r3, r1
 8003f28:	e790      	b.n	8003e4c <__ieee754_pow+0xec>
 8003f2a:	9b00      	ldr	r3, [sp, #0]
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d1a7      	bne.n	8003e80 <__ieee754_pow+0x120>
 8003f30:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8003f34:	469c      	mov	ip, r3
 8003f36:	e7a3      	b.n	8003e80 <__ieee754_pow+0x120>
 8003f38:	0feb      	lsrs	r3, r5, #31
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	930c      	str	r3, [sp, #48]	; 0x30
 8003f3e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003f40:	9b00      	ldr	r3, [sp, #0]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	d104      	bne.n	8003f50 <__ieee754_pow+0x1f0>
 8003f46:	4642      	mov	r2, r8
 8003f48:	464b      	mov	r3, r9
 8003f4a:	4640      	mov	r0, r8
 8003f4c:	4649      	mov	r1, r9
 8003f4e:	e7e7      	b.n	8003f20 <__ieee754_pow+0x1c0>
 8003f50:	4b15      	ldr	r3, [pc, #84]	; (8003fa8 <__ieee754_pow+0x248>)
 8003f52:	429e      	cmp	r6, r3
 8003f54:	f340 80f6 	ble.w	8004144 <__ieee754_pow+0x3e4>
 8003f58:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8003f5c:	429e      	cmp	r6, r3
 8003f5e:	4b10      	ldr	r3, [pc, #64]	; (8003fa0 <__ieee754_pow+0x240>)
 8003f60:	dd09      	ble.n	8003f76 <__ieee754_pow+0x216>
 8003f62:	429c      	cmp	r4, r3
 8003f64:	dc0c      	bgt.n	8003f80 <__ieee754_pow+0x220>
 8003f66:	2f00      	cmp	r7, #0
 8003f68:	da0c      	bge.n	8003f84 <__ieee754_pow+0x224>
 8003f6a:	2000      	movs	r0, #0
 8003f6c:	b013      	add	sp, #76	; 0x4c
 8003f6e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f72:	f000 bcb2 	b.w	80048da <__math_oflow>
 8003f76:	429c      	cmp	r4, r3
 8003f78:	dbf5      	blt.n	8003f66 <__ieee754_pow+0x206>
 8003f7a:	4b08      	ldr	r3, [pc, #32]	; (8003f9c <__ieee754_pow+0x23c>)
 8003f7c:	429c      	cmp	r4, r3
 8003f7e:	dd15      	ble.n	8003fac <__ieee754_pow+0x24c>
 8003f80:	2f00      	cmp	r7, #0
 8003f82:	dcf2      	bgt.n	8003f6a <__ieee754_pow+0x20a>
 8003f84:	2000      	movs	r0, #0
 8003f86:	b013      	add	sp, #76	; 0x4c
 8003f88:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f8c:	f000 bca0 	b.w	80048d0 <__math_uflow>
 8003f90:	fff00000 	.word	0xfff00000
 8003f94:	7ff00000 	.word	0x7ff00000
 8003f98:	433fffff 	.word	0x433fffff
 8003f9c:	3ff00000 	.word	0x3ff00000
 8003fa0:	3fefffff 	.word	0x3fefffff
 8003fa4:	3fe00000 	.word	0x3fe00000
 8003fa8:	41e00000 	.word	0x41e00000
 8003fac:	4661      	mov	r1, ip
 8003fae:	2200      	movs	r2, #0
 8003fb0:	4658      	mov	r0, fp
 8003fb2:	4b5f      	ldr	r3, [pc, #380]	; (8004130 <__ieee754_pow+0x3d0>)
 8003fb4:	f7fc f8d0 	bl	8000158 <__aeabi_dsub>
 8003fb8:	a355      	add	r3, pc, #340	; (adr r3, 8004110 <__ieee754_pow+0x3b0>)
 8003fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fbe:	4604      	mov	r4, r0
 8003fc0:	460d      	mov	r5, r1
 8003fc2:	f7fc fa81 	bl	80004c8 <__aeabi_dmul>
 8003fc6:	a354      	add	r3, pc, #336	; (adr r3, 8004118 <__ieee754_pow+0x3b8>)
 8003fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fcc:	4606      	mov	r6, r0
 8003fce:	460f      	mov	r7, r1
 8003fd0:	4620      	mov	r0, r4
 8003fd2:	4629      	mov	r1, r5
 8003fd4:	f7fc fa78 	bl	80004c8 <__aeabi_dmul>
 8003fd8:	2200      	movs	r2, #0
 8003fda:	4682      	mov	sl, r0
 8003fdc:	468b      	mov	fp, r1
 8003fde:	4620      	mov	r0, r4
 8003fe0:	4629      	mov	r1, r5
 8003fe2:	4b54      	ldr	r3, [pc, #336]	; (8004134 <__ieee754_pow+0x3d4>)
 8003fe4:	f7fc fa70 	bl	80004c8 <__aeabi_dmul>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	460b      	mov	r3, r1
 8003fec:	a14c      	add	r1, pc, #304	; (adr r1, 8004120 <__ieee754_pow+0x3c0>)
 8003fee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003ff2:	f7fc f8b1 	bl	8000158 <__aeabi_dsub>
 8003ff6:	4622      	mov	r2, r4
 8003ff8:	462b      	mov	r3, r5
 8003ffa:	f7fc fa65 	bl	80004c8 <__aeabi_dmul>
 8003ffe:	4602      	mov	r2, r0
 8004000:	460b      	mov	r3, r1
 8004002:	2000      	movs	r0, #0
 8004004:	494c      	ldr	r1, [pc, #304]	; (8004138 <__ieee754_pow+0x3d8>)
 8004006:	f7fc f8a7 	bl	8000158 <__aeabi_dsub>
 800400a:	4622      	mov	r2, r4
 800400c:	462b      	mov	r3, r5
 800400e:	4680      	mov	r8, r0
 8004010:	4689      	mov	r9, r1
 8004012:	4620      	mov	r0, r4
 8004014:	4629      	mov	r1, r5
 8004016:	f7fc fa57 	bl	80004c8 <__aeabi_dmul>
 800401a:	4602      	mov	r2, r0
 800401c:	460b      	mov	r3, r1
 800401e:	4640      	mov	r0, r8
 8004020:	4649      	mov	r1, r9
 8004022:	f7fc fa51 	bl	80004c8 <__aeabi_dmul>
 8004026:	a340      	add	r3, pc, #256	; (adr r3, 8004128 <__ieee754_pow+0x3c8>)
 8004028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800402c:	f7fc fa4c 	bl	80004c8 <__aeabi_dmul>
 8004030:	4602      	mov	r2, r0
 8004032:	460b      	mov	r3, r1
 8004034:	4650      	mov	r0, sl
 8004036:	4659      	mov	r1, fp
 8004038:	f7fc f88e 	bl	8000158 <__aeabi_dsub>
 800403c:	4602      	mov	r2, r0
 800403e:	460b      	mov	r3, r1
 8004040:	4604      	mov	r4, r0
 8004042:	460d      	mov	r5, r1
 8004044:	4630      	mov	r0, r6
 8004046:	4639      	mov	r1, r7
 8004048:	f7fc f888 	bl	800015c <__adddf3>
 800404c:	2000      	movs	r0, #0
 800404e:	4632      	mov	r2, r6
 8004050:	463b      	mov	r3, r7
 8004052:	4682      	mov	sl, r0
 8004054:	468b      	mov	fp, r1
 8004056:	f7fc f87f 	bl	8000158 <__aeabi_dsub>
 800405a:	4602      	mov	r2, r0
 800405c:	460b      	mov	r3, r1
 800405e:	4620      	mov	r0, r4
 8004060:	4629      	mov	r1, r5
 8004062:	f7fc f879 	bl	8000158 <__aeabi_dsub>
 8004066:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800406a:	9b00      	ldr	r3, [sp, #0]
 800406c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800406e:	3b01      	subs	r3, #1
 8004070:	4313      	orrs	r3, r2
 8004072:	f04f 0600 	mov.w	r6, #0
 8004076:	f04f 0200 	mov.w	r2, #0
 800407a:	bf0c      	ite	eq
 800407c:	4b2f      	ldreq	r3, [pc, #188]	; (800413c <__ieee754_pow+0x3dc>)
 800407e:	4b2c      	ldrne	r3, [pc, #176]	; (8004130 <__ieee754_pow+0x3d0>)
 8004080:	4604      	mov	r4, r0
 8004082:	460d      	mov	r5, r1
 8004084:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004088:	e9cd 2300 	strd	r2, r3, [sp]
 800408c:	4632      	mov	r2, r6
 800408e:	463b      	mov	r3, r7
 8004090:	f7fc f862 	bl	8000158 <__aeabi_dsub>
 8004094:	4652      	mov	r2, sl
 8004096:	465b      	mov	r3, fp
 8004098:	f7fc fa16 	bl	80004c8 <__aeabi_dmul>
 800409c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80040a0:	4680      	mov	r8, r0
 80040a2:	4689      	mov	r9, r1
 80040a4:	4620      	mov	r0, r4
 80040a6:	4629      	mov	r1, r5
 80040a8:	f7fc fa0e 	bl	80004c8 <__aeabi_dmul>
 80040ac:	4602      	mov	r2, r0
 80040ae:	460b      	mov	r3, r1
 80040b0:	4640      	mov	r0, r8
 80040b2:	4649      	mov	r1, r9
 80040b4:	f7fc f852 	bl	800015c <__adddf3>
 80040b8:	4632      	mov	r2, r6
 80040ba:	463b      	mov	r3, r7
 80040bc:	4680      	mov	r8, r0
 80040be:	4689      	mov	r9, r1
 80040c0:	4650      	mov	r0, sl
 80040c2:	4659      	mov	r1, fp
 80040c4:	f7fc fa00 	bl	80004c8 <__aeabi_dmul>
 80040c8:	4604      	mov	r4, r0
 80040ca:	460d      	mov	r5, r1
 80040cc:	460b      	mov	r3, r1
 80040ce:	4602      	mov	r2, r0
 80040d0:	4649      	mov	r1, r9
 80040d2:	4640      	mov	r0, r8
 80040d4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80040d8:	f7fc f840 	bl	800015c <__adddf3>
 80040dc:	4b18      	ldr	r3, [pc, #96]	; (8004140 <__ieee754_pow+0x3e0>)
 80040de:	4682      	mov	sl, r0
 80040e0:	4299      	cmp	r1, r3
 80040e2:	460f      	mov	r7, r1
 80040e4:	460e      	mov	r6, r1
 80040e6:	f340 82e7 	ble.w	80046b8 <__ieee754_pow+0x958>
 80040ea:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80040ee:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80040f2:	4303      	orrs	r3, r0
 80040f4:	f000 81e2 	beq.w	80044bc <__ieee754_pow+0x75c>
 80040f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80040fc:	2200      	movs	r2, #0
 80040fe:	2300      	movs	r3, #0
 8004100:	f7fc fc54 	bl	80009ac <__aeabi_dcmplt>
 8004104:	3800      	subs	r0, #0
 8004106:	bf18      	it	ne
 8004108:	2001      	movne	r0, #1
 800410a:	e72f      	b.n	8003f6c <__ieee754_pow+0x20c>
 800410c:	f3af 8000 	nop.w
 8004110:	60000000 	.word	0x60000000
 8004114:	3ff71547 	.word	0x3ff71547
 8004118:	f85ddf44 	.word	0xf85ddf44
 800411c:	3e54ae0b 	.word	0x3e54ae0b
 8004120:	55555555 	.word	0x55555555
 8004124:	3fd55555 	.word	0x3fd55555
 8004128:	652b82fe 	.word	0x652b82fe
 800412c:	3ff71547 	.word	0x3ff71547
 8004130:	3ff00000 	.word	0x3ff00000
 8004134:	3fd00000 	.word	0x3fd00000
 8004138:	3fe00000 	.word	0x3fe00000
 800413c:	bff00000 	.word	0xbff00000
 8004140:	408fffff 	.word	0x408fffff
 8004144:	4bd4      	ldr	r3, [pc, #848]	; (8004498 <__ieee754_pow+0x738>)
 8004146:	2200      	movs	r2, #0
 8004148:	402b      	ands	r3, r5
 800414a:	b943      	cbnz	r3, 800415e <__ieee754_pow+0x3fe>
 800414c:	4658      	mov	r0, fp
 800414e:	4661      	mov	r1, ip
 8004150:	4bd2      	ldr	r3, [pc, #840]	; (800449c <__ieee754_pow+0x73c>)
 8004152:	f7fc f9b9 	bl	80004c8 <__aeabi_dmul>
 8004156:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800415a:	4683      	mov	fp, r0
 800415c:	460c      	mov	r4, r1
 800415e:	1523      	asrs	r3, r4, #20
 8004160:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004164:	4413      	add	r3, r2
 8004166:	930b      	str	r3, [sp, #44]	; 0x2c
 8004168:	4bcd      	ldr	r3, [pc, #820]	; (80044a0 <__ieee754_pow+0x740>)
 800416a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800416e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8004172:	429c      	cmp	r4, r3
 8004174:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8004178:	dd08      	ble.n	800418c <__ieee754_pow+0x42c>
 800417a:	4bca      	ldr	r3, [pc, #808]	; (80044a4 <__ieee754_pow+0x744>)
 800417c:	429c      	cmp	r4, r3
 800417e:	f340 8164 	ble.w	800444a <__ieee754_pow+0x6ea>
 8004182:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004184:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8004188:	3301      	adds	r3, #1
 800418a:	930b      	str	r3, [sp, #44]	; 0x2c
 800418c:	2600      	movs	r6, #0
 800418e:	00f3      	lsls	r3, r6, #3
 8004190:	930d      	str	r3, [sp, #52]	; 0x34
 8004192:	4bc5      	ldr	r3, [pc, #788]	; (80044a8 <__ieee754_pow+0x748>)
 8004194:	4658      	mov	r0, fp
 8004196:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800419a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800419e:	4629      	mov	r1, r5
 80041a0:	461a      	mov	r2, r3
 80041a2:	e9cd 3408 	strd	r3, r4, [sp, #32]
 80041a6:	4623      	mov	r3, r4
 80041a8:	f7fb ffd6 	bl	8000158 <__aeabi_dsub>
 80041ac:	46da      	mov	sl, fp
 80041ae:	462b      	mov	r3, r5
 80041b0:	4652      	mov	r2, sl
 80041b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80041b6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80041ba:	f7fb ffcf 	bl	800015c <__adddf3>
 80041be:	4602      	mov	r2, r0
 80041c0:	460b      	mov	r3, r1
 80041c2:	2000      	movs	r0, #0
 80041c4:	49b9      	ldr	r1, [pc, #740]	; (80044ac <__ieee754_pow+0x74c>)
 80041c6:	f7fc faa9 	bl	800071c <__aeabi_ddiv>
 80041ca:	4602      	mov	r2, r0
 80041cc:	460b      	mov	r3, r1
 80041ce:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80041d2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80041d6:	f7fc f977 	bl	80004c8 <__aeabi_dmul>
 80041da:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80041de:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 80041e2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80041e6:	2300      	movs	r3, #0
 80041e8:	2200      	movs	r2, #0
 80041ea:	46ab      	mov	fp, r5
 80041ec:	106d      	asrs	r5, r5, #1
 80041ee:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80041f2:	9304      	str	r3, [sp, #16]
 80041f4:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80041f8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80041fc:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8004200:	4640      	mov	r0, r8
 8004202:	4649      	mov	r1, r9
 8004204:	4614      	mov	r4, r2
 8004206:	461d      	mov	r5, r3
 8004208:	f7fc f95e 	bl	80004c8 <__aeabi_dmul>
 800420c:	4602      	mov	r2, r0
 800420e:	460b      	mov	r3, r1
 8004210:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004214:	f7fb ffa0 	bl	8000158 <__aeabi_dsub>
 8004218:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800421c:	4606      	mov	r6, r0
 800421e:	460f      	mov	r7, r1
 8004220:	4620      	mov	r0, r4
 8004222:	4629      	mov	r1, r5
 8004224:	f7fb ff98 	bl	8000158 <__aeabi_dsub>
 8004228:	4602      	mov	r2, r0
 800422a:	460b      	mov	r3, r1
 800422c:	4650      	mov	r0, sl
 800422e:	4659      	mov	r1, fp
 8004230:	f7fb ff92 	bl	8000158 <__aeabi_dsub>
 8004234:	4642      	mov	r2, r8
 8004236:	464b      	mov	r3, r9
 8004238:	f7fc f946 	bl	80004c8 <__aeabi_dmul>
 800423c:	4602      	mov	r2, r0
 800423e:	460b      	mov	r3, r1
 8004240:	4630      	mov	r0, r6
 8004242:	4639      	mov	r1, r7
 8004244:	f7fb ff88 	bl	8000158 <__aeabi_dsub>
 8004248:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800424c:	f7fc f93c 	bl	80004c8 <__aeabi_dmul>
 8004250:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004254:	4682      	mov	sl, r0
 8004256:	468b      	mov	fp, r1
 8004258:	4610      	mov	r0, r2
 800425a:	4619      	mov	r1, r3
 800425c:	f7fc f934 	bl	80004c8 <__aeabi_dmul>
 8004260:	a37b      	add	r3, pc, #492	; (adr r3, 8004450 <__ieee754_pow+0x6f0>)
 8004262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004266:	4604      	mov	r4, r0
 8004268:	460d      	mov	r5, r1
 800426a:	f7fc f92d 	bl	80004c8 <__aeabi_dmul>
 800426e:	a37a      	add	r3, pc, #488	; (adr r3, 8004458 <__ieee754_pow+0x6f8>)
 8004270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004274:	f7fb ff72 	bl	800015c <__adddf3>
 8004278:	4622      	mov	r2, r4
 800427a:	462b      	mov	r3, r5
 800427c:	f7fc f924 	bl	80004c8 <__aeabi_dmul>
 8004280:	a377      	add	r3, pc, #476	; (adr r3, 8004460 <__ieee754_pow+0x700>)
 8004282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004286:	f7fb ff69 	bl	800015c <__adddf3>
 800428a:	4622      	mov	r2, r4
 800428c:	462b      	mov	r3, r5
 800428e:	f7fc f91b 	bl	80004c8 <__aeabi_dmul>
 8004292:	a375      	add	r3, pc, #468	; (adr r3, 8004468 <__ieee754_pow+0x708>)
 8004294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004298:	f7fb ff60 	bl	800015c <__adddf3>
 800429c:	4622      	mov	r2, r4
 800429e:	462b      	mov	r3, r5
 80042a0:	f7fc f912 	bl	80004c8 <__aeabi_dmul>
 80042a4:	a372      	add	r3, pc, #456	; (adr r3, 8004470 <__ieee754_pow+0x710>)
 80042a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042aa:	f7fb ff57 	bl	800015c <__adddf3>
 80042ae:	4622      	mov	r2, r4
 80042b0:	462b      	mov	r3, r5
 80042b2:	f7fc f909 	bl	80004c8 <__aeabi_dmul>
 80042b6:	a370      	add	r3, pc, #448	; (adr r3, 8004478 <__ieee754_pow+0x718>)
 80042b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042bc:	f7fb ff4e 	bl	800015c <__adddf3>
 80042c0:	4622      	mov	r2, r4
 80042c2:	4606      	mov	r6, r0
 80042c4:	460f      	mov	r7, r1
 80042c6:	462b      	mov	r3, r5
 80042c8:	4620      	mov	r0, r4
 80042ca:	4629      	mov	r1, r5
 80042cc:	f7fc f8fc 	bl	80004c8 <__aeabi_dmul>
 80042d0:	4602      	mov	r2, r0
 80042d2:	460b      	mov	r3, r1
 80042d4:	4630      	mov	r0, r6
 80042d6:	4639      	mov	r1, r7
 80042d8:	f7fc f8f6 	bl	80004c8 <__aeabi_dmul>
 80042dc:	4604      	mov	r4, r0
 80042de:	460d      	mov	r5, r1
 80042e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80042e4:	4642      	mov	r2, r8
 80042e6:	464b      	mov	r3, r9
 80042e8:	f7fb ff38 	bl	800015c <__adddf3>
 80042ec:	4652      	mov	r2, sl
 80042ee:	465b      	mov	r3, fp
 80042f0:	f7fc f8ea 	bl	80004c8 <__aeabi_dmul>
 80042f4:	4622      	mov	r2, r4
 80042f6:	462b      	mov	r3, r5
 80042f8:	f7fb ff30 	bl	800015c <__adddf3>
 80042fc:	4642      	mov	r2, r8
 80042fe:	4606      	mov	r6, r0
 8004300:	460f      	mov	r7, r1
 8004302:	464b      	mov	r3, r9
 8004304:	4640      	mov	r0, r8
 8004306:	4649      	mov	r1, r9
 8004308:	f7fc f8de 	bl	80004c8 <__aeabi_dmul>
 800430c:	4602      	mov	r2, r0
 800430e:	460b      	mov	r3, r1
 8004310:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004314:	2200      	movs	r2, #0
 8004316:	4b66      	ldr	r3, [pc, #408]	; (80044b0 <__ieee754_pow+0x750>)
 8004318:	f7fb ff20 	bl	800015c <__adddf3>
 800431c:	4632      	mov	r2, r6
 800431e:	463b      	mov	r3, r7
 8004320:	f7fb ff1c 	bl	800015c <__adddf3>
 8004324:	2400      	movs	r4, #0
 8004326:	460d      	mov	r5, r1
 8004328:	4622      	mov	r2, r4
 800432a:	460b      	mov	r3, r1
 800432c:	4640      	mov	r0, r8
 800432e:	4649      	mov	r1, r9
 8004330:	f7fc f8ca 	bl	80004c8 <__aeabi_dmul>
 8004334:	2200      	movs	r2, #0
 8004336:	4680      	mov	r8, r0
 8004338:	4689      	mov	r9, r1
 800433a:	4620      	mov	r0, r4
 800433c:	4629      	mov	r1, r5
 800433e:	4b5c      	ldr	r3, [pc, #368]	; (80044b0 <__ieee754_pow+0x750>)
 8004340:	f7fb ff0a 	bl	8000158 <__aeabi_dsub>
 8004344:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004348:	f7fb ff06 	bl	8000158 <__aeabi_dsub>
 800434c:	4602      	mov	r2, r0
 800434e:	460b      	mov	r3, r1
 8004350:	4630      	mov	r0, r6
 8004352:	4639      	mov	r1, r7
 8004354:	f7fb ff00 	bl	8000158 <__aeabi_dsub>
 8004358:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800435c:	f7fc f8b4 	bl	80004c8 <__aeabi_dmul>
 8004360:	4622      	mov	r2, r4
 8004362:	4606      	mov	r6, r0
 8004364:	460f      	mov	r7, r1
 8004366:	462b      	mov	r3, r5
 8004368:	4650      	mov	r0, sl
 800436a:	4659      	mov	r1, fp
 800436c:	f7fc f8ac 	bl	80004c8 <__aeabi_dmul>
 8004370:	4602      	mov	r2, r0
 8004372:	460b      	mov	r3, r1
 8004374:	4630      	mov	r0, r6
 8004376:	4639      	mov	r1, r7
 8004378:	f7fb fef0 	bl	800015c <__adddf3>
 800437c:	2400      	movs	r4, #0
 800437e:	4606      	mov	r6, r0
 8004380:	460f      	mov	r7, r1
 8004382:	4602      	mov	r2, r0
 8004384:	460b      	mov	r3, r1
 8004386:	4640      	mov	r0, r8
 8004388:	4649      	mov	r1, r9
 800438a:	f7fb fee7 	bl	800015c <__adddf3>
 800438e:	a33c      	add	r3, pc, #240	; (adr r3, 8004480 <__ieee754_pow+0x720>)
 8004390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004394:	4620      	mov	r0, r4
 8004396:	460d      	mov	r5, r1
 8004398:	f7fc f896 	bl	80004c8 <__aeabi_dmul>
 800439c:	4642      	mov	r2, r8
 800439e:	464b      	mov	r3, r9
 80043a0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80043a4:	4620      	mov	r0, r4
 80043a6:	4629      	mov	r1, r5
 80043a8:	f7fb fed6 	bl	8000158 <__aeabi_dsub>
 80043ac:	4602      	mov	r2, r0
 80043ae:	460b      	mov	r3, r1
 80043b0:	4630      	mov	r0, r6
 80043b2:	4639      	mov	r1, r7
 80043b4:	f7fb fed0 	bl	8000158 <__aeabi_dsub>
 80043b8:	a333      	add	r3, pc, #204	; (adr r3, 8004488 <__ieee754_pow+0x728>)
 80043ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043be:	f7fc f883 	bl	80004c8 <__aeabi_dmul>
 80043c2:	a333      	add	r3, pc, #204	; (adr r3, 8004490 <__ieee754_pow+0x730>)
 80043c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c8:	4606      	mov	r6, r0
 80043ca:	460f      	mov	r7, r1
 80043cc:	4620      	mov	r0, r4
 80043ce:	4629      	mov	r1, r5
 80043d0:	f7fc f87a 	bl	80004c8 <__aeabi_dmul>
 80043d4:	4602      	mov	r2, r0
 80043d6:	460b      	mov	r3, r1
 80043d8:	4630      	mov	r0, r6
 80043da:	4639      	mov	r1, r7
 80043dc:	f7fb febe 	bl	800015c <__adddf3>
 80043e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80043e2:	4b34      	ldr	r3, [pc, #208]	; (80044b4 <__ieee754_pow+0x754>)
 80043e4:	4413      	add	r3, r2
 80043e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ea:	f7fb feb7 	bl	800015c <__adddf3>
 80043ee:	4680      	mov	r8, r0
 80043f0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80043f2:	4689      	mov	r9, r1
 80043f4:	f7fb fffe 	bl	80003f4 <__aeabi_i2d>
 80043f8:	4604      	mov	r4, r0
 80043fa:	460d      	mov	r5, r1
 80043fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004400:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004402:	4b2d      	ldr	r3, [pc, #180]	; (80044b8 <__ieee754_pow+0x758>)
 8004404:	4413      	add	r3, r2
 8004406:	e9d3 6700 	ldrd	r6, r7, [r3]
 800440a:	4642      	mov	r2, r8
 800440c:	464b      	mov	r3, r9
 800440e:	f7fb fea5 	bl	800015c <__adddf3>
 8004412:	4632      	mov	r2, r6
 8004414:	463b      	mov	r3, r7
 8004416:	f7fb fea1 	bl	800015c <__adddf3>
 800441a:	4622      	mov	r2, r4
 800441c:	462b      	mov	r3, r5
 800441e:	f7fb fe9d 	bl	800015c <__adddf3>
 8004422:	2000      	movs	r0, #0
 8004424:	4622      	mov	r2, r4
 8004426:	462b      	mov	r3, r5
 8004428:	4682      	mov	sl, r0
 800442a:	468b      	mov	fp, r1
 800442c:	f7fb fe94 	bl	8000158 <__aeabi_dsub>
 8004430:	4632      	mov	r2, r6
 8004432:	463b      	mov	r3, r7
 8004434:	f7fb fe90 	bl	8000158 <__aeabi_dsub>
 8004438:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800443c:	f7fb fe8c 	bl	8000158 <__aeabi_dsub>
 8004440:	4602      	mov	r2, r0
 8004442:	460b      	mov	r3, r1
 8004444:	4640      	mov	r0, r8
 8004446:	4649      	mov	r1, r9
 8004448:	e60b      	b.n	8004062 <__ieee754_pow+0x302>
 800444a:	2601      	movs	r6, #1
 800444c:	e69f      	b.n	800418e <__ieee754_pow+0x42e>
 800444e:	bf00      	nop
 8004450:	4a454eef 	.word	0x4a454eef
 8004454:	3fca7e28 	.word	0x3fca7e28
 8004458:	93c9db65 	.word	0x93c9db65
 800445c:	3fcd864a 	.word	0x3fcd864a
 8004460:	a91d4101 	.word	0xa91d4101
 8004464:	3fd17460 	.word	0x3fd17460
 8004468:	518f264d 	.word	0x518f264d
 800446c:	3fd55555 	.word	0x3fd55555
 8004470:	db6fabff 	.word	0xdb6fabff
 8004474:	3fdb6db6 	.word	0x3fdb6db6
 8004478:	33333303 	.word	0x33333303
 800447c:	3fe33333 	.word	0x3fe33333
 8004480:	e0000000 	.word	0xe0000000
 8004484:	3feec709 	.word	0x3feec709
 8004488:	dc3a03fd 	.word	0xdc3a03fd
 800448c:	3feec709 	.word	0x3feec709
 8004490:	145b01f5 	.word	0x145b01f5
 8004494:	be3e2fe0 	.word	0xbe3e2fe0
 8004498:	7ff00000 	.word	0x7ff00000
 800449c:	43400000 	.word	0x43400000
 80044a0:	0003988e 	.word	0x0003988e
 80044a4:	000bb679 	.word	0x000bb679
 80044a8:	08004ae0 	.word	0x08004ae0
 80044ac:	3ff00000 	.word	0x3ff00000
 80044b0:	40080000 	.word	0x40080000
 80044b4:	08004b00 	.word	0x08004b00
 80044b8:	08004af0 	.word	0x08004af0
 80044bc:	a39c      	add	r3, pc, #624	; (adr r3, 8004730 <__ieee754_pow+0x9d0>)
 80044be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044c2:	4640      	mov	r0, r8
 80044c4:	4649      	mov	r1, r9
 80044c6:	f7fb fe49 	bl	800015c <__adddf3>
 80044ca:	4622      	mov	r2, r4
 80044cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80044d0:	462b      	mov	r3, r5
 80044d2:	4650      	mov	r0, sl
 80044d4:	4639      	mov	r1, r7
 80044d6:	f7fb fe3f 	bl	8000158 <__aeabi_dsub>
 80044da:	4602      	mov	r2, r0
 80044dc:	460b      	mov	r3, r1
 80044de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80044e2:	f7fc fa81 	bl	80009e8 <__aeabi_dcmpgt>
 80044e6:	2800      	cmp	r0, #0
 80044e8:	f47f ae06 	bne.w	80040f8 <__ieee754_pow+0x398>
 80044ec:	4aa2      	ldr	r2, [pc, #648]	; (8004778 <__ieee754_pow+0xa18>)
 80044ee:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 80044f2:	4293      	cmp	r3, r2
 80044f4:	f340 8100 	ble.w	80046f8 <__ieee754_pow+0x998>
 80044f8:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80044fc:	151b      	asrs	r3, r3, #20
 80044fe:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8004502:	fa4a fa03 	asr.w	sl, sl, r3
 8004506:	44b2      	add	sl, r6
 8004508:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800450c:	489b      	ldr	r0, [pc, #620]	; (800477c <__ieee754_pow+0xa1c>)
 800450e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8004512:	4108      	asrs	r0, r1
 8004514:	ea00 030a 	and.w	r3, r0, sl
 8004518:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800451c:	f1c1 0114 	rsb	r1, r1, #20
 8004520:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8004524:	fa4a fa01 	asr.w	sl, sl, r1
 8004528:	2e00      	cmp	r6, #0
 800452a:	f04f 0200 	mov.w	r2, #0
 800452e:	4620      	mov	r0, r4
 8004530:	4629      	mov	r1, r5
 8004532:	bfb8      	it	lt
 8004534:	f1ca 0a00 	rsblt	sl, sl, #0
 8004538:	f7fb fe0e 	bl	8000158 <__aeabi_dsub>
 800453c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004540:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004544:	2400      	movs	r4, #0
 8004546:	4642      	mov	r2, r8
 8004548:	464b      	mov	r3, r9
 800454a:	f7fb fe07 	bl	800015c <__adddf3>
 800454e:	a37a      	add	r3, pc, #488	; (adr r3, 8004738 <__ieee754_pow+0x9d8>)
 8004550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004554:	4620      	mov	r0, r4
 8004556:	460d      	mov	r5, r1
 8004558:	f7fb ffb6 	bl	80004c8 <__aeabi_dmul>
 800455c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004560:	4606      	mov	r6, r0
 8004562:	460f      	mov	r7, r1
 8004564:	4620      	mov	r0, r4
 8004566:	4629      	mov	r1, r5
 8004568:	f7fb fdf6 	bl	8000158 <__aeabi_dsub>
 800456c:	4602      	mov	r2, r0
 800456e:	460b      	mov	r3, r1
 8004570:	4640      	mov	r0, r8
 8004572:	4649      	mov	r1, r9
 8004574:	f7fb fdf0 	bl	8000158 <__aeabi_dsub>
 8004578:	a371      	add	r3, pc, #452	; (adr r3, 8004740 <__ieee754_pow+0x9e0>)
 800457a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800457e:	f7fb ffa3 	bl	80004c8 <__aeabi_dmul>
 8004582:	a371      	add	r3, pc, #452	; (adr r3, 8004748 <__ieee754_pow+0x9e8>)
 8004584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004588:	4680      	mov	r8, r0
 800458a:	4689      	mov	r9, r1
 800458c:	4620      	mov	r0, r4
 800458e:	4629      	mov	r1, r5
 8004590:	f7fb ff9a 	bl	80004c8 <__aeabi_dmul>
 8004594:	4602      	mov	r2, r0
 8004596:	460b      	mov	r3, r1
 8004598:	4640      	mov	r0, r8
 800459a:	4649      	mov	r1, r9
 800459c:	f7fb fdde 	bl	800015c <__adddf3>
 80045a0:	4604      	mov	r4, r0
 80045a2:	460d      	mov	r5, r1
 80045a4:	4602      	mov	r2, r0
 80045a6:	460b      	mov	r3, r1
 80045a8:	4630      	mov	r0, r6
 80045aa:	4639      	mov	r1, r7
 80045ac:	f7fb fdd6 	bl	800015c <__adddf3>
 80045b0:	4632      	mov	r2, r6
 80045b2:	463b      	mov	r3, r7
 80045b4:	4680      	mov	r8, r0
 80045b6:	4689      	mov	r9, r1
 80045b8:	f7fb fdce 	bl	8000158 <__aeabi_dsub>
 80045bc:	4602      	mov	r2, r0
 80045be:	460b      	mov	r3, r1
 80045c0:	4620      	mov	r0, r4
 80045c2:	4629      	mov	r1, r5
 80045c4:	f7fb fdc8 	bl	8000158 <__aeabi_dsub>
 80045c8:	4642      	mov	r2, r8
 80045ca:	4606      	mov	r6, r0
 80045cc:	460f      	mov	r7, r1
 80045ce:	464b      	mov	r3, r9
 80045d0:	4640      	mov	r0, r8
 80045d2:	4649      	mov	r1, r9
 80045d4:	f7fb ff78 	bl	80004c8 <__aeabi_dmul>
 80045d8:	a35d      	add	r3, pc, #372	; (adr r3, 8004750 <__ieee754_pow+0x9f0>)
 80045da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045de:	4604      	mov	r4, r0
 80045e0:	460d      	mov	r5, r1
 80045e2:	f7fb ff71 	bl	80004c8 <__aeabi_dmul>
 80045e6:	a35c      	add	r3, pc, #368	; (adr r3, 8004758 <__ieee754_pow+0x9f8>)
 80045e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ec:	f7fb fdb4 	bl	8000158 <__aeabi_dsub>
 80045f0:	4622      	mov	r2, r4
 80045f2:	462b      	mov	r3, r5
 80045f4:	f7fb ff68 	bl	80004c8 <__aeabi_dmul>
 80045f8:	a359      	add	r3, pc, #356	; (adr r3, 8004760 <__ieee754_pow+0xa00>)
 80045fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045fe:	f7fb fdad 	bl	800015c <__adddf3>
 8004602:	4622      	mov	r2, r4
 8004604:	462b      	mov	r3, r5
 8004606:	f7fb ff5f 	bl	80004c8 <__aeabi_dmul>
 800460a:	a357      	add	r3, pc, #348	; (adr r3, 8004768 <__ieee754_pow+0xa08>)
 800460c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004610:	f7fb fda2 	bl	8000158 <__aeabi_dsub>
 8004614:	4622      	mov	r2, r4
 8004616:	462b      	mov	r3, r5
 8004618:	f7fb ff56 	bl	80004c8 <__aeabi_dmul>
 800461c:	a354      	add	r3, pc, #336	; (adr r3, 8004770 <__ieee754_pow+0xa10>)
 800461e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004622:	f7fb fd9b 	bl	800015c <__adddf3>
 8004626:	4622      	mov	r2, r4
 8004628:	462b      	mov	r3, r5
 800462a:	f7fb ff4d 	bl	80004c8 <__aeabi_dmul>
 800462e:	4602      	mov	r2, r0
 8004630:	460b      	mov	r3, r1
 8004632:	4640      	mov	r0, r8
 8004634:	4649      	mov	r1, r9
 8004636:	f7fb fd8f 	bl	8000158 <__aeabi_dsub>
 800463a:	4604      	mov	r4, r0
 800463c:	460d      	mov	r5, r1
 800463e:	4602      	mov	r2, r0
 8004640:	460b      	mov	r3, r1
 8004642:	4640      	mov	r0, r8
 8004644:	4649      	mov	r1, r9
 8004646:	f7fb ff3f 	bl	80004c8 <__aeabi_dmul>
 800464a:	2200      	movs	r2, #0
 800464c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004650:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004654:	4620      	mov	r0, r4
 8004656:	4629      	mov	r1, r5
 8004658:	f7fb fd7e 	bl	8000158 <__aeabi_dsub>
 800465c:	4602      	mov	r2, r0
 800465e:	460b      	mov	r3, r1
 8004660:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004664:	f7fc f85a 	bl	800071c <__aeabi_ddiv>
 8004668:	4632      	mov	r2, r6
 800466a:	4604      	mov	r4, r0
 800466c:	460d      	mov	r5, r1
 800466e:	463b      	mov	r3, r7
 8004670:	4640      	mov	r0, r8
 8004672:	4649      	mov	r1, r9
 8004674:	f7fb ff28 	bl	80004c8 <__aeabi_dmul>
 8004678:	4632      	mov	r2, r6
 800467a:	463b      	mov	r3, r7
 800467c:	f7fb fd6e 	bl	800015c <__adddf3>
 8004680:	4602      	mov	r2, r0
 8004682:	460b      	mov	r3, r1
 8004684:	4620      	mov	r0, r4
 8004686:	4629      	mov	r1, r5
 8004688:	f7fb fd66 	bl	8000158 <__aeabi_dsub>
 800468c:	4642      	mov	r2, r8
 800468e:	464b      	mov	r3, r9
 8004690:	f7fb fd62 	bl	8000158 <__aeabi_dsub>
 8004694:	4602      	mov	r2, r0
 8004696:	460b      	mov	r3, r1
 8004698:	2000      	movs	r0, #0
 800469a:	4939      	ldr	r1, [pc, #228]	; (8004780 <__ieee754_pow+0xa20>)
 800469c:	f7fb fd5c 	bl	8000158 <__aeabi_dsub>
 80046a0:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80046a4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80046a8:	da29      	bge.n	80046fe <__ieee754_pow+0x99e>
 80046aa:	4652      	mov	r2, sl
 80046ac:	f000 f874 	bl	8004798 <scalbn>
 80046b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80046b4:	f7ff bbfd 	b.w	8003eb2 <__ieee754_pow+0x152>
 80046b8:	4b32      	ldr	r3, [pc, #200]	; (8004784 <__ieee754_pow+0xa24>)
 80046ba:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 80046be:	429f      	cmp	r7, r3
 80046c0:	f77f af14 	ble.w	80044ec <__ieee754_pow+0x78c>
 80046c4:	4b30      	ldr	r3, [pc, #192]	; (8004788 <__ieee754_pow+0xa28>)
 80046c6:	440b      	add	r3, r1
 80046c8:	4303      	orrs	r3, r0
 80046ca:	d009      	beq.n	80046e0 <__ieee754_pow+0x980>
 80046cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80046d0:	2200      	movs	r2, #0
 80046d2:	2300      	movs	r3, #0
 80046d4:	f7fc f96a 	bl	80009ac <__aeabi_dcmplt>
 80046d8:	3800      	subs	r0, #0
 80046da:	bf18      	it	ne
 80046dc:	2001      	movne	r0, #1
 80046de:	e452      	b.n	8003f86 <__ieee754_pow+0x226>
 80046e0:	4622      	mov	r2, r4
 80046e2:	462b      	mov	r3, r5
 80046e4:	f7fb fd38 	bl	8000158 <__aeabi_dsub>
 80046e8:	4642      	mov	r2, r8
 80046ea:	464b      	mov	r3, r9
 80046ec:	f7fc f972 	bl	80009d4 <__aeabi_dcmpge>
 80046f0:	2800      	cmp	r0, #0
 80046f2:	f43f aefb 	beq.w	80044ec <__ieee754_pow+0x78c>
 80046f6:	e7e9      	b.n	80046cc <__ieee754_pow+0x96c>
 80046f8:	f04f 0a00 	mov.w	sl, #0
 80046fc:	e720      	b.n	8004540 <__ieee754_pow+0x7e0>
 80046fe:	4621      	mov	r1, r4
 8004700:	e7d6      	b.n	80046b0 <__ieee754_pow+0x950>
 8004702:	f04f 0b00 	mov.w	fp, #0
 8004706:	f8df c078 	ldr.w	ip, [pc, #120]	; 8004780 <__ieee754_pow+0xa20>
 800470a:	f7ff bbb9 	b.w	8003e80 <__ieee754_pow+0x120>
 800470e:	f04f 0b00 	mov.w	fp, #0
 8004712:	f04f 0c00 	mov.w	ip, #0
 8004716:	f7ff bbb3 	b.w	8003e80 <__ieee754_pow+0x120>
 800471a:	4640      	mov	r0, r8
 800471c:	4649      	mov	r1, r9
 800471e:	f7ff bb3c 	b.w	8003d9a <__ieee754_pow+0x3a>
 8004722:	9200      	str	r2, [sp, #0]
 8004724:	f7ff bb88 	b.w	8003e38 <__ieee754_pow+0xd8>
 8004728:	2300      	movs	r3, #0
 800472a:	f7ff bb72 	b.w	8003e12 <__ieee754_pow+0xb2>
 800472e:	bf00      	nop
 8004730:	652b82fe 	.word	0x652b82fe
 8004734:	3c971547 	.word	0x3c971547
 8004738:	00000000 	.word	0x00000000
 800473c:	3fe62e43 	.word	0x3fe62e43
 8004740:	fefa39ef 	.word	0xfefa39ef
 8004744:	3fe62e42 	.word	0x3fe62e42
 8004748:	0ca86c39 	.word	0x0ca86c39
 800474c:	be205c61 	.word	0xbe205c61
 8004750:	72bea4d0 	.word	0x72bea4d0
 8004754:	3e663769 	.word	0x3e663769
 8004758:	c5d26bf1 	.word	0xc5d26bf1
 800475c:	3ebbbd41 	.word	0x3ebbbd41
 8004760:	af25de2c 	.word	0xaf25de2c
 8004764:	3f11566a 	.word	0x3f11566a
 8004768:	16bebd93 	.word	0x16bebd93
 800476c:	3f66c16c 	.word	0x3f66c16c
 8004770:	5555553e 	.word	0x5555553e
 8004774:	3fc55555 	.word	0x3fc55555
 8004778:	3fe00000 	.word	0x3fe00000
 800477c:	fff00000 	.word	0xfff00000
 8004780:	3ff00000 	.word	0x3ff00000
 8004784:	4090cbff 	.word	0x4090cbff
 8004788:	3f6f3400 	.word	0x3f6f3400

0800478c <fabs>:
 800478c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004790:	4619      	mov	r1, r3
 8004792:	4770      	bx	lr
 8004794:	0000      	movs	r0, r0
	...

08004798 <scalbn>:
 8004798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800479a:	4616      	mov	r6, r2
 800479c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80047a0:	4604      	mov	r4, r0
 80047a2:	460d      	mov	r5, r1
 80047a4:	460b      	mov	r3, r1
 80047a6:	b992      	cbnz	r2, 80047ce <scalbn+0x36>
 80047a8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80047ac:	4303      	orrs	r3, r0
 80047ae:	d03c      	beq.n	800482a <scalbn+0x92>
 80047b0:	4b31      	ldr	r3, [pc, #196]	; (8004878 <scalbn+0xe0>)
 80047b2:	2200      	movs	r2, #0
 80047b4:	f7fb fe88 	bl	80004c8 <__aeabi_dmul>
 80047b8:	4b30      	ldr	r3, [pc, #192]	; (800487c <scalbn+0xe4>)
 80047ba:	4604      	mov	r4, r0
 80047bc:	429e      	cmp	r6, r3
 80047be:	460d      	mov	r5, r1
 80047c0:	da0f      	bge.n	80047e2 <scalbn+0x4a>
 80047c2:	a329      	add	r3, pc, #164	; (adr r3, 8004868 <scalbn+0xd0>)
 80047c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047c8:	f7fb fe7e 	bl	80004c8 <__aeabi_dmul>
 80047cc:	e006      	b.n	80047dc <scalbn+0x44>
 80047ce:	f240 77ff 	movw	r7, #2047	; 0x7ff
 80047d2:	42ba      	cmp	r2, r7
 80047d4:	d109      	bne.n	80047ea <scalbn+0x52>
 80047d6:	4602      	mov	r2, r0
 80047d8:	f7fb fcc0 	bl	800015c <__adddf3>
 80047dc:	4604      	mov	r4, r0
 80047de:	460d      	mov	r5, r1
 80047e0:	e023      	b.n	800482a <scalbn+0x92>
 80047e2:	460b      	mov	r3, r1
 80047e4:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80047e8:	3a36      	subs	r2, #54	; 0x36
 80047ea:	f24c 3150 	movw	r1, #50000	; 0xc350
 80047ee:	428e      	cmp	r6, r1
 80047f0:	dd0e      	ble.n	8004810 <scalbn+0x78>
 80047f2:	a31f      	add	r3, pc, #124	; (adr r3, 8004870 <scalbn+0xd8>)
 80047f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f8:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 80047fc:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8004800:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8004804:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8004808:	481d      	ldr	r0, [pc, #116]	; (8004880 <scalbn+0xe8>)
 800480a:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800480e:	e7db      	b.n	80047c8 <scalbn+0x30>
 8004810:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8004814:	4432      	add	r2, r6
 8004816:	428a      	cmp	r2, r1
 8004818:	dceb      	bgt.n	80047f2 <scalbn+0x5a>
 800481a:	2a00      	cmp	r2, #0
 800481c:	dd08      	ble.n	8004830 <scalbn+0x98>
 800481e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004822:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004826:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800482a:	4620      	mov	r0, r4
 800482c:	4629      	mov	r1, r5
 800482e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004830:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8004834:	da0c      	bge.n	8004850 <scalbn+0xb8>
 8004836:	a30c      	add	r3, pc, #48	; (adr r3, 8004868 <scalbn+0xd0>)
 8004838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800483c:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8004840:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 8004844:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 8004848:	480e      	ldr	r0, [pc, #56]	; (8004884 <scalbn+0xec>)
 800484a:	f041 011f 	orr.w	r1, r1, #31
 800484e:	e7bb      	b.n	80047c8 <scalbn+0x30>
 8004850:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004854:	3236      	adds	r2, #54	; 0x36
 8004856:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800485a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800485e:	4620      	mov	r0, r4
 8004860:	4629      	mov	r1, r5
 8004862:	2200      	movs	r2, #0
 8004864:	4b08      	ldr	r3, [pc, #32]	; (8004888 <scalbn+0xf0>)
 8004866:	e7af      	b.n	80047c8 <scalbn+0x30>
 8004868:	c2f8f359 	.word	0xc2f8f359
 800486c:	01a56e1f 	.word	0x01a56e1f
 8004870:	8800759c 	.word	0x8800759c
 8004874:	7e37e43c 	.word	0x7e37e43c
 8004878:	43500000 	.word	0x43500000
 800487c:	ffff3cb0 	.word	0xffff3cb0
 8004880:	8800759c 	.word	0x8800759c
 8004884:	c2f8f359 	.word	0xc2f8f359
 8004888:	3c900000 	.word	0x3c900000

0800488c <with_errno>:
 800488c:	b570      	push	{r4, r5, r6, lr}
 800488e:	4604      	mov	r4, r0
 8004890:	460d      	mov	r5, r1
 8004892:	4616      	mov	r6, r2
 8004894:	f7ff f9ca 	bl	8003c2c <__errno>
 8004898:	4629      	mov	r1, r5
 800489a:	6006      	str	r6, [r0, #0]
 800489c:	4620      	mov	r0, r4
 800489e:	bd70      	pop	{r4, r5, r6, pc}

080048a0 <xflow>:
 80048a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80048a2:	4615      	mov	r5, r2
 80048a4:	461c      	mov	r4, r3
 80048a6:	b180      	cbz	r0, 80048ca <xflow+0x2a>
 80048a8:	4610      	mov	r0, r2
 80048aa:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80048ae:	e9cd 0100 	strd	r0, r1, [sp]
 80048b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80048b6:	4628      	mov	r0, r5
 80048b8:	4621      	mov	r1, r4
 80048ba:	f7fb fe05 	bl	80004c8 <__aeabi_dmul>
 80048be:	2222      	movs	r2, #34	; 0x22
 80048c0:	b003      	add	sp, #12
 80048c2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80048c6:	f7ff bfe1 	b.w	800488c <with_errno>
 80048ca:	4610      	mov	r0, r2
 80048cc:	4619      	mov	r1, r3
 80048ce:	e7ee      	b.n	80048ae <xflow+0xe>

080048d0 <__math_uflow>:
 80048d0:	2200      	movs	r2, #0
 80048d2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80048d6:	f7ff bfe3 	b.w	80048a0 <xflow>

080048da <__math_oflow>:
 80048da:	2200      	movs	r2, #0
 80048dc:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80048e0:	f7ff bfde 	b.w	80048a0 <xflow>

080048e4 <__ieee754_sqrt>:
 80048e4:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 8004a88 <__ieee754_sqrt+0x1a4>
 80048e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048ec:	ea3c 0c01 	bics.w	ip, ip, r1
 80048f0:	460b      	mov	r3, r1
 80048f2:	4606      	mov	r6, r0
 80048f4:	460d      	mov	r5, r1
 80048f6:	460a      	mov	r2, r1
 80048f8:	4604      	mov	r4, r0
 80048fa:	d10e      	bne.n	800491a <__ieee754_sqrt+0x36>
 80048fc:	4602      	mov	r2, r0
 80048fe:	f7fb fde3 	bl	80004c8 <__aeabi_dmul>
 8004902:	4602      	mov	r2, r0
 8004904:	460b      	mov	r3, r1
 8004906:	4630      	mov	r0, r6
 8004908:	4629      	mov	r1, r5
 800490a:	f7fb fc27 	bl	800015c <__adddf3>
 800490e:	4606      	mov	r6, r0
 8004910:	460d      	mov	r5, r1
 8004912:	4630      	mov	r0, r6
 8004914:	4629      	mov	r1, r5
 8004916:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800491a:	2900      	cmp	r1, #0
 800491c:	dc0d      	bgt.n	800493a <__ieee754_sqrt+0x56>
 800491e:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8004922:	ea5c 0c00 	orrs.w	ip, ip, r0
 8004926:	d0f4      	beq.n	8004912 <__ieee754_sqrt+0x2e>
 8004928:	b139      	cbz	r1, 800493a <__ieee754_sqrt+0x56>
 800492a:	4602      	mov	r2, r0
 800492c:	f7fb fc14 	bl	8000158 <__aeabi_dsub>
 8004930:	4602      	mov	r2, r0
 8004932:	460b      	mov	r3, r1
 8004934:	f7fb fef2 	bl	800071c <__aeabi_ddiv>
 8004938:	e7e9      	b.n	800490e <__ieee754_sqrt+0x2a>
 800493a:	1512      	asrs	r2, r2, #20
 800493c:	f000 8089 	beq.w	8004a52 <__ieee754_sqrt+0x16e>
 8004940:	2500      	movs	r5, #0
 8004942:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004946:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800494a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800494e:	07d2      	lsls	r2, r2, #31
 8004950:	bf5c      	itt	pl
 8004952:	005b      	lslpl	r3, r3, #1
 8004954:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8004958:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800495c:	bf58      	it	pl
 800495e:	0064      	lslpl	r4, r4, #1
 8004960:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8004964:	0062      	lsls	r2, r4, #1
 8004966:	2016      	movs	r0, #22
 8004968:	4629      	mov	r1, r5
 800496a:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
 800496e:	1076      	asrs	r6, r6, #1
 8004970:	190f      	adds	r7, r1, r4
 8004972:	429f      	cmp	r7, r3
 8004974:	bfde      	ittt	le
 8004976:	1bdb      	suble	r3, r3, r7
 8004978:	1939      	addle	r1, r7, r4
 800497a:	192d      	addle	r5, r5, r4
 800497c:	005b      	lsls	r3, r3, #1
 800497e:	3801      	subs	r0, #1
 8004980:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8004984:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8004988:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800498c:	d1f0      	bne.n	8004970 <__ieee754_sqrt+0x8c>
 800498e:	4604      	mov	r4, r0
 8004990:	2720      	movs	r7, #32
 8004992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8004996:	428b      	cmp	r3, r1
 8004998:	eb0c 0e00 	add.w	lr, ip, r0
 800499c:	dc02      	bgt.n	80049a4 <__ieee754_sqrt+0xc0>
 800499e:	d113      	bne.n	80049c8 <__ieee754_sqrt+0xe4>
 80049a0:	4596      	cmp	lr, r2
 80049a2:	d811      	bhi.n	80049c8 <__ieee754_sqrt+0xe4>
 80049a4:	f1be 0f00 	cmp.w	lr, #0
 80049a8:	eb0e 000c 	add.w	r0, lr, ip
 80049ac:	da56      	bge.n	8004a5c <__ieee754_sqrt+0x178>
 80049ae:	2800      	cmp	r0, #0
 80049b0:	db54      	blt.n	8004a5c <__ieee754_sqrt+0x178>
 80049b2:	f101 0801 	add.w	r8, r1, #1
 80049b6:	1a5b      	subs	r3, r3, r1
 80049b8:	4641      	mov	r1, r8
 80049ba:	4596      	cmp	lr, r2
 80049bc:	bf88      	it	hi
 80049be:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80049c2:	eba2 020e 	sub.w	r2, r2, lr
 80049c6:	4464      	add	r4, ip
 80049c8:	005b      	lsls	r3, r3, #1
 80049ca:	3f01      	subs	r7, #1
 80049cc:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80049d0:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80049d4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80049d8:	d1dd      	bne.n	8004996 <__ieee754_sqrt+0xb2>
 80049da:	4313      	orrs	r3, r2
 80049dc:	d01b      	beq.n	8004a16 <__ieee754_sqrt+0x132>
 80049de:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8004a8c <__ieee754_sqrt+0x1a8>
 80049e2:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8004a90 <__ieee754_sqrt+0x1ac>
 80049e6:	e9da 0100 	ldrd	r0, r1, [sl]
 80049ea:	e9db 2300 	ldrd	r2, r3, [fp]
 80049ee:	f7fb fbb3 	bl	8000158 <__aeabi_dsub>
 80049f2:	e9da 8900 	ldrd	r8, r9, [sl]
 80049f6:	4602      	mov	r2, r0
 80049f8:	460b      	mov	r3, r1
 80049fa:	4640      	mov	r0, r8
 80049fc:	4649      	mov	r1, r9
 80049fe:	f7fb ffdf 	bl	80009c0 <__aeabi_dcmple>
 8004a02:	b140      	cbz	r0, 8004a16 <__ieee754_sqrt+0x132>
 8004a04:	e9da 0100 	ldrd	r0, r1, [sl]
 8004a08:	e9db 2300 	ldrd	r2, r3, [fp]
 8004a0c:	f1b4 3fff 	cmp.w	r4, #4294967295
 8004a10:	d126      	bne.n	8004a60 <__ieee754_sqrt+0x17c>
 8004a12:	463c      	mov	r4, r7
 8004a14:	3501      	adds	r5, #1
 8004a16:	106b      	asrs	r3, r5, #1
 8004a18:	0864      	lsrs	r4, r4, #1
 8004a1a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8004a1e:	07ea      	lsls	r2, r5, #31
 8004a20:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8004a24:	bf48      	it	mi
 8004a26:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
 8004a2a:	4620      	mov	r0, r4
 8004a2c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8004a30:	e76d      	b.n	800490e <__ieee754_sqrt+0x2a>
 8004a32:	0ae3      	lsrs	r3, r4, #11
 8004a34:	3915      	subs	r1, #21
 8004a36:	0564      	lsls	r4, r4, #21
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d0fa      	beq.n	8004a32 <__ieee754_sqrt+0x14e>
 8004a3c:	02d8      	lsls	r0, r3, #11
 8004a3e:	d50a      	bpl.n	8004a56 <__ieee754_sqrt+0x172>
 8004a40:	f1c2 0020 	rsb	r0, r2, #32
 8004a44:	fa24 f000 	lsr.w	r0, r4, r0
 8004a48:	1e55      	subs	r5, r2, #1
 8004a4a:	4094      	lsls	r4, r2
 8004a4c:	4303      	orrs	r3, r0
 8004a4e:	1b4a      	subs	r2, r1, r5
 8004a50:	e776      	b.n	8004940 <__ieee754_sqrt+0x5c>
 8004a52:	4611      	mov	r1, r2
 8004a54:	e7f0      	b.n	8004a38 <__ieee754_sqrt+0x154>
 8004a56:	005b      	lsls	r3, r3, #1
 8004a58:	3201      	adds	r2, #1
 8004a5a:	e7ef      	b.n	8004a3c <__ieee754_sqrt+0x158>
 8004a5c:	4688      	mov	r8, r1
 8004a5e:	e7aa      	b.n	80049b6 <__ieee754_sqrt+0xd2>
 8004a60:	f7fb fb7c 	bl	800015c <__adddf3>
 8004a64:	e9da 8900 	ldrd	r8, r9, [sl]
 8004a68:	4602      	mov	r2, r0
 8004a6a:	460b      	mov	r3, r1
 8004a6c:	4640      	mov	r0, r8
 8004a6e:	4649      	mov	r1, r9
 8004a70:	f7fb ff9c 	bl	80009ac <__aeabi_dcmplt>
 8004a74:	b120      	cbz	r0, 8004a80 <__ieee754_sqrt+0x19c>
 8004a76:	1ca1      	adds	r1, r4, #2
 8004a78:	bf08      	it	eq
 8004a7a:	3501      	addeq	r5, #1
 8004a7c:	3402      	adds	r4, #2
 8004a7e:	e7ca      	b.n	8004a16 <__ieee754_sqrt+0x132>
 8004a80:	3401      	adds	r4, #1
 8004a82:	f024 0401 	bic.w	r4, r4, #1
 8004a86:	e7c6      	b.n	8004a16 <__ieee754_sqrt+0x132>
 8004a88:	7ff00000 	.word	0x7ff00000
 8004a8c:	20000060 	.word	0x20000060
 8004a90:	20000068 	.word	0x20000068

08004a94 <_init>:
 8004a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a96:	bf00      	nop
 8004a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a9a:	bc08      	pop	{r3}
 8004a9c:	469e      	mov	lr, r3
 8004a9e:	4770      	bx	lr

08004aa0 <_fini>:
 8004aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aa2:	bf00      	nop
 8004aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aa6:	bc08      	pop	{r3}
 8004aa8:	469e      	mov	lr, r3
 8004aaa:	4770      	bx	lr
