Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Sun Dec 12 20:24:30 2021
| Host         : DESKTOP-J45FL4K running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu7evffvc1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+------------+-----------+-------+
|          Site Type         |  Used  | Fixed | Prohibited | Available | Util% |
+----------------------------+--------+-------+------------+-----------+-------+
| CLB LUTs                   |  87145 |     0 |          0 |    230400 | 37.82 |
|   LUT as Logic             |  83260 |     0 |          0 |    230400 | 36.14 |
|   LUT as Memory            |   3885 |     0 |          0 |    101760 |  3.82 |
|     LUT as Distributed RAM |   1402 |     0 |            |           |       |
|     LUT as Shift Register  |   2483 |     0 |            |           |       |
| CLB Registers              | 115474 |     0 |          0 |    460800 | 25.06 |
|   Register as Flip Flop    | 115474 |     0 |          0 |    460800 | 25.06 |
|   Register as Latch        |      0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                     |   7981 |     0 |          0 |     28800 | 27.71 |
| F7 Muxes                   |    100 |     0 |          0 |    115200 |  0.09 |
| F8 Muxes                   |      0 |     0 |          0 |     57600 |  0.00 |
| F9 Muxes                   |      0 |     0 |          0 |     28800 |  0.00 |
+----------------------------+--------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 66     |          Yes |           - |          Set |
| 228    |          Yes |           - |        Reset |
| 288    |          Yes |         Set |            - |
| 114892 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+------------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+-------+------------+-----------+-------+
| CLB                                        |  17121 |     0 |          0 |     28800 | 59.45 |
|   CLBL                                     |   9494 |     0 |            |           |       |
|   CLBM                                     |   7627 |     0 |            |           |       |
| LUT as Logic                               |  83260 |     0 |          0 |    230400 | 36.14 |
|   using O5 output only                     |    416 |       |            |           |       |
|   using O6 output only                     |  57484 |       |            |           |       |
|   using O5 and O6                          |  25360 |       |            |           |       |
| LUT as Memory                              |   3885 |     0 |          0 |    101760 |  3.82 |
|   LUT as Distributed RAM                   |   1402 |     0 |            |           |       |
|     using O5 output only                   |      0 |       |            |           |       |
|     using O6 output only                   |     14 |       |            |           |       |
|     using O5 and O6                        |   1388 |       |            |           |       |
|   LUT as Shift Register                    |   2483 |     0 |            |           |       |
|     using O5 output only                   |     16 |       |            |           |       |
|     using O6 output only                   |   2287 |       |            |           |       |
|     using O5 and O6                        |    180 |       |            |           |       |
| CLB Registers                              | 115474 |     0 |          0 |    460800 | 25.06 |
|   Register driven from within the CLB      |  61256 |       |            |           |       |
|   Register driven from outside the CLB     |  54218 |       |            |           |       |
|     LUT in front of the register is unused |  50654 |       |            |           |       |
|     LUT in front of the register is used   |   3564 |       |            |           |       |
| Unique Control Sets                        |    989 |       |          0 |     57600 |  1.72 |
+--------------------------------------------+--------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    3 |     0 |          0 |       312 |  0.96 |
|   RAMB36/FIFO*    |    0 |     0 |          0 |       312 |  0.00 |
|   RAMB18          |    6 |     0 |          0 |       624 |  0.96 |
|     RAMB18E2 only |    6 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        96 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  147 |     0 |          0 |      1728 |  8.51 |
|   DSP48E2 only |  147 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       360 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |       144 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |       144 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   29 |     0 |          0 |       544 |  5.33 |
|   BUFGCE             |   28 |     0 |          0 |       208 | 13.46 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       144 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+--------+---------------------+
| Ref Name |  Used  | Functional Category |
+----------+--------+---------------------+
| FDRE     | 114892 |            Register |
| LUT3     |  48628 |                 CLB |
| LUT2     |  48064 |                 CLB |
| CARRY8   |   7981 |                 CLB |
| LUT6     |   4546 |                 CLB |
| LUT4     |   2993 |                 CLB |
| LUT5     |   2548 |                 CLB |
| RAMD32   |   2434 |                 CLB |
| LUT1     |   1841 |                 CLB |
| SRL16E   |   1474 |                 CLB |
| SRLC32E  |   1189 |                 CLB |
| RAMS32   |    356 |                 CLB |
| FDSE     |    288 |            Register |
| FDCE     |    228 |            Register |
| DSP48E2  |    147 |          Arithmetic |
| MUXF7    |    100 |                 CLB |
| FDPE     |     66 |            Register |
| BUFGCE   |     28 |               Clock |
| RAMB18E2 |      6 |            BLOCKRAM |
| PS8      |      1 |            Advanced |
| BUFG_PS  |      1 |               Clock |
+----------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------+------+
|            Ref Name           | Used |
+-------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0  |    1 |
| design_1_xbar_0               |    1 |
| design_1_rst_ps8_0_99M_0      |    1 |
| design_1_mul_mec_matrix_0_0   |    1 |
| design_1_extend_matrix_0_0    |    1 |
| design_1_creat_mec_matrix_0_0 |    1 |
| design_1_axi_smc_0            |    1 |
| design_1_auto_pc_1            |    1 |
| design_1_auto_pc_0            |    1 |
| design_1_auto_ds_1            |    1 |
| design_1_auto_ds_0            |    1 |
+-------------------------------+------+


