{
  "version": "1.0",
  "crash_id": "circt-bassertion_868a451814eb_20260126_022232",
  "timestamp": "2026-01-28T00:00:00+08:00",
  "input": {
    "error_file": "error.txt",
    "source_file": "source.sv"
  },
  "tool": {
    "name": "circt-verilog",
    "version": "CIRCT firtool-1.139.0",
    "path": "/opt/firtool/bin/circt-verilog"
  },
  "original_command": "/edazz/FeatureFuzz-SV/target/circt-1.139.0/bin/circt-verilog --ir-hw /tmp/featurefuzz_sv_85ldhy3n/test_868a451814eb.sv | /edazz/FeatureFuzz-SV/target/circt-1.139.0/bin/arcilator | /edazz/FeatureFuzz-SV/target/circt-1.139.0/bin/opt -O0 | /edazz/FeatureFuzz-SV/target/circt-1.139.0/bin/llc -O0 --filetype=obj -o /tmp/featurefuzz_sv_85ldhy3n/test_868a451814eb.o",
  "reproduction": {
    "command": "circt-verilog --ir-hw source.sv",
    "exit_code": 139,
    "reproduced": true,
    "signature": "SVModuleOpConversion::matchAndRewrite - dyn_cast<InOutType> assertion failure in MooreToCore conversion"
  },
  "crash_signature": {
    "original": "Assertion `detail::isPresent(Val) && \"dyn_cast on a non-existent value\"' failed",
    "reproduced": "SVModuleOpConversion::matchAndRewrite MooreToCore.cpp crash with stack trace matching original pattern",
    "crash_location": "MooreToCore.cpp - SVModuleOpConversion::matchAndRewrite",
    "crash_type": "assertion"
  },
  "files": {
    "reproduce_log": "reproduce.log"
  }
}
