;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 100, 1
	SUB -207, <-120
	SUB #72, @207
	ADD 210, 60
	CMP -207, <-120
	CMP -207, <-120
	DAT #12, <-10
	MOV -61, <-20
	SUB @0, @2
	DAT <52, <10
	SUB @121, 106
	JMP -1, @-20
	SLT 100, 1
	SUB -207, <-120
	SUB 100, -100
	SUB @-127, 100
	SUB @-127, 100
	ADD 210, 60
	SLT 100, 1
	DAT #12, <-10
	SUB 72, 710
	SLT 100, 1
	MOV -1, <-20
	DAT #12, <-10
	CMP 12, @-10
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	ADD 210, 60
	DAT #121, #106
	MOV -1, <-20
	SLT 0, -1
	SPL 0, <792
	SUB @121, 103
	MOV -1, <-20
	SUB @121, 103
	MOV -1, <-20
	SPL 0, <792
	MOV -1, <-20
	MOV -1, <-820
	ADD 210, 60
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-820
	MOV -1, <-20
	CMP -207, <-120
	DJN -1, @-20
	ADD 3, 920
